Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar  1 17:58:10 2023
| Host         : LAPTOP-CTGRF3O8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10004 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 10004 register/latch pins with no clock driven by root clock pin: BTN_SCAN/result_reg[16]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)

 There are 10004 register/latch pins with no clock driven by root clock pin: div_cpu_clk/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13599 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.170        0.000                      0                  630        0.056        0.000                      0                  630        1.100        0.000                       0                   387  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           3.111        0.000                      0                   46        0.215        0.000                      0                   46        4.232        0.000                       0                   195  
  clkout2          34.372        0.000                      0                  300        0.056        0.000                      0                  300       19.358        0.000                       0                   166  
  clkout3          98.155        0.000                      0                   19        0.153        0.000                      0                   19       49.650        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             2.170        0.000                      0                  264        0.238        0.000                      0                  264  
clkout0       clkout2             6.045        0.000                      0                   12        0.211        0.000                      0                   12  
clkout3       clkout2            16.542        0.000                      0                  128        0.198        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_18_20/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.638ns  (logic 0.749ns (45.722%)  route 0.889ns (54.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 2.785 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.379     2.785    vga/MEMBUF_reg_0_63_18_20/WCLK
    SLICE_X50Y128        RAMD64E                                      r  vga/MEMBUF_reg_0_63_18_20/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.491 r  vga/MEMBUF_reg_0_63_18_20/RAMB/O
                         net (fo=1, routed)           0.349     3.840    vga/U12/data_buf_reg_0_3_18_23_2
    SLICE_X51Y128        LUT5 (Prop_lut5_I4_O)        0.043     3.883 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.540     4.423    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X50Y124        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.246     8.340    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y124        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.601     7.740    
                         clock uncertainty           -0.066     7.674    
    SLICE_X50Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.534    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_15_17/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.620ns  (logic 0.739ns (45.607%)  route 0.881ns (54.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.218ns = ( 2.782 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.376     2.782    vga/MEMBUF_reg_128_191_15_17/WCLK
    SLICE_X52Y125        RAMD64E                                      r  vga/MEMBUF_reg_128_191_15_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.478 r  vga/MEMBUF_reg_128_191_15_17/RAMA/O
                         net (fo=1, routed)           0.461     3.939    vga/U12/data_buf_reg_0_3_12_17_5
    SLICE_X54Y125        LUT5 (Prop_lut5_I2_O)        0.043     3.982 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.420     4.402    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X50Y125        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.246     8.340    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X50Y125        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.601     7.740    
                         clock uncertainty           -0.066     7.674    
    SLICE_X50Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.539    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_18_20/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.655ns  (logic 0.739ns (44.663%)  route 0.916ns (55.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns = ( 2.786 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.380     2.786    vga/MEMBUF_reg_128_191_18_20/WCLK
    SLICE_X52Y128        RAMD64E                                      r  vga/MEMBUF_reg_128_191_18_20/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.482 r  vga/MEMBUF_reg_128_191_18_20/RAMA/O
                         net (fo=1, routed)           0.527     4.009    vga/U12/data_buf_reg_0_3_18_23
    SLICE_X51Y128        LUT5 (Prop_lut5_I2_O)        0.043     4.052 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.389     4.440    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X50Y124        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.246     8.340    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y124        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.601     7.740    
                         clock uncertainty           -0.066     7.674    
    SLICE_X50Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.578    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_15_17/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.574ns  (logic 0.749ns (47.592%)  route 0.825ns (52.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.218ns = ( 2.782 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.376     2.782    vga/MEMBUF_reg_128_191_15_17/WCLK
    SLICE_X52Y125        RAMD64E                                      r  vga/MEMBUF_reg_128_191_15_17/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.488 r  vga/MEMBUF_reg_128_191_15_17/RAMB/O
                         net (fo=1, routed)           0.434     3.922    vga/U12/data_buf_reg_0_3_12_17_7
    SLICE_X51Y126        LUT5 (Prop_lut5_I2_O)        0.043     3.965 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.391     4.356    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X50Y125        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.246     8.340    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X50Y125        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.601     7.740    
                         clock uncertainty           -0.066     7.674    
    SLICE_X50Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.562    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.562    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.574ns  (logic 0.743ns (47.216%)  route 0.831ns (52.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns = ( 2.783 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.377     2.783    vga/MEMBUF_reg_128_191_12_14/WCLK
    SLICE_X52Y123        RAMD64E                                      r  vga/MEMBUF_reg_128_191_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.483 r  vga/MEMBUF_reg_128_191_12_14/RAMC/O
                         net (fo=1, routed)           0.449     3.932    vga/U12/data_buf_reg_0_3_12_17_3
    SLICE_X53Y125        LUT5 (Prop_lut5_I2_O)        0.043     3.975 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.381     4.356    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X50Y125        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.246     8.340    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X50Y125        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.601     7.740    
                         clock uncertainty           -0.066     7.674    
    SLICE_X50Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.563    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_6_8/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.579ns  (logic 0.739ns (46.808%)  route 0.840ns (53.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 8.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 2.785 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.379     2.785    vga/MEMBUF_reg_0_63_6_8/WCLK
    SLICE_X50Y121        RAMD64E                                      r  vga/MEMBUF_reg_0_63_6_8/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.481 r  vga/MEMBUF_reg_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.436     3.917    vga/U12/data_buf_reg_0_3_6_11_0
    SLICE_X51Y121        LUT5 (Prop_lut5_I4_O)        0.043     3.960 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.403     4.364    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.249     8.343    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.601     7.743    
                         clock uncertainty           -0.066     7.677    
    SLICE_X52Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.581    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.505ns  (logic 0.749ns (49.773%)  route 0.756ns (50.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 2.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.384     2.790    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X52Y118        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.496 r  vga/MEMBUF_reg_0_63_0_2/RAMB/O
                         net (fo=1, routed)           0.342     3.838    vga/U12/data_buf_reg_0_3_0_5_2
    SLICE_X53Y119        LUT5 (Prop_lut5_I4_O)        0.043     3.881 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.414     4.295    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X50Y122        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.248     8.342    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y122        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.601     7.742    
                         clock uncertainty           -0.066     7.676    
    SLICE_X50Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.536    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.544ns  (logic 0.739ns (47.860%)  route 0.805ns (52.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( 2.788 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.382     2.788    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X52Y120        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.484 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.433     3.916    vga/U12/data_buf_reg_0_3_0_5
    SLICE_X53Y119        LUT5 (Prop_lut5_I2_O)        0.043     3.959 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.373     4.332    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X50Y122        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.248     8.342    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y122        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.601     7.742    
                         clock uncertainty           -0.066     7.676    
    SLICE_X50Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.580    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_31_31/DP/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.478ns  (logic 0.739ns (49.997%)  route 0.739ns (50.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 8.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns = ( 2.784 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.378     2.784    vga/MEMBUF_reg_128_191_31_31/WCLK
    SLICE_X58Y122        RAMD64E                                      r  vga/MEMBUF_reg_128_191_31_31/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y122        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.480 r  vga/MEMBUF_reg_128_191_31_31/DP/O
                         net (fo=1, routed)           0.537     4.017    vga/U12/data_buf_reg_0_3_30_31_2
    SLICE_X55Y123        LUT5 (Prop_lut5_I2_O)        0.043     4.060 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.202     4.262    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X54Y123        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.247     8.341    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X54Y123        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.601     7.741    
                         clock uncertainty           -0.066     7.675    
    SLICE_X54Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.535    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.535    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_9_11/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.471ns  (logic 0.743ns (50.526%)  route 0.728ns (49.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 8.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 2.785 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.379     2.785    vga/MEMBUF_reg_128_191_9_11/WCLK
    SLICE_X56Y121        RAMD64E                                      r  vga/MEMBUF_reg_128_191_9_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.485 r  vga/MEMBUF_reg_128_191_9_11/RAMC/O
                         net (fo=1, routed)           0.442     3.926    vga/U12/data_buf_reg_0_3_6_11_9
    SLICE_X55Y122        LUT5 (Prop_lut5_I2_O)        0.043     3.969 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.286     4.255    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.249     8.343    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.601     7.743    
                         clock uncertainty           -0.066     7.677    
    SLICE_X52Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.530    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                  3.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.430%)  route 0.367ns (78.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.619    -0.574    vga/CLK_OUT1
    SLICE_X37Y124        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.474 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.367    -0.107    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.505    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.322    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.118ns (24.082%)  route 0.372ns (75.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.619    -0.574    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.372    -0.084    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.505    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.322    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.118ns (23.071%)  route 0.393ns (76.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.619    -0.574    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.393    -0.062    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.505    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.322    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (22.982%)  route 0.395ns (77.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.618    -0.575    vga/CLK_OUT1
    SLICE_X38Y124        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDRE (Prop_fdre_C_Q)         0.118    -0.457 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.395    -0.061    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.505    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.322    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (23.013%)  route 0.395ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.619    -0.574    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.395    -0.061    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.505    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.322    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.118ns (22.807%)  route 0.399ns (77.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.619    -0.574    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.399    -0.056    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.505    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.322    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.100ns (18.433%)  route 0.442ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.618    -0.575    vga/CLK_OUT1
    SLICE_X39Y124        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.475 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.442    -0.032    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.505    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.322    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 vga/strdata_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.184ns (25.577%)  route 0.535ns (74.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.624    -0.569    vga/CLK_OUT1
    SLICE_X36Y119        FDRE                                         r  vga/strdata_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  vga/strdata_reg[50]/Q
                         net (fo=1, routed)           0.054    -0.415    vga/U12/strdata__0[44]
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.028    -0.387 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.269    -0.118    vga/U12/ascii_code[2]_i_6_n_1
    SLICE_X41Y119        LUT4 (Prop_lut4_I2_O)        0.028    -0.090 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.213     0.123    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X38Y123        LUT6 (Prop_lut6_I1_O)        0.028     0.151 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.151    vga/U12_n_88
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.836    -0.622    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.078    -0.545    
    SLICE_X38Y123        FDRE (Hold_fdre_C_D)         0.087    -0.458    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 vga/strdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.184ns (24.835%)  route 0.557ns (75.165%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.623    -0.570    vga/CLK_OUT1
    SLICE_X39Y119        FDRE                                         r  vga/strdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  vga/strdata_reg[30]/Q
                         net (fo=1, routed)           0.083    -0.387    vga/U12/strdata__0[27]
    SLICE_X38Y119        LUT6 (Prop_lut6_I0_O)        0.028    -0.359 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=1, routed)           0.243    -0.116    vga/U12/ascii_code[6]_i_18_n_1
    SLICE_X38Y119        LUT4 (Prop_lut4_I0_O)        0.028    -0.088 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.232     0.143    vga/U12/ascii_code[6]_i_7_n_1
    SLICE_X38Y124        LUT6 (Prop_lut6_I1_O)        0.028     0.171 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.171    vga/U12_n_84
    SLICE_X38Y124        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.835    -0.623    vga/CLK_OUT1
    SLICE_X38Y124        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.060    -0.564    
    SLICE_X38Y124        FDRE (Hold_fdre_C_D)         0.087    -0.477    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 vga/strdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.213ns (28.523%)  route 0.534ns (71.477%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.622    -0.571    vga/CLK_OUT1
    SLICE_X39Y120        FDRE                                         r  vga/strdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.091    -0.480 r  vga/strdata_reg[53]/Q
                         net (fo=1, routed)           0.116    -0.364    vga/U12/strdata__0[47]
    SLICE_X39Y120        LUT5 (Prop_lut5_I0_O)        0.066    -0.298 r  vga/U12/ascii_code[5]_i_7/O
                         net (fo=1, routed)           0.230    -0.068    vga/U12/ascii_code[5]_i_7_n_1
    SLICE_X38Y120        LUT4 (Prop_lut4_I2_O)        0.028    -0.040 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.188     0.148    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X38Y123        LUT6 (Prop_lut6_I1_O)        0.028     0.176 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.176    vga/U12_n_85
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.836    -0.622    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.060    -0.563    
    SLICE_X38Y123        FDRE (Hold_fdre_C_D)         0.087    -0.476    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.652    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y48     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X40Y115    vga/strdata_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X39Y116    vga/strdata_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X40Y120    vga/strdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y113    vga/strdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y118    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y113    vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y119    vga/strdata_reg[42]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y122    vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y122    vga/data_buf_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y122    vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y126    vga/MEMBUF_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y126    vga/MEMBUF_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y126    vga/MEMBUF_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X52Y126    vga/MEMBUF_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y128    vga/MEMBUF_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y128    vga/MEMBUF_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y128    vga/MEMBUF_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y128    vga/MEMBUF_reg_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y127    vga/MEMBUF_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y127    vga/MEMBUF_reg_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.372ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.532ns (9.814%)  route 4.889ns (90.186%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.341    -0.584    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT4 (Prop_lut4_I1_O)        0.043    -0.541 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=60, routed)          0.566     0.025    vga/U12/char_index_in_page_carry_i_8_n_1
    SLICE_X23Y121        LUT5 (Prop_lut5_I1_O)        0.043     0.068 r  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.229     0.297    vga/U12/R[3]_i_20_n_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I5_O)        0.043     0.340 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.725     1.065    vga/U12/p_33_in
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.043     1.108 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.866     1.973    vga/U12/R[3]_i_3_n_1
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.043     2.016 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.481     2.497    vga/U12/dout1__31
    SLICE_X20Y113        LUT5 (Prop_lut5_I4_O)        0.051     2.548 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.720     3.268    vga/U12/G[3]_i_1_n_1
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.827    
                         clock uncertainty           -0.081    37.745    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)       -0.105    37.640    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.640    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.372    

Slack (MET) :             34.397ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.532ns (9.846%)  route 4.871ns (90.154%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.341    -0.584    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT4 (Prop_lut4_I1_O)        0.043    -0.541 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=60, routed)          0.566     0.025    vga/U12/char_index_in_page_carry_i_8_n_1
    SLICE_X23Y121        LUT5 (Prop_lut5_I1_O)        0.043     0.068 r  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.229     0.297    vga/U12/R[3]_i_20_n_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I5_O)        0.043     0.340 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.725     1.065    vga/U12/p_33_in
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.043     1.108 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.866     1.973    vga/U12/R[3]_i_3_n_1
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.043     2.016 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.481     2.497    vga/U12/dout1__31
    SLICE_X20Y113        LUT5 (Prop_lut5_I4_O)        0.051     2.548 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.703     3.251    vga/U12/G[3]_i_1_n_1
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.827    
                         clock uncertainty           -0.081    37.745    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)       -0.097    37.648    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.648    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 34.397    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.524ns (9.767%)  route 4.841ns (90.233%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.341    -0.584    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT4 (Prop_lut4_I1_O)        0.043    -0.541 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=60, routed)          0.566     0.025    vga/U12/char_index_in_page_carry_i_8_n_1
    SLICE_X23Y121        LUT5 (Prop_lut5_I1_O)        0.043     0.068 r  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.229     0.297    vga/U12/R[3]_i_20_n_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I5_O)        0.043     0.340 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.725     1.065    vga/U12/p_33_in
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.043     1.108 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.866     1.973    vga/U12/R[3]_i_3_n_1
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.043     2.016 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.481     2.497    vga/U12/dout1__31
    SLICE_X20Y113        LUT5 (Prop_lut5_I4_O)        0.043     2.540 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.673     3.213    vga/U12/B[2]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.825    
                         clock uncertainty           -0.081    37.743    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)       -0.002    37.741    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.741    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.811ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.524ns (10.305%)  route 4.561ns (89.695%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.341    -0.584    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT4 (Prop_lut4_I1_O)        0.043    -0.541 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=60, routed)          0.566     0.025    vga/U12/char_index_in_page_carry_i_8_n_1
    SLICE_X23Y121        LUT5 (Prop_lut5_I1_O)        0.043     0.068 r  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.229     0.297    vga/U12/R[3]_i_20_n_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I5_O)        0.043     0.340 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.725     1.065    vga/U12/p_33_in
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.043     1.108 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.866     1.973    vga/U12/R[3]_i_3_n_1
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.043     2.016 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.677     2.694    vga/U12/dout1__31
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.043     2.737 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.196     2.933    vga/U12/R[3]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.825    
                         clock uncertainty           -0.081    37.743    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)        0.000    37.743    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.743    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 34.811    

Slack (MET) :             34.811ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.524ns (10.305%)  route 4.561ns (89.695%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.341    -0.584    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT4 (Prop_lut4_I1_O)        0.043    -0.541 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=60, routed)          0.566     0.025    vga/U12/char_index_in_page_carry_i_8_n_1
    SLICE_X23Y121        LUT5 (Prop_lut5_I1_O)        0.043     0.068 r  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.229     0.297    vga/U12/R[3]_i_20_n_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I5_O)        0.043     0.340 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.725     1.065    vga/U12/p_33_in
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.043     1.108 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.866     1.973    vga/U12/R[3]_i_3_n_1
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.043     2.016 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.677     2.694    vga/U12/dout1__31
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.043     2.737 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.196     2.933    vga/U12/R[3]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.825    
                         clock uncertainty           -0.081    37.743    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)        0.000    37.743    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.743    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 34.811    

Slack (MET) :             36.060ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.356ns (9.521%)  route 3.383ns (90.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.459    -2.135    vga/U12/CLK_OUT3
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.223    -1.912 r  vga/U12/v_count_reg[0]/Q
                         net (fo=28, routed)          1.123    -0.789    vga/U12/PRow[0]
    SLICE_X36Y118        LUT5 (Prop_lut5_I1_O)        0.043    -0.746 r  vga/U12/strdata[41]_i_3/O
                         net (fo=104, routed)         0.985     0.238    vga/U12/v_count_reg[3]_1
    SLICE_X23Y120        LUT4 (Prop_lut4_I2_O)        0.043     0.281 r  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         0.695     0.977    vga/U12/v_count_reg[3]_0
    SLICE_X20Y113        LUT4 (Prop_lut4_I3_O)        0.047     1.024 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.581     1.604    vga/U12/B[3]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.579    37.847    
                         clock uncertainty           -0.081    37.765    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)       -0.101    37.664    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.664    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 36.060    

Slack (MET) :             36.174ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.352ns (9.525%)  route 3.344ns (90.475%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.459    -2.135    vga/U12/CLK_OUT3
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.223    -1.912 r  vga/U12/v_count_reg[0]/Q
                         net (fo=28, routed)          1.123    -0.789    vga/U12/PRow[0]
    SLICE_X36Y118        LUT5 (Prop_lut5_I1_O)        0.043    -0.746 r  vga/U12/strdata[41]_i_3/O
                         net (fo=104, routed)         0.985     0.238    vga/U12/v_count_reg[3]_1
    SLICE_X23Y120        LUT4 (Prop_lut4_I2_O)        0.043     0.281 r  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         0.695     0.977    vga/U12/v_count_reg[3]_0
    SLICE_X20Y113        LUT4 (Prop_lut4_I2_O)        0.043     1.020 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.541     1.560    vga/U12/B[1]_i_1_n_1
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.579    37.847    
                         clock uncertainty           -0.081    37.765    
    SLICE_X21Y112        FDRE (Setup_fdre_C_D)       -0.031    37.734    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                 36.174    

Slack (MET) :             36.218ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.352ns (9.694%)  route 3.279ns (90.306%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.459    -2.135    vga/U12/CLK_OUT3
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.223    -1.912 r  vga/U12/v_count_reg[0]/Q
                         net (fo=28, routed)          1.123    -0.789    vga/U12/PRow[0]
    SLICE_X36Y118        LUT5 (Prop_lut5_I1_O)        0.043    -0.746 r  vga/U12/strdata[41]_i_3/O
                         net (fo=104, routed)         0.985     0.238    vga/U12/v_count_reg[3]_1
    SLICE_X23Y120        LUT4 (Prop_lut4_I2_O)        0.043     0.281 r  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         0.381     0.662    vga/U12/v_count_reg[3]_0
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.043     0.705 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.791     1.496    vga/U12/G[1]_i_1_n_1
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.827    
                         clock uncertainty           -0.081    37.745    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)       -0.031    37.714    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.714    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                 36.218    

Slack (MET) :             36.233ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.352ns (9.656%)  route 3.294ns (90.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.459    -2.135    vga/U12/CLK_OUT3
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.223    -1.912 r  vga/U12/v_count_reg[0]/Q
                         net (fo=28, routed)          1.123    -0.789    vga/U12/PRow[0]
    SLICE_X36Y118        LUT5 (Prop_lut5_I1_O)        0.043    -0.746 r  vga/U12/strdata[41]_i_3/O
                         net (fo=104, routed)         0.985     0.238    vga/U12/v_count_reg[3]_1
    SLICE_X23Y120        LUT4 (Prop_lut4_I2_O)        0.043     0.281 r  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         0.695     0.977    vga/U12/v_count_reg[3]_0
    SLICE_X20Y113        LUT4 (Prop_lut4_I2_O)        0.043     1.020 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.491     1.510    vga/U12/B[1]_i_1_n_1
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.579    37.847    
                         clock uncertainty           -0.081    37.765    
    SLICE_X21Y112        FDRE (Setup_fdre_C_D)       -0.022    37.743    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.743    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 36.233    

Slack (MET) :             36.338ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.352ns (9.998%)  route 3.169ns (90.002%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.459    -2.135    vga/U12/CLK_OUT3
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.223    -1.912 r  vga/U12/v_count_reg[0]/Q
                         net (fo=28, routed)          1.123    -0.789    vga/U12/PRow[0]
    SLICE_X36Y118        LUT5 (Prop_lut5_I1_O)        0.043    -0.746 r  vga/U12/strdata[41]_i_3/O
                         net (fo=104, routed)         0.985     0.238    vga/U12/v_count_reg[3]_1
    SLICE_X23Y120        LUT4 (Prop_lut4_I2_O)        0.043     0.281 r  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         0.381     0.662    vga/U12/v_count_reg[3]_0
    SLICE_X23Y114        LUT4 (Prop_lut4_I3_O)        0.043     0.705 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.680     1.386    vga/U12/G[1]_i_1_n_1
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.601    37.827    
                         clock uncertainty           -0.081    37.745    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)       -0.022    37.723    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.723    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 36.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.160%)  route 0.094ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.091    -0.382 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.094    -0.287    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.344    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.097    -0.276    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.366    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.100    -0.374 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.096    -0.278    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.463    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.369    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDSE (Prop_fdse_C_Q)         0.100    -0.372 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.101    -0.270    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.363    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDSE (Prop_fdse_C_Q)         0.091    -0.381 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.095    -0.285    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.461    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.397    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  DISPLAY/P2S_SEG/buff_reg_r_0/Q
                         net (fo=1, routed)           0.055    -0.300    DISPLAY/P2S_SEG/buff_reg_r_0_n_1
    SLICE_X2Y80          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism              0.028    -0.473    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.045    -0.428    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.296%)  route 0.122ns (48.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.691    -0.502    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.122    -0.280    DISPLAY/P2S_LED/buff[15]
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.028    -0.252 r  DISPLAY/P2S_LED/buff[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    DISPLAY/P2S_LED/buff[16]_i_2_n_1
    SLICE_X12Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.037    -0.491    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.087    -0.404    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.951%)  route 0.143ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.091    -0.382 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.239    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.396    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.965%)  route 0.135ns (48.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.634    -0.559    vga/U12/CLK_OUT3
    SLICE_X22Y118        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        FDRE (Prop_fdre_C_Q)         0.118    -0.441 r  vga/U12/v_count_reg[4]/Q
                         net (fo=23, routed)          0.135    -0.306    vga/U12/PRow[4]
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.028    -0.278 r  vga/U12/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.278    vga/U12/v_sync
    SLICE_X20Y118        FDRE                                         r  vga/U12/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.853    -0.605    vga/U12/CLK_OUT3
    SLICE_X20Y118        FDRE                                         r  vga/U12/VS_reg/C
                         clock pessimism              0.078    -0.528    
    SLICE_X20Y118        FDRE (Hold_fdre_C_D)         0.087    -0.441    vga/U12/VS_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.157ns (67.599%)  route 0.075ns (32.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.634    -0.559    vga/U12/CLK_OUT3
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.091    -0.468 r  vga/U12/v_count_reg[6]/Q
                         net (fo=19, routed)          0.075    -0.392    vga/U12/PRow[6]
    SLICE_X21Y118        LUT6 (Prop_lut6_I2_O)        0.066    -0.326 r  vga/U12/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    vga/U12/v_count[9]_i_2_n_1
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.853    -0.605    vga/U12/CLK_OUT3
    SLICE_X21Y118        FDRE                                         r  vga/U12/v_count_reg[9]/C
                         clock pessimism              0.047    -0.559    
    SLICE_X21Y118        FDRE (Hold_fdre_C_D)         0.060    -0.499    vga/U12/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y86      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X7Y86      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y82      DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[29]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y80      DISPLAY/P2S_SEG/buff_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       98.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.155ns  (required time - arrival time)
  Source:                 rst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.309ns (18.128%)  route 1.396ns (81.872%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    -1.913    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.223    -1.690 r  rst_count_reg[8]/Q
                         net (fo=2, routed)           0.636    -1.054    rst_count[8]
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.043    -1.011 r  rst_all_i_3/O
                         net (fo=1, routed)           0.450    -0.561    rst_all_i_3_n_1
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.043    -0.518 r  rst_all_i_1/O
                         net (fo=1, routed)           0.309    -0.209    rst_all_i_1_n_1
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
                         clock pessimism             -0.599    98.043    
                         clock uncertainty           -0.095    97.948    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)       -0.002    97.946    rst_all_reg
  -------------------------------------------------------------------
                         required time                         97.946    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                 98.155    

Slack (MET) :             99.074ns  (required time - arrival time)
  Source:                 div_cpu_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div_cpu_clk/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.580ns (63.926%)  route 0.327ns (36.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 98.184 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.373    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y195        FDRE (Prop_fdre_C_Q)         0.259    -2.114 r  div_cpu_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327    -1.787    div_cpu_clk/clkdiv_reg_n_1_[1]
    SLICE_X62Y195        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.321    -1.466 r  div_cpu_clk/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.466    div_cpu_clk/clkdiv_reg[0]_i_1_n_6
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.090    98.184    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[2]/C
                         clock pessimism             -0.558    97.627    
                         clock uncertainty           -0.095    97.532    
    SLICE_X62Y195        FDRE (Setup_fdre_C_D)        0.076    97.608    div_cpu_clk/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         97.608    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                 99.074    

Slack (MET) :             99.098ns  (required time - arrival time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.505%)  route 0.538ns (67.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.629    -1.965    clk_cpu
    SLICE_X8Y71          FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.259    -1.706 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.538    -1.168    rst_count[0]
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism             -0.599    98.043    
                         clock uncertainty           -0.095    97.948    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)       -0.019    97.929    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         97.929    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                 99.098    

Slack (MET) :             99.173ns  (required time - arrival time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.223ns (31.779%)  route 0.479ns (68.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    -1.913    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.223    -1.690 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.479    -1.211    rst_count[11]
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[12]/C
                         clock pessimism             -0.555    98.087    
                         clock uncertainty           -0.095    97.992    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)       -0.031    97.961    rst_count_reg[12]
  -------------------------------------------------------------------
                         required time                         97.961    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                 99.173    

Slack (MET) :             99.180ns  (required time - arrival time)
  Source:                 rst_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.223ns (31.676%)  route 0.481ns (68.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    -1.913    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.223    -1.690 r  rst_count_reg[1]/Q
                         net (fo=2, routed)           0.481    -1.209    rst_count[1]
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[2]/C
                         clock pessimism             -0.576    98.066    
                         clock uncertainty           -0.095    97.971    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.000    97.971    rst_count_reg[2]
  -------------------------------------------------------------------
                         required time                         97.971    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                 99.180    

Slack (MET) :             99.185ns  (required time - arrival time)
  Source:                 div_cpu_clk/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div_cpu_clk/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.519ns (65.158%)  route 0.278ns (34.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 98.184 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.373    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y195        FDRE (Prop_fdre_C_Q)         0.259    -2.114 f  div_cpu_clk/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.278    -1.837    div_cpu_clk/clkdiv_reg_n_1_[0]
    SLICE_X62Y195        LUT1 (Prop_lut1_I0_O)        0.043    -1.794 r  div_cpu_clk/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000    -1.794    div_cpu_clk/clkdiv[0]_i_2_n_1
    SLICE_X62Y195        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217    -1.577 r  div_cpu_clk/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.577    div_cpu_clk/clkdiv_reg[0]_i_1_n_7
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.090    98.184    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[1]/C
                         clock pessimism             -0.558    97.627    
                         clock uncertainty           -0.095    97.532    
    SLICE_X62Y195        FDRE (Setup_fdre_C_D)        0.076    97.608    div_cpu_clk/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         97.608    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                 99.185    

Slack (MET) :             99.226ns  (required time - arrival time)
  Source:                 rst_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.259ns (40.519%)  route 0.380ns (59.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    -1.913    clk_cpu
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.259    -1.654 r  rst_count_reg[2]/Q
                         net (fo=2, routed)           0.380    -1.274    rst_count[2]
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[3]/C
                         clock pessimism             -0.576    98.066    
                         clock uncertainty           -0.095    97.971    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)       -0.019    97.952    rst_count_reg[3]
  -------------------------------------------------------------------
                         required time                         97.952    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                 99.226    

Slack (MET) :             99.268ns  (required time - arrival time)
  Source:                 rst_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.259ns (41.282%)  route 0.368ns (58.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    -1.913    clk_cpu
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.259    -1.654 r  rst_count_reg[13]/Q
                         net (fo=2, routed)           0.368    -1.286    rst_count[13]
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[14]/C
                         clock pessimism             -0.555    98.087    
                         clock uncertainty           -0.095    97.992    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)       -0.010    97.982    rst_count_reg[14]
  -------------------------------------------------------------------
                         required time                         97.982    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                 99.268    

Slack (MET) :             99.270ns  (required time - arrival time)
  Source:                 rst_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.223ns (36.179%)  route 0.393ns (63.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    -1.913    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.223    -1.690 r  rst_count_reg[7]/Q
                         net (fo=2, routed)           0.393    -1.297    rst_count[7]
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[8]/C
                         clock pessimism             -0.555    98.087    
                         clock uncertainty           -0.095    97.992    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)       -0.019    97.973    rst_count_reg[8]
  -------------------------------------------------------------------
                         required time                         97.973    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                 99.270    

Slack (MET) :             99.273ns  (required time - arrival time)
  Source:                 rst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.223ns (36.383%)  route 0.390ns (63.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    -1.913    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.223    -1.690 r  rst_count_reg[8]/Q
                         net (fo=2, routed)           0.390    -1.300    rst_count[8]
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.547    98.641    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[9]/C
                         clock pessimism             -0.555    98.087    
                         clock uncertainty           -0.095    97.992    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)       -0.019    97.973    rst_count_reg[9]
  -------------------------------------------------------------------
                         required time                         97.973    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                 99.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rst_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.017%)  route 0.104ns (50.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_count_reg[9]/Q
                         net (fo=2, routed)           0.104    -0.274    rst_count[9]
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[10]/C
                         clock pessimism              0.040    -0.467    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.040    -0.427    rst_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rst_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.138%)  route 0.108ns (51.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_count_reg[5]/Q
                         net (fo=2, routed)           0.108    -0.270    rst_count[5]
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[6]/C
                         clock pessimism              0.040    -0.467    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.040    -0.427    rst_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.448%)  route 0.115ns (53.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_count_reg[12]/Q
                         net (fo=2, routed)           0.115    -0.262    rst_count[12]
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[13]/C
                         clock pessimism              0.040    -0.467    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.037    -0.430    rst_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rst_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.874%)  route 0.139ns (58.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_count_reg[10]/Q
                         net (fo=2, routed)           0.139    -0.239    rst_count[10]
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[11]/C
                         clock pessimism              0.040    -0.467    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.040    -0.427    rst_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.253%)  route 0.155ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X7Y73          FDRE                                         r  rst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_count_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.223    rst_count[3]
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[4]/C
                         clock pessimism              0.040    -0.467    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.038    -0.429    rst_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rst_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.759%)  route 0.158ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_count_reg[4]/Q
                         net (fo=2, routed)           0.158    -0.220    rst_count[4]
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X4Y73          FDRE                                         r  rst_count_reg[5]/C
                         clock pessimism              0.029    -0.478    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.041    -0.437    rst_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rst_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.796%)  route 0.158ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_count_reg[6]/Q
                         net (fo=2, routed)           0.158    -0.220    rst_count[6]
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X5Y73          FDRE                                         r  rst_count_reg[7]/C
                         clock pessimism              0.029    -0.478    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.038    -0.440    rst_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 div_cpu_clk/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div_cpu_clk/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.193ns (61.276%)  route 0.122ns (38.724%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.651    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y195        FDRE (Prop_fdre_C_Q)         0.118    -0.533 r  div_cpu_clk/clkdiv_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.411    div_cpu_clk/out[0]
    SLICE_X62Y195        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.336 r  div_cpu_clk/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.336    div_cpu_clk/clkdiv_reg[0]_i_1_n_6
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.717    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[2]/C
                         clock pessimism              0.067    -0.651    
    SLICE_X62Y195        FDRE (Hold_fdre_C_D)         0.092    -0.559    div_cpu_clk/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rst_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.178%)  route 0.155ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_count_reg[14]/Q
                         net (fo=2, routed)           0.155    -0.204    rst_count[14]
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.952    -0.506    clk_cpu
    SLICE_X6Y73          FDRE                                         r  rst_count_reg[15]/C
                         clock pessimism              0.029    -0.478    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.040    -0.438    rst_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 div_cpu_clk/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div_cpu_clk/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.196ns (58.590%)  route 0.139ns (41.410%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.651    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y195        FDRE (Prop_fdre_C_Q)         0.118    -0.533 f  div_cpu_clk/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.394    div_cpu_clk/clkdiv_reg_n_1_[0]
    SLICE_X62Y195        LUT1 (Prop_lut1_I0_O)        0.028    -0.366 r  div_cpu_clk/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.366    div_cpu_clk/clkdiv[0]_i_2_n_1
    SLICE_X62Y195        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.316 r  div_cpu_clk/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.316    div_cpu_clk/clkdiv_reg[0]_i_1_n_8
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.717    div_cpu_clk/clk
    SLICE_X62Y195        FDRE                                         r  div_cpu_clk/clkdiv_reg[0]/C
                         clock pessimism              0.067    -0.651    
    SLICE_X62Y195        FDRE (Hold_fdre_C_D)         0.092    -0.559    div_cpu_clk/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X6Y76      rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X8Y71      rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X4Y73      rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X7Y73      rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X7Y73      rst_count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X8Y71      rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y76      rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X8Y71      rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X4Y73      rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X7Y73      rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X7Y73      rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y73      rst_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y73      rst_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y73      rst_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X7Y73      rst_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y195    div_cpu_clk/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y76      rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y76      rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X8Y71      rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X8Y71      rst_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.391ns (18.750%)  route 6.028ns (81.250%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.944     3.249    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X54Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.292 r  vga/data_buf_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.532     3.825    vga/U12/number0[29]
    SLICE_X51Y124        LUT6 (Prop_lut6_I1_O)        0.043     3.868 r  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000     3.868    vga/U12/ascii_code[6]_i_43_n_1
    SLICE_X51Y124        MUXF7 (Prop_muxf7_I1_O)      0.122     3.990 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.834     4.824    vga/U12/number__0__0[1]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.122     4.946 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.278     5.224    vga/U12/ascii_code[2]_i_3_n_1
    SLICE_X38Y123        LUT6 (Prop_lut6_I3_O)        0.043     5.267 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     5.267    vga/U12_n_88
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.310     8.404    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.201     7.371    
    SLICE_X38Y123        FDRE (Setup_fdre_C_D)        0.065     7.436    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 1.585ns (21.584%)  route 5.759ns (78.416%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.941     3.246    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X54Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.297 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.542     3.839    vga/U12/number0[26]
    SLICE_X51Y124        LUT6 (Prop_lut6_I0_O)        0.138     3.977 f  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     3.977    vga/U12/ascii_code[6]_i_41_n_1
    SLICE_X51Y124        MUXF7 (Prop_muxf7_I1_O)      0.108     4.085 f  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           0.591     4.676    vga/U12/number__0__0[2]
    SLICE_X38Y124        LUT5 (Prop_lut5_I2_O)        0.132     4.808 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.245     5.053    vga/U12/ascii_code[5]_i_3_n_1
    SLICE_X38Y123        LUT6 (Prop_lut6_I2_O)        0.138     5.191 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     5.191    vga/U12_n_85
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.310     8.404    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.201     7.371    
    SLICE_X38Y123        FDRE (Setup_fdre_C_D)        0.066     7.437    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 1.581ns (21.544%)  route 5.757ns (78.456%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.941     3.246    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X54Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.297 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.542     3.839    vga/U12/number0[26]
    SLICE_X51Y124        LUT6 (Prop_lut6_I0_O)        0.138     3.977 r  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     3.977    vga/U12/ascii_code[6]_i_41_n_1
    SLICE_X51Y124        MUXF7 (Prop_muxf7_I1_O)      0.108     4.085 r  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           0.581     4.666    vga/U12/number__0__0[2]
    SLICE_X38Y124        LUT5 (Prop_lut5_I1_O)        0.132     4.798 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.254     5.052    vga/U12/ascii_code[6]_i_8_n_1
    SLICE_X38Y124        LUT6 (Prop_lut6_I2_O)        0.134     5.186 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     5.186    vga/U12_n_84
    SLICE_X38Y124        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.309     8.403    vga/CLK_OUT1
    SLICE_X38Y124        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.201     7.370    
    SLICE_X38Y124        FDRE (Setup_fdre_C_D)        0.066     7.436    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 1.391ns (18.991%)  route 5.934ns (81.009%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.944     3.249    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X54Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.292 r  vga/data_buf_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.532     3.825    vga/U12/number0[29]
    SLICE_X51Y124        LUT6 (Prop_lut6_I1_O)        0.043     3.868 r  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000     3.868    vga/U12/ascii_code[6]_i_43_n_1
    SLICE_X51Y124        MUXF7 (Prop_muxf7_I1_O)      0.122     3.990 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.722     4.712    vga/U12/number__0__0[1]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.122     4.834 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.296     5.130    vga/U12/ascii_code[1]_i_3_n_1
    SLICE_X38Y123        LUT6 (Prop_lut6_I3_O)        0.043     5.173 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     5.173    vga/U12_n_89
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.310     8.404    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.201     7.371    
    SLICE_X38Y123        FDRE (Setup_fdre_C_D)        0.064     7.435    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 1.482ns (20.414%)  route 5.778ns (79.586%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.941     3.246    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X54Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.297 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.542     3.839    vga/U12/number0[26]
    SLICE_X51Y124        LUT6 (Prop_lut6_I0_O)        0.138     3.977 r  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     3.977    vga/U12/ascii_code[6]_i_41_n_1
    SLICE_X51Y124        MUXF7 (Prop_muxf7_I1_O)      0.108     4.085 r  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           0.662     4.747    vga/U12/number__0__0[2]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.871 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.193     5.065    vga/U12/ascii_code[0]_inv_i_3_n_1
    SLICE_X39Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.108 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     5.108    vga/U12_n_90
    SLICE_X39Y124        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.309     8.403    vga/CLK_OUT1
    SLICE_X39Y124        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.201     7.370    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)        0.033     7.403    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 1.482ns (20.620%)  route 5.705ns (79.380%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.941     3.246    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X54Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.297 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.542     3.839    vga/U12/number0[26]
    SLICE_X51Y124        LUT6 (Prop_lut6_I0_O)        0.138     3.977 f  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     3.977    vga/U12/ascii_code[6]_i_41_n_1
    SLICE_X51Y124        MUXF7 (Prop_muxf7_I1_O)      0.108     4.085 f  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           0.591     4.676    vga/U12/number__0__0[2]
    SLICE_X38Y124        LUT5 (Prop_lut5_I1_O)        0.124     4.800 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.192     4.992    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X37Y124        LUT6 (Prop_lut6_I0_O)        0.043     5.035 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     5.035    vga/U12_n_86
    SLICE_X37Y124        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.311     8.405    vga/CLK_OUT1
    SLICE_X37Y124        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.201     7.372    
    SLICE_X37Y124        FDRE (Setup_fdre_C_D)        0.034     7.406    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.482ns (20.658%)  route 5.692ns (79.342%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.941     3.246    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X54Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.297 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.542     3.839    vga/U12/number0[26]
    SLICE_X51Y124        LUT6 (Prop_lut6_I0_O)        0.138     3.977 f  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     3.977    vga/U12/ascii_code[6]_i_41_n_1
    SLICE_X51Y124        MUXF7 (Prop_muxf7_I1_O)      0.108     4.085 f  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           0.581     4.666    vga/U12/number__0__0[2]
    SLICE_X38Y124        LUT5 (Prop_lut5_I1_O)        0.124     4.790 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.189     4.979    vga/U12/ascii_code[3]_i_3_n_1
    SLICE_X38Y123        LUT6 (Prop_lut6_I3_O)        0.043     5.022 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     5.022    vga/U12_n_87
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.310     8.404    vga/CLK_OUT1
    SLICE_X38Y123        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.201     7.371    
    SLICE_X38Y123        FDRE (Setup_fdre_C_D)        0.066     7.437    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 0.638ns (10.229%)  route 5.599ns (89.771%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 8.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.451    -2.143    vga/U12/CLK_OUT3
    SLICE_X22Y123        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.884 r  vga/U12/h_count_reg[4]/Q
                         net (fo=651, routed)         4.075     2.190    core/register/ADDRA[1]
    SLICE_X79Y135        LUT6 (Prop_lut6_I2_O)        0.043     2.233 r  core/register/data_buf_reg_0_3_6_11_i_148/O
                         net (fo=1, routed)           0.000     2.233    core/register/data_buf_reg_0_3_6_11_i_148_n_1
    SLICE_X79Y135        MUXF7 (Prop_muxf7_I1_O)      0.122     2.355 r  core/register/data_buf_reg_0_3_6_11_i_85/O
                         net (fo=1, routed)           0.000     2.355    core/register/data_buf_reg_0_3_6_11_i_85_n_1
    SLICE_X79Y135        MUXF8 (Prop_muxf8_I0_O)      0.045     2.400 r  core/register/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=1, routed)           0.800     3.201    vga/U12/data_buf_reg_0_3_6_11_i_5_1
    SLICE_X67Y124        LUT6 (Prop_lut6_I4_O)        0.126     3.327 r  vga/U12/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.439     3.765    vga/U12/debug_data[11]
    SLICE_X55Y122        LUT5 (Prop_lut5_I0_O)        0.043     3.808 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.286     4.094    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.249     8.343    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.832     7.512    
                         clock uncertainty           -0.201     7.310    
    SLICE_X52Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.163    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.112ns (17.599%)  route 5.206ns (82.401%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.442    -2.152    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.929 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.961    -0.968    vga/U12/h_count_reg[3]_rep__3_0
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.343    -0.582    vga/U12/h_count[8]_i_2_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I2_O)        0.043    -0.539 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=51, routed)          0.837     0.298    vga/U12/col_addr__14__0[7]
    SLICE_X36Y124        LUT5 (Prop_lut5_I1_O)        0.054     0.352 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.352     0.704    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.137     0.841 r  vga/U12/char_page_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.841    vga/U12_n_102
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     1.153 r  vga/char_page_carry__0/O[3]
                         net (fo=5, routed)           0.438     1.592    vga/U12/strdata_reg[37][1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.120     1.712 f  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.271     1.983    vga/U12/data_buf_reg_0_3_0_5_i_47_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.026 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     2.262    vga/U12/data_buf_reg_0_3_0_5_i_18_n_1
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.043     2.305 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=99, routed)          0.674     2.979    vga/U12_n_13
    SLICE_X39Y114        LUT5 (Prop_lut5_I1_O)        0.043     3.022 r  vga/strdata[13]_i_2/O
                         net (fo=1, routed)           0.721     3.743    vga/U12/strdata_reg[13]
    SLICE_X23Y114        LUT3 (Prop_lut3_I1_O)        0.051     3.794 r  vga/U12/strdata[13]_i_1/O
                         net (fo=1, routed)           0.373     4.166    vga/U12_n_145
    SLICE_X23Y114        FDRE                                         r  vga/strdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.329     8.423    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/strdata_reg[13]/C
                         clock pessimism             -0.832     7.592    
                         clock uncertainty           -0.201     7.390    
    SLICE_X23Y114        FDRE (Setup_fdre_C_D)       -0.124     7.266    vga/strdata_reg[13]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 0.631ns (10.351%)  route 5.465ns (89.649%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.451    -2.143    vga/U12/CLK_OUT3
    SLICE_X22Y123        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.884 r  vga/U12/h_count_reg[4]/Q
                         net (fo=651, routed)         4.016     2.132    core/register/ADDRA[1]
    SLICE_X54Y138        LUT5 (Prop_lut5_I2_O)        0.043     2.175 r  core/register/data_buf_reg_0_3_24_29_i_143/O
                         net (fo=1, routed)           0.000     2.175    core/register/data_buf_reg_0_3_24_29_i_143_n_1
    SLICE_X54Y138        MUXF7 (Prop_muxf7_I0_O)      0.115     2.290 r  core/register/data_buf_reg_0_3_24_29_i_79/O
                         net (fo=1, routed)           0.000     2.290    core/register/data_buf_reg_0_3_24_29_i_79_n_1
    SLICE_X54Y138        MUXF8 (Prop_muxf8_I0_O)      0.046     2.336 r  core/register/data_buf_reg_0_3_24_29_i_28/O
                         net (fo=1, routed)           0.749     3.085    core/reg_EXE_MEM/data_buf_reg_0_3_24_29_i_4_2
    SLICE_X57Y130        LUT6 (Prop_lut6_I5_O)        0.125     3.210 r  core/reg_EXE_MEM/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.332     3.542    vga/U12/data_buf_reg_0_3_30_31[24]
    SLICE_X55Y126        LUT5 (Prop_lut5_I0_O)        0.043     3.585 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.368     3.953    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X54Y124        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.246     8.340    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y124        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.509    
                         clock uncertainty           -0.201     7.307    
    SLICE_X54Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.196    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  3.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.085%)  route 0.892ns (89.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X36Y123        FDRE                                         r  vga/U12/h_count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  vga/U12/h_count_reg[3]_rep__3/Q
                         net (fo=169, routed)         0.892     0.419    vga/data_buf_reg_0_3_6_11/ADDRD0
    SLICE_X52Y122        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.802    -0.656    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y122        RAMS32                                       r  vga/data_buf_reg_0_3_6_11/RAMD_D1/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.201    -0.116    
    SLICE_X52Y122        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     0.181    vga/data_buf_reg_0_3_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.174ns (21.250%)  route 0.645ns (78.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.634    -0.559    vga/U12/CLK_OUT3
    SLICE_X22Y118        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        FDRE (Prop_fdre_C_Q)         0.118    -0.441 r  vga/U12/v_count_reg[4]/Q
                         net (fo=23, routed)          0.444     0.004    vga/U12/PRow[4]
    SLICE_X36Y116        LUT5 (Prop_lut5_I4_O)        0.028     0.032 f  vga/U12/strdata[6]_i_4/O
                         net (fo=104, routed)         0.201     0.232    vga/U12/v_count_reg[3]_4
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.028     0.260 r  vga/U12/strdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.260    vga/U12_n_92
    SLICE_X38Y117        FDRE                                         r  vga/strdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.843    -0.615    vga/CLK_OUT1
    SLICE_X38Y117        FDRE                                         r  vga/strdata_reg[6]/C
                         clock pessimism              0.339    -0.277    
                         clock uncertainty            0.201    -0.075    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.087     0.012    vga/strdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.128ns (13.195%)  route 0.842ns (86.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.633    -0.560    vga/U12/CLK_OUT3
    SLICE_X21Y119        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  vga/U12/v_count_reg[2]/Q
                         net (fo=28, routed)          0.306    -0.154    vga/U12/PRow[2]
    SLICE_X23Y119        LUT3 (Prop_lut3_I0_O)        0.028    -0.126 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.536     0.410    vga/FONT_8X16/ADDR[5]
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.876    -0.583    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.244    
                         clock uncertainty            0.201    -0.043    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.140    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.358ns  (logic 1.853ns (55.176%)  route 1.505ns (44.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.785    30.472    vga/U12/DO[0]
    SLICE_X20Y113        LUT5 (Prop_lut5_I3_O)        0.053    30.525 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.720    31.245    vga/U12/G[3]_i_1_n_1
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)       -0.105    37.289    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.289    
                         arrival time                         -31.245    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.341ns  (logic 1.853ns (55.463%)  route 1.488ns (44.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.785    30.472    vga/U12/DO[0]
    SLICE_X20Y113        LUT5 (Prop_lut5_I3_O)        0.053    30.525 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.703    31.227    vga/U12/G[3]_i_1_n_1
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)       -0.097    37.297    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.297    
                         arrival time                         -31.227    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.217ns  (logic 1.851ns (57.541%)  route 1.366ns (42.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.785    30.472    vga/U12/DO[0]
    SLICE_X20Y113        LUT4 (Prop_lut4_I0_O)        0.051    30.523 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.581    31.103    vga/U12/B[3]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.594    
                         clock uncertainty           -0.201    37.392    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)       -0.101    37.291    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.291    
                         arrival time                         -31.103    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.301ns  (logic 1.843ns (55.835%)  route 1.458ns (44.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.785    30.472    vga/U12/DO[0]
    SLICE_X20Y113        LUT5 (Prop_lut5_I3_O)        0.043    30.515 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.673    31.187    vga/U12/B[2]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.594    
                         clock uncertainty           -0.201    37.392    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)       -0.002    37.390    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                         -31.187    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.249ns  (logic 1.843ns (56.729%)  route 1.406ns (43.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.615    30.301    vga/U12/DO[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I1_O)        0.043    30.344 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.791    31.135    vga/U12/G[1]_i_1_n_1
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)       -0.031    37.363    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.363    
                         arrival time                         -31.135    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.169ns  (logic 1.843ns (58.155%)  route 1.326ns (41.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.785    30.472    vga/U12/DO[0]
    SLICE_X20Y113        LUT4 (Prop_lut4_I0_O)        0.043    30.515 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.541    31.055    vga/U12/B[1]_i_1_n_1
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.594    
                         clock uncertainty           -0.201    37.392    
    SLICE_X21Y112        FDRE (Setup_fdre_C_D)       -0.031    37.361    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -31.055    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.138ns  (logic 1.843ns (58.724%)  route 1.295ns (41.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.615    30.301    vga/U12/DO[0]
    SLICE_X23Y114        LUT4 (Prop_lut4_I1_O)        0.043    30.344 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.680    31.025    vga/U12/G[1]_i_1_n_1
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)       -0.022    37.372    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                         -31.025    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.119ns  (logic 1.843ns (59.086%)  route 1.276ns (40.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.785    30.472    vga/U12/DO[0]
    SLICE_X20Y113        LUT4 (Prop_lut4_I0_O)        0.043    30.515 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.491    31.006    vga/U12/B[1]_i_1_n_1
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.594    
                         clock uncertainty           -0.201    37.392    
    SLICE_X21Y112        FDRE (Setup_fdre_C_D)       -0.022    37.370    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.370    
                         arrival time                         -31.006    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.915ns  (logic 1.800ns (61.749%)  route 1.115ns (38.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.115    30.801    vga/U12/DO[0]
    SLICE_X18Y110        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)        0.000    37.394    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.394    
                         arrival time                         -30.801    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.910ns  (logic 1.843ns (63.328%)  route 1.067ns (36.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns = ( 27.886 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.481    27.886    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.686 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.871    30.558    vga/U12/DO[0]
    SLICE_X20Y112        LUT2 (Prop_lut2_I1_O)        0.043    30.601 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.196    30.797    vga/U12/R[3]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.331    38.425    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.594    
                         clock uncertainty           -0.201    37.392    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)        0.000    37.392    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.392    
                         arrival time                         -30.797    
  -------------------------------------------------------------------
                         slack                                  6.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.228%)  route 0.615ns (82.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.276    -0.179    vga/U12/flag__0
    SLICE_X20Y113        LUT5 (Prop_lut5_I1_O)        0.028    -0.151 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.339     0.187    vga/U12/B[2]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.858    -0.600    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X20Y112        FDRE (Hold_fdre_C_D)         0.037    -0.023    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.128ns (16.602%)  route 0.643ns (83.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.289    -0.167    vga/U12/flag__0
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.028    -0.139 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.354     0.215    vga/U12/G[1]_i_1_n_1
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.861    -0.597    vga/U12/CLK_OUT3
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X19Y110        FDRE (Hold_fdre_C_D)         0.040    -0.017    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.128ns (16.617%)  route 0.642ns (83.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.381    -0.074    vga/U12/flag__0
    SLICE_X20Y113        LUT4 (Prop_lut4_I1_O)        0.028    -0.046 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.261     0.215    vga/U12/B[1]_i_1_n_1
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.858    -0.600    vga/U12/CLK_OUT3
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X21Y112        FDRE (Hold_fdre_C_D)         0.040    -0.020    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.128ns (16.342%)  route 0.655ns (83.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.381    -0.074    vga/U12/flag__0
    SLICE_X20Y113        LUT4 (Prop_lut4_I1_O)        0.028    -0.046 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.274     0.228    vga/U12/B[1]_i_1_n_1
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.858    -0.600    vga/U12/CLK_OUT3
    SLICE_X21Y112        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X21Y112        FDRE (Hold_fdre_C_D)         0.038    -0.022    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.128ns (15.547%)  route 0.695ns (84.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.289    -0.167    vga/U12/flag__0
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.028    -0.139 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.407     0.268    vga/U12/G[1]_i_1_n_1
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.861    -0.597    vga/U12/CLK_OUT3
    SLICE_X19Y110        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X19Y110        FDRE (Hold_fdre_C_D)         0.038    -0.019    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.130ns (16.642%)  route 0.651ns (83.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.276    -0.179    vga/U12/flag__0
    SLICE_X20Y113        LUT5 (Prop_lut5_I0_O)        0.030    -0.149 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.375     0.226    vga/U12/G[3]_i_1_n_1
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.861    -0.597    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)        -0.006    -0.063    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.130ns (16.635%)  route 0.651ns (83.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.276    -0.179    vga/U12/flag__0
    SLICE_X20Y113        LUT5 (Prop_lut5_I0_O)        0.030    -0.149 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.375     0.226    vga/U12/G[3]_i_1_n_1
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.861    -0.597    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)        -0.011    -0.068    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.127ns (15.955%)  route 0.669ns (84.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.637    -0.556    vga/CLK_OUT1
    SLICE_X23Y114        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.456 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.381    -0.074    vga/U12/flag__0
    SLICE_X20Y113        LUT4 (Prop_lut4_I2_O)        0.027    -0.047 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.288     0.240    vga/U12/B[3]_i_1_n_1
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.858    -0.600    vga/U12/CLK_OUT3
    SLICE_X20Y112        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X20Y112        FDRE (Hold_fdre_C_D)        -0.008    -0.068    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.585ns (52.388%)  route 0.532ns (47.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.659    -0.534    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.051 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.532     0.583    vga/U12/DO[0]
    SLICE_X18Y110        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.861    -0.597    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.040    -0.017    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.585ns (50.041%)  route 0.584ns (49.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.659    -0.534    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y48         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.051 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.584     0.635    vga/U12/DO[0]
    SLICE_X18Y110        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.861    -0.597    vga/U12/CLK_OUT3
    SLICE_X18Y110        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.040    -0.017    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.652    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.542ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.743ns  (logic 0.302ns (11.008%)  route 2.441ns (88.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 118.596 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.657   100.003    DISPLAY/P2S_LED/rst_all
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.046 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.784   100.830    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.502   118.596    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.765    
                         clock uncertainty           -0.215   117.550    
    SLICE_X12Y85         FDRE (Setup_fdre_C_CE)      -0.178   117.372    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.372    
                         arrival time                        -100.830    
  -------------------------------------------------------------------
                         slack                                 16.542    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 118.595 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.657   100.003    DISPLAY/P2S_LED/rst_all
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.046 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.696   100.742    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.501   118.595    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
                         clock pessimism             -0.832   117.764    
                         clock uncertainty           -0.215   117.549    
    SLICE_X12Y84         FDRE (Setup_fdre_C_CE)      -0.178   117.371    DISPLAY/P2S_LED/buff_reg[0]
  -------------------------------------------------------------------
                         required time                        117.371    
                         arrival time                        -100.742    
  -------------------------------------------------------------------
                         slack                                 16.629    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 118.595 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.657   100.003    DISPLAY/P2S_LED/rst_all
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.046 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.696   100.742    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.501   118.595    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism             -0.832   117.764    
                         clock uncertainty           -0.215   117.549    
    SLICE_X12Y84         FDRE (Setup_fdre_C_CE)      -0.178   117.371    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                        117.371    
                         arrival time                        -100.742    
  -------------------------------------------------------------------
                         slack                                 16.629    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 118.595 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.657   100.003    DISPLAY/P2S_LED/rst_all
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.046 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.696   100.742    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.501   118.595    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism             -0.832   117.764    
                         clock uncertainty           -0.215   117.549    
    SLICE_X12Y84         FDRE (Setup_fdre_C_CE)      -0.178   117.371    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                        117.371    
                         arrival time                        -100.742    
  -------------------------------------------------------------------
                         slack                                 16.629    

Slack (MET) :             16.629ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 118.595 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.657   100.003    DISPLAY/P2S_LED/rst_all
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.046 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.696   100.742    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.501   118.595    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism             -0.832   117.764    
                         clock uncertainty           -0.215   117.549    
    SLICE_X12Y84         FDRE (Setup_fdre_C_CE)      -0.178   117.371    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                        117.371    
                         arrival time                        -100.742    
  -------------------------------------------------------------------
                         slack                                 16.629    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.624ns  (logic 0.302ns (11.511%)  route 2.322ns (88.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 118.596 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.657   100.003    DISPLAY/P2S_LED/rst_all
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.046 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.665   100.710    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.502   118.596    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.832   117.765    
                         clock uncertainty           -0.215   117.550    
    SLICE_X13Y85         FDRE (Setup_fdre_C_CE)      -0.201   117.349    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.349    
                         arrival time                        -100.710    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.624ns  (logic 0.302ns (11.511%)  route 2.322ns (88.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 118.596 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.657   100.003    DISPLAY/P2S_LED/rst_all
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.046 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.665   100.710    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.502   118.596    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y85         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
                         clock pessimism             -0.832   117.765    
                         clock uncertainty           -0.215   117.550    
    SLICE_X13Y85         FDRE (Setup_fdre_C_CE)      -0.201   117.349    DISPLAY/P2S_LED/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.349    
                         arrival time                        -100.710    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.541ns  (logic 0.302ns (11.886%)  route 2.239ns (88.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.474    99.819    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.043    99.862 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.765   100.628    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.281   117.321    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.321    
                         arrival time                        -100.628    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.541ns  (logic 0.302ns (11.886%)  route 2.239ns (88.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.474    99.819    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.043    99.862 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.765   100.628    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.281   117.321    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.321    
                         arrival time                        -100.628    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.541ns  (logic 0.302ns (11.886%)  route 2.239ns (88.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          1.681    98.087    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.259    98.346 f  rst_all_reg/Q
                         net (fo=1320, routed)        1.474    99.819    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.043    99.862 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.765   100.628    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.281   117.321    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        117.321    
                         arrival time                        -100.628    
  -------------------------------------------------------------------
                         slack                                 16.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.146ns (18.541%)  route 0.641ns (81.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.641     0.282    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.028     0.310 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.310    DISPLAY/P2S_SEG/buff[6]_i_1_n_1
    SLICE_X4Y80          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.339    -0.163    
                         clock uncertainty            0.215     0.052    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.060     0.112    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.146ns (18.455%)  route 0.645ns (81.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 f  rst_all_reg/Q
                         net (fo=1320, routed)        0.645     0.286    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.028     0.314 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     0.314    DISPLAY/P2S_SEG/s_clk_i_1_n_1
    SLICE_X4Y80          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.339    -0.163    
                         clock uncertainty            0.215     0.052    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.060     0.112    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.118ns (16.012%)  route 0.619ns (83.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.619     0.259    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.118ns (16.012%)  route 0.619ns (83.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.619     0.259    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.118ns (16.012%)  route 0.619ns (83.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.619     0.259    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.118ns (16.012%)  route 0.619ns (83.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.619     0.259    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.118ns (15.966%)  route 0.621ns (84.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.621     0.262    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X4Y79          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.118ns (15.966%)  route 0.621ns (84.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.621     0.262    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X4Y79          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.118ns (15.533%)  route 0.642ns (84.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.642     0.282    DISPLAY/rst_all
    SLICE_X3Y84          FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X3Y84          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.118ns (15.533%)  route 0.642ns (84.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=20, routed)          0.715    -0.478    clk_cpu
    SLICE_X6Y76          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.118    -0.360 r  rst_all_reg/Q
                         net (fo=1320, routed)        0.642     0.282    DISPLAY/rst_all
    SLICE_X3Y84          FDRE                                         r  DISPLAY/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=164, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/clk_count_reg[11]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X3Y84          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.239    





