// Seed: 3580181670
module module_0 ();
  logic [-1 : -1] id_1[1 : -1 'b0];
  ;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri id_7,
    output supply1 id_8
);
  assign id_8 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri id_6,
    input wand id_7,
    input tri id_8,
    output wand id_9,
    input tri1 id_10,
    input wor id_11
);
  wire id_13;
  module_0 modCall_1 ();
  assign id_4 = id_7;
endmodule
