

================================================================
== Vitis HLS Report for 'sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_s'
================================================================
* Date:           Fri Oct 15 14:56:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1025|     1026|  10.250 us|  10.260 us|  1024|  1024|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |                                                                               |                                                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  |                 Pipeline                 |
        |                                    Instance                                   |                                   Module                                   |   min   |   max   |    min    |    max    |  min |  max |                   Type                   |
        +-------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_output_proc8_U0  |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_output_proc8  |     1025|     1026|  10.250 us|  10.260 us|  1024|  1024|  loop rewind stp(delay=0 clock cycles(s))|
        |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7_U0   |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7   |      511|      512|   5.110 us|   5.120 us|   511|   512|                                      none|
        +-------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        2|    -|     320|    156|    -|
|Instance         |        -|    -|     164|    285|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     484|    443|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                    Instance                                   |                                   Module                                   | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+----+-----+-----+
    |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7_U0   |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7   |        0|   0|  77|  129|    0|
    |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_output_proc8_U0  |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_output_proc8  |        0|   0|  87|  156|    0|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                          |                                                                            |        0|   0| 164|  285|    0|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+-----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |delayed_V_U  |        1|  159|   0|    -|   256|   16|     4096|
    |nodelay_V_U  |        1|  161|   0|    -|   512|   16|     8192|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |Total        |        2|  320|   0|    0|   768|   32|    12288|
    +-------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|din_V_TDATA     |   in|   16|        axis|                                                din_V|       pointer|
|din_V_TVALID    |   in|    1|        axis|                                                din_V|       pointer|
|din_V_TREADY    |  out|    1|        axis|                                                din_V|       pointer|
|dout_address0   |  out|    9|   ap_memory|                                                 dout|         array|
|dout_ce0        |  out|    1|   ap_memory|                                                 dout|         array|
|dout_d0         |  out|   16|   ap_memory|                                                 dout|         array|
|dout_q0         |   in|   16|   ap_memory|                                                 dout|         array|
|dout_we0        |  out|    1|   ap_memory|                                                 dout|         array|
|dout_address1   |  out|    9|   ap_memory|                                                 dout|         array|
|dout_ce1        |  out|    1|   ap_memory|                                                 dout|         array|
|dout_d1         |  out|   16|   ap_memory|                                                 dout|         array|
|dout_q1         |   in|   16|   ap_memory|                                                 dout|         array|
|dout_we1        |  out|    1|   ap_memory|                                                 dout|         array|
|dout1_address0  |  out|    9|   ap_memory|                                                dout1|         array|
|dout1_ce0       |  out|    1|   ap_memory|                                                dout1|         array|
|dout1_d0        |  out|   16|   ap_memory|                                                dout1|         array|
|dout1_q0        |   in|   16|   ap_memory|                                                dout1|         array|
|dout1_we0       |  out|    1|   ap_memory|                                                dout1|         array|
|dout1_address1  |  out|    9|   ap_memory|                                                dout1|         array|
|dout1_ce1       |  out|    1|   ap_memory|                                                dout1|         array|
|dout1_d1        |  out|   16|   ap_memory|                                                dout1|         array|
|dout1_q1        |   in|   16|   ap_memory|                                                dout1|         array|
|dout1_we1       |  out|    1|   ap_memory|                                                dout1|         array|
|ap_clk          |   in|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|dout1_full_n    |   in|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|dout1_write     |  out|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|dout_full_n     |   in|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|dout_write      |  out|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  sliding_win_1in2out<ap_fixed<16, 1, 5, 3, 0>, 1024>|  return value|
+----------------+-----+-----+------------+-----------------------------------------------------+--------------+

