Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 18 22:50:18 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.355        0.000                      0                  720        0.187        0.000                      0                  720        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.936        0.000                      0                  661        0.187        0.000                      0                  661       19.500        0.000                       0                    90  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   6.470        0.000                      0                   37        0.247        0.000                      0                   37        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       37.293        0.000                      0                   20        0.647        0.000                      0                   20  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        1.355        0.000                      0                    2        2.845        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.936ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_8__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 3.643ns (32.669%)  route 7.508ns (67.331%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.501     0.219    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.343 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.343    display_interface/vga_gen/o_y_counter[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.590 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[0]
                         net (fo=4, routed)           0.683     1.273    display_interface/vga_gen/addr1[7]
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.299     1.572 r  display_interface/vga_gen/data_out_reg_0_0_i_46/O
                         net (fo=1, routed)           0.000     1.572    display_interface/vga_gen/data_out_reg_0_0_i_46_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.122 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.122    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.456 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[1]
                         net (fo=26, routed)          0.701     3.157    display_interface/vga_gen/data_out_reg_0_0_i_19_n_6
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.303     3.460 r  display_interface/vga_gen/data_out_reg_0_0_i_34/O
                         net (fo=1, routed)           0.000     3.460    display_interface/vga_gen/data_out_reg_0_0_i_34_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.858 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.858    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.080 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[0]
                         net (fo=24, routed)          3.173     7.253    display_interface/vga_gen/data_out2[13]
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.327     7.580 r  display_interface/vga_gen/data_out_reg_1_8_i_2/O
                         net (fo=2, routed)           1.150     8.730    image_pixels/data_out_reg_1_8_0[4]
    RAMB36_X1Y7          RAMB36E1                                     r  image_pixels/data_out_reg_1_8__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.494    37.124    image_pixels/clk_out1
    RAMB36_X1Y7          RAMB36E1                                     r  image_pixels/data_out_reg_1_8__0/CLKARDCLK
                         clock pessimism              0.414    37.538    
                         clock uncertainty           -0.098    37.440    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    36.666    image_pixels/data_out_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         36.666    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                 27.936    

Slack (MET) :             27.964ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_9__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.122ns  (logic 3.488ns (31.361%)  route 7.634ns (68.639%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.501     0.219    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.343 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.343    display_interface/vga_gen/o_y_counter[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.590 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[0]
                         net (fo=4, routed)           0.683     1.273    display_interface/vga_gen/addr1[7]
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.299     1.572 r  display_interface/vga_gen/data_out_reg_0_0_i_46/O
                         net (fo=1, routed)           0.000     1.572    display_interface/vga_gen/data_out_reg_0_0_i_46_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.122 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.122    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.344 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[0]
                         net (fo=26, routed)          0.579     2.923    display_interface/vga_gen/data_out_reg_0_0_i_19_n_7
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.299     3.222 r  display_interface/vga_gen/data_out_reg_0_0_i_35/O
                         net (fo=1, routed)           0.000     3.222    display_interface/vga_gen/data_out_reg_0_0_i_35_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.802 r  display_interface/vga_gen/data_out_reg_0_0_i_20/O[2]
                         net (fo=24, routed)          3.300     7.102    display_interface/vga_gen/data_out2[11]
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  display_interface/vga_gen/data_out_reg_1_9_i_4/O
                         net (fo=2, routed)           1.271     8.701    image_pixels/data_out_reg_1_9_0[2]
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.489    37.119    image_pixels/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/CLKARDCLK
                         clock pessimism              0.414    37.533    
                         clock uncertainty           -0.098    37.435    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    36.665    image_pixels/data_out_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         36.665    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                 27.964    

Slack (MET) :             28.086ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_9__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.980ns  (logic 3.425ns (31.192%)  route 7.555ns (68.808%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.501     0.219    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.343 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.343    display_interface/vga_gen/o_y_counter[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.590 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[0]
                         net (fo=4, routed)           0.683     1.273    display_interface/vga_gen/addr1[7]
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.299     1.572 r  display_interface/vga_gen/data_out_reg_0_0_i_46/O
                         net (fo=1, routed)           0.000     1.572    display_interface/vga_gen/data_out_reg_0_0_i_46_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.122 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.122    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.456 f  display_interface/vga_gen/data_out_reg_0_0_i_19/O[1]
                         net (fo=26, routed)          0.701     3.157    display_interface/vga_gen/data_out_reg_0_0_i_19_n_6
    SLICE_X41Y73         LUT3 (Prop_lut3_I2_O)        0.332     3.489 r  display_interface/vga_gen/data_out_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     3.489    display_interface/vga_gen/p_1_out[11]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     3.890 r  display_interface/vga_gen/data_out_reg_0_0_i_20/O[3]
                         net (fo=24, routed)          3.196     7.086    display_interface/vga_gen/data_out2[12]
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.299     7.385 r  display_interface/vga_gen/data_out_reg_1_9_i_3/O
                         net (fo=2, routed)           1.174     8.560    image_pixels/data_out_reg_1_9_0[3]
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.489    37.119    image_pixels/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/CLKARDCLK
                         clock pessimism              0.414    37.533    
                         clock uncertainty           -0.098    37.435    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.790    36.645    image_pixels/data_out_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         36.645    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 28.086    

Slack (MET) :             28.149ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_9__0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 3.743ns (33.228%)  route 7.522ns (66.772%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.689     0.406    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124     0.530 r  display_interface/vga_gen/data_out_reg_0_0_i_41/O
                         net (fo=1, routed)           0.000     0.530    display_interface/vga_gen/data_out_reg_0_0_i_41_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.928 r  display_interface/vga_gen/data_out_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.928    display_interface/vga_gen/data_out_reg_0_0_i_21_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.150 r  display_interface/vga_gen/data_out_reg_0_0_i_18/O[0]
                         net (fo=27, routed)          0.625     1.775    display_interface/vga_gen/addr1[11]
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     2.624 r  display_interface/vga_gen/data_out_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.624    display_interface/vga_gen/data_out_reg_0_0_i_19_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.958 f  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_4/O[1]
                         net (fo=2, routed)           0.693     3.650    display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_4_n_6
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     3.953 r  display_interface/vga_gen/data_out_mux_sel_a_pos_0__10_i_9/O
                         net (fo=1, routed)           0.000     3.953    display_interface/vga_gen/p_1_out[15]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.201 f  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[2]
                         net (fo=1, routed)           0.509     4.710    display_interface/vga_gen/data_out2[15]
    SLICE_X40Y74         LUT5 (Prop_lut5_I4_O)        0.302     5.012 f  display_interface/vga_gen/data_out_reg_0_0_i_2/O
                         net (fo=26, routed)          0.330     5.342    display_interface/vga_gen/hc_reg[9]_0[0]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.466 r  display_interface/vga_gen/data_out_reg_1_0__0_i_1/O
                         net (fo=12, routed)          3.377     8.844    image_pixels/data_out_reg_1_0__0_0
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.489    37.119    image_pixels/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/CLKARDCLK
                         clock pessimism              0.414    37.533    
                         clock uncertainty           -0.098    37.435    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.992    image_pixels/data_out_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         36.992    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 28.149    

Slack (MET) :             28.152ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_0__0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 3.760ns (34.383%)  route 7.176ns (65.617%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 37.123 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.501     0.219    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.343 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.343    display_interface/vga_gen/o_y_counter[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.590 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[0]
                         net (fo=4, routed)           0.683     1.273    display_interface/vga_gen/addr1[7]
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.299     1.572 r  display_interface/vga_gen/data_out_reg_0_0_i_46/O
                         net (fo=1, routed)           0.000     1.572    display_interface/vga_gen/data_out_reg_0_0_i_46_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.122 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.122    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.456 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[1]
                         net (fo=26, routed)          0.701     3.157    display_interface/vga_gen/data_out_reg_0_0_i_19_n_6
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.303     3.460 r  display_interface/vga_gen/data_out_reg_0_0_i_34/O
                         net (fo=1, routed)           0.000     3.460    display_interface/vga_gen/data_out_reg_0_0_i_34_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.858 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.858    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.192 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[1]
                         net (fo=24, routed)          2.621     6.813    display_interface/vga_gen/data_out2[14]
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.332     7.145 r  display_interface/vga_gen/data_out_reg_1_0_i_1/O
                         net (fo=2, routed)           1.370     8.515    image_pixels/data_out_reg_1_0_0[5]
    RAMB36_X0Y7          RAMB36E1                                     r  image_pixels/data_out_reg_1_0__0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.493    37.123    image_pixels/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  image_pixels/data_out_reg_1_0__0/CLKARDCLK
                         clock pessimism              0.414    37.537    
                         clock uncertainty           -0.098    37.439    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.773    36.666    image_pixels/data_out_reg_1_0__0
  -------------------------------------------------------------------
                         required time                         36.666    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 28.152    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_8/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 3.643ns (33.158%)  route 7.344ns (66.842%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 37.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.501     0.219    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.343 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.343    display_interface/vga_gen/o_y_counter[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.590 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[0]
                         net (fo=4, routed)           0.683     1.273    display_interface/vga_gen/addr1[7]
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.299     1.572 r  display_interface/vga_gen/data_out_reg_0_0_i_46/O
                         net (fo=1, routed)           0.000     1.572    display_interface/vga_gen/data_out_reg_0_0_i_46_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.122 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.122    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.456 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[1]
                         net (fo=26, routed)          0.701     3.157    display_interface/vga_gen/data_out_reg_0_0_i_19_n_6
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.303     3.460 r  display_interface/vga_gen/data_out_reg_0_0_i_34/O
                         net (fo=1, routed)           0.000     3.460    display_interface/vga_gen/data_out_reg_0_0_i_34_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.858 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.858    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.080 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[0]
                         net (fo=24, routed)          3.173     7.253    display_interface/vga_gen/data_out2[13]
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.327     7.580 r  display_interface/vga_gen/data_out_reg_1_8_i_2/O
                         net (fo=2, routed)           0.986     8.566    image_pixels/data_out_reg_1_8_0[4]
    RAMB36_X1Y10         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    37.110    image_pixels/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  image_pixels/data_out_reg_1_8/CLKARDCLK
                         clock pessimism              0.493    37.604    
                         clock uncertainty           -0.098    37.506    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    36.732    image_pixels/data_out_reg_1_8
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.262ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_4__0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.819ns  (logic 0.922ns (8.522%)  route 9.897ns (91.478%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 37.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X46Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.943 r  display_interface/vga_gen/hc_reg[7]/Q
                         net (fo=12, routed)          1.286    -0.657    display_interface/vga_gen/hc[7]
    SLICE_X43Y74         LUT5 (Prop_lut5_I1_O)        0.295    -0.362 r  display_interface/vga_gen/data_out_mux_sel_a_pos_0__10_i_3/O
                         net (fo=175, routed)         1.717     1.354    display_interface/vga_gen/data_out_mux_sel_a_pos_0__10_i_3_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I1_O)        0.149     1.503 r  display_interface/vga_gen/data_out_reg_0_0_i_14/O
                         net (fo=18, routed)          6.895     8.398    image_pixels/data_out_reg_0_0_0[3]
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    37.110    image_pixels/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/CLKARDCLK
                         clock pessimism              0.422    37.532    
                         clock uncertainty           -0.098    37.435    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.774    36.661    image_pixels/data_out_reg_1_4__0
  -------------------------------------------------------------------
                         required time                         36.661    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 28.262    

Slack (MET) :             28.316ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_9__0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 3.724ns (34.587%)  route 7.043ns (65.413%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.501     0.219    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.343 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.343    display_interface/vga_gen/o_y_counter[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.590 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[0]
                         net (fo=4, routed)           0.683     1.273    display_interface/vga_gen/addr1[7]
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.299     1.572 r  display_interface/vga_gen/data_out_reg_0_0_i_46/O
                         net (fo=1, routed)           0.000     1.572    display_interface/vga_gen/data_out_reg_0_0_i_46_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.122 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.122    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.456 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[1]
                         net (fo=26, routed)          0.701     3.157    display_interface/vga_gen/data_out_reg_0_0_i_19_n_6
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.303     3.460 r  display_interface/vga_gen/data_out_reg_0_0_i_34/O
                         net (fo=1, routed)           0.000     3.460    display_interface/vga_gen/data_out_reg_0_0_i_34_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.858 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.858    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.192 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[1]
                         net (fo=24, routed)          2.696     6.888    display_interface/vga_gen/data_out2[14]
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.296     7.184 r  display_interface/vga_gen/data_out_reg_1_9_i_1/O
                         net (fo=2, routed)           1.162     8.346    image_pixels/data_out_reg_1_9_0[5]
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.489    37.119    image_pixels/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/CLKARDCLK
                         clock pessimism              0.414    37.533    
                         clock uncertainty           -0.098    37.435    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.773    36.662    image_pixels/data_out_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         36.662    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 28.316    

Slack (MET) :             28.330ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_1_0__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 3.643ns (33.918%)  route 7.098ns (66.082%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 37.123 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.501     0.219    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.343 r  display_interface/vga_gen/data_out_reg_0_0_i_43/O
                         net (fo=1, routed)           0.000     0.343    display_interface/vga_gen/o_y_counter[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.590 r  display_interface/vga_gen/data_out_reg_0_0_i_21/O[0]
                         net (fo=4, routed)           0.683     1.273    display_interface/vga_gen/addr1[7]
    SLICE_X45Y72         LUT4 (Prop_lut4_I0_O)        0.299     1.572 r  display_interface/vga_gen/data_out_reg_0_0_i_46/O
                         net (fo=1, routed)           0.000     1.572    display_interface/vga_gen/data_out_reg_0_0_i_46_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.122 r  display_interface/vga_gen/data_out_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.122    display_interface/vga_gen/data_out_reg_0_0_i_22_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.456 r  display_interface/vga_gen/data_out_reg_0_0_i_19/O[1]
                         net (fo=26, routed)          0.701     3.157    display_interface/vga_gen/data_out_reg_0_0_i_19_n_6
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.303     3.460 r  display_interface/vga_gen/data_out_reg_0_0_i_34/O
                         net (fo=1, routed)           0.000     3.460    display_interface/vga_gen/data_out_reg_0_0_i_34_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.858 r  display_interface/vga_gen/data_out_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.858    display_interface/vga_gen/data_out_reg_0_0_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.080 r  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[0]
                         net (fo=24, routed)          2.492     6.572    display_interface/vga_gen/data_out2[13]
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.327     6.899 r  display_interface/vga_gen/data_out_reg_1_0_i_2/O
                         net (fo=2, routed)           1.421     8.320    image_pixels/data_out_reg_1_0_0[4]
    RAMB36_X0Y7          RAMB36E1                                     r  image_pixels/data_out_reg_1_0__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.493    37.123    image_pixels/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  image_pixels/data_out_reg_1_0__0/CLKARDCLK
                         clock pessimism              0.414    37.537    
                         clock uncertainty           -0.098    37.439    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.790    36.649    image_pixels/data_out_reg_1_0__0
  -------------------------------------------------------------------
                         required time                         36.649    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                 28.330    

Slack (MET) :             28.340ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_pixels/data_out_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 3.727ns (33.628%)  route 7.356ns (66.372%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          0.689     0.406    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124     0.530 r  display_interface/vga_gen/data_out_reg_0_0_i_41/O
                         net (fo=1, routed)           0.000     0.530    display_interface/vga_gen/data_out_reg_0_0_i_41_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.928 r  display_interface/vga_gen/data_out_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.928    display_interface/vga_gen/data_out_reg_0_0_i_21_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.150 r  display_interface/vga_gen/data_out_reg_0_0_i_18/O[0]
                         net (fo=27, routed)          0.625     1.775    display_interface/vga_gen/addr1[11]
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     2.624 r  display_interface/vga_gen/data_out_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.624    display_interface/vga_gen/data_out_reg_0_0_i_19_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.958 f  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_4/O[1]
                         net (fo=2, routed)           0.693     3.650    display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_4_n_6
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     3.953 r  display_interface/vga_gen/data_out_mux_sel_a_pos_0__10_i_9/O
                         net (fo=1, routed)           0.000     3.953    display_interface/vga_gen/p_1_out[15]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.305 f  display_interface/vga_gen/data_out_reg_mux_sel_a_pos_0__10_i_5/O[3]
                         net (fo=3, routed)           0.587     4.892    display_interface/vga_gen/data_out2[16]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.306     5.198 r  display_interface/vga_gen/data_out_reg_0_0_i_1/O
                         net (fo=24, routed)          3.464     8.662    image_pixels/data_out_reg_1_11_0
    RAMB36_X2Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.499    37.129    image_pixels/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_6/CLKARDCLK
                         clock pessimism              0.414    37.543    
                         clock uncertainty           -0.098    37.445    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.002    image_pixels/data_out_reg_0_6
  -------------------------------------------------------------------
                         required time                         37.002    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 28.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.547    -0.857    inverse/CLK
    SLICE_X46Y75         FDRE                                         r  inverse/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.693 r  inverse/data_out_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.611    image_pixels/pixel_reg[11][0]
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.566 r  image_pixels/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.566    image_pixels_n_27
    SLICE_X47Y75         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.814    -1.286    w_clk25m
    SLICE_X47Y75         FDRE                                         r  pixel_reg[0]/C
                         clock pessimism              0.442    -0.844    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.091    -0.753    pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550    -0.854    inverse/CLK
    SLICE_X49Y76         FDRE                                         r  inverse/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.726 r  inverse/data_out_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.671    image_pixels/pixel_reg[11][2]
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.099    -0.572 r  image_pixels/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.572    image_pixels_n_25
    SLICE_X49Y76         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.283    w_clk25m
    SLICE_X49Y76         FDRE                                         r  pixel_reg[2]/C
                         clock pessimism              0.429    -0.854    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.091    -0.763    pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.359%)  route 0.163ns (46.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  display_interface/vga_gen/vc_reg[1]/Q
                         net (fo=12, routed)          0.163    -0.551    display_interface/vga_gen/vc[1]
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.506 r  display_interface/vga_gen/vc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.506    display_interface/vga_gen/vc[2]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.283    display_interface/vga_gen/clk_out1
    SLICE_X42Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.120    -0.721    display_interface/vga_gen/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550    -0.854    inverse/CLK
    SLICE_X50Y76         FDRE                                         r  inverse/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.706 r  inverse/data_out_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.613    image_pixels/pixel_reg[11][7]
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.099    -0.514 r  image_pixels/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    image_pixels_n_20
    SLICE_X50Y76         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.282    w_clk25m
    SLICE_X50Y76         FDRE                                         r  pixel_reg[7]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121    -0.733    pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    display_interface/vga_gen/clk_out1
    SLICE_X42Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  display_interface/vga_gen/vc_reg[3]/Q
                         net (fo=22, routed)          0.130    -0.561    display_interface/vga_gen/vc[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.513 r  display_interface/vga_gen/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.513    display_interface/vga_gen/vc[4]_i_1_n_0
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[4]/C
                         clock pessimism              0.442    -0.842    
    SLICE_X43Y72         FDCE (Hold_fdce_C_D)         0.107    -0.735    display_interface/vga_gen/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    display_interface/vga_gen/clk_out1
    SLICE_X42Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.691 f  display_interface/vga_gen/vc_reg[2]/Q
                         net (fo=12, routed)          0.129    -0.562    display_interface/vga_gen/vc[2]
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.517 r  display_interface/vga_gen/vc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.517    display_interface/vga_gen/vc[9]_i_2_n_0
    SLICE_X43Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.283    display_interface/vga_gen/clk_out1
    SLICE_X43Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
                         clock pessimism              0.441    -0.842    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.091    -0.751    display_interface/vga_gen/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.548    -0.856    inverse/CLK
    SLICE_X46Y76         FDRE                                         r  inverse/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  inverse/data_out_reg[4]/Q
                         net (fo=1, routed)           0.135    -0.557    image_pixels/pixel_reg[11][4]
    SLICE_X47Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.512 r  image_pixels/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.512    image_pixels_n_23
    SLICE_X47Y76         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.815    -1.285    w_clk25m
    SLICE_X47Y76         FDRE                                         r  pixel_reg[4]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X47Y76         FDRE (Hold_fdre_C_D)         0.092    -0.751    pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.547    -0.857    inverse/CLK
    SLICE_X46Y75         FDRE                                         r  inverse/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.693 r  inverse/data_out_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.558    image_pixels/pixel_reg[11][5]
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.513 r  image_pixels/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.513    image_pixels_n_22
    SLICE_X47Y75         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.814    -1.286    w_clk25m
    SLICE_X47Y75         FDRE                                         r  pixel_reg[5]/C
                         clock pessimism              0.442    -0.844    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.092    -0.752    pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 make_gray/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.387%)  route 0.168ns (44.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    make_gray/clk_out1
    SLICE_X50Y75         FDRE                                         r  make_gray/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  make_gray/data_out_reg[11]/Q
                         net (fo=3, routed)           0.168    -0.522    image_pixels/Q[3]
    SLICE_X50Y76         LUT5 (Prop_lut5_I2_O)        0.045    -0.477 r  image_pixels/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    image_pixels_n_24
    SLICE_X50Y76         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.282    w_clk25m
    SLICE_X50Y76         FDRE                                         r  pixel_reg[3]/C
                         clock pessimism              0.441    -0.841    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121    -0.720    pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 make_gray/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.398%)  route 0.156ns (45.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    make_gray/clk_out1
    SLICE_X49Y75         FDRE                                         r  make_gray/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  make_gray/data_out_reg[10]/Q
                         net (fo=3, routed)           0.156    -0.558    image_pixels/Q[2]
    SLICE_X49Y75         LUT5 (Prop_lut5_I2_O)        0.045    -0.513 r  image_pixels/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.513    image_pixels_n_21
    SLICE_X49Y75         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    w_clk25m
    SLICE_X49Y75         FDRE                                         r  pixel_reg[6]/C
                         clock pessimism              0.429    -0.855    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.092    -0.763    pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     image_pixels/data_out_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15     image_pixels/data_out_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15     image_pixels/data_out_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y17     image_pixels/data_out_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     image_pixels/data_out_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     image_pixels/data_out_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17     image_pixels/data_out_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12     image_pixels/data_out_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      image_pixels/data_out_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     image_pixels/data_out_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y75     pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y75     pixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y76     pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y76     pixel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y76     pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y76     pixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y75     pixel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y75     pixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y75     pixel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y76     pixel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y76     pixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y76     pixel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y76     pixel_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.839%)  route 2.130ns (75.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     6.151    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545    12.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[10]/C
                         clock pessimism              0.123    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X45Y69         FDRE (Setup_fdre_C_R)       -0.429    12.622    top_btn_db/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.839%)  route 2.130ns (75.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     6.151    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545    12.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[11]/C
                         clock pessimism              0.123    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X45Y69         FDRE (Setup_fdre_C_R)       -0.429    12.622    top_btn_db/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.839%)  route 2.130ns (75.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     6.151    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545    12.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[8]/C
                         clock pessimism              0.123    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X45Y69         FDRE (Setup_fdre_C_R)       -0.429    12.622    top_btn_db/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.839%)  route 2.130ns (75.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     6.151    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545    12.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[9]/C
                         clock pessimism              0.123    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X45Y69         FDRE (Setup_fdre_C_R)       -0.429    12.622    top_btn_db/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.704ns (26.248%)  route 1.978ns (73.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     5.999    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615    13.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[0]/C
                         clock pessimism              0.123    13.156    
                         clock uncertainty           -0.035    13.121    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.429    12.692    top_btn_db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.704ns (26.248%)  route 1.978ns (73.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     5.999    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615    13.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[1]/C
                         clock pessimism              0.123    13.156    
                         clock uncertainty           -0.035    13.121    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.429    12.692    top_btn_db/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.704ns (26.248%)  route 1.978ns (73.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     5.999    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615    13.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[2]/C
                         clock pessimism              0.123    13.156    
                         clock uncertainty           -0.035    13.121    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.429    12.692    top_btn_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.704ns (26.248%)  route 1.978ns (73.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     5.999    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615    13.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[3]/C
                         clock pessimism              0.123    13.156    
                         clock uncertainty           -0.035    13.121    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.429    12.692    top_btn_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.704ns (26.384%)  route 1.964ns (73.616%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 13.004 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.511     5.986    top_btn_db/p_0_in
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.586    13.004    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[12]/C
                         clock pessimism              0.147    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X45Y70         FDRE (Setup_fdre_C_R)       -0.429    12.687    top_btn_db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.704ns (26.384%)  route 1.964ns (73.616%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 13.004 - 10.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.828     3.317    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  top_btn_db/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     4.652    top_btn_db/counter_reg[17]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     5.350    top_btn_db/counter[0]_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124     5.474 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.511     5.986    top_btn_db/p_0_in
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.586    13.004    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[13]/C
                         clock pessimism              0.147    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X45Y70         FDRE (Setup_fdre_C_R)       -0.429    12.687    top_btn_db/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                  6.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.602%)  route 0.121ns (25.398%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.770     1.027    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  top_btn_db/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.289    top_btn_db/counter_reg[6]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.449 r  top_btn_db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    top_btn_db/counter_reg[4]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.503 r  top_btn_db/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.503    top_btn_db/counter_reg[8]_i_1_n_7
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.925     1.370    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[8]/C
                         clock pessimism             -0.219     1.151    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.105     1.256    top_btn_db/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.525%)  route 0.121ns (23.474%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.770     1.027    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  top_btn_db/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.289    top_btn_db/counter_reg[6]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.449 r  top_btn_db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    top_btn_db/counter_reg[4]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.488 r  top_btn_db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.488    top_btn_db/counter_reg[8]_i_1_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.542 r  top_btn_db/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.542    top_btn_db/counter_reg[12]_i_1_n_7
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.963     1.408    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[12]/C
                         clock pessimism             -0.219     1.189    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.105     1.294    top_btn_db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.175%)  route 0.121ns (24.825%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.770     1.027    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  top_btn_db/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.289    top_btn_db/counter_reg[6]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.449 r  top_btn_db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    top_btn_db/counter_reg[4]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.514 r  top_btn_db/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.514    top_btn_db/counter_reg[8]_i_1_n_5
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.925     1.370    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[10]/C
                         clock pessimism             -0.219     1.151    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.105     1.256    top_btn_db/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (77.017%)  route 0.121ns (22.983%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.770     1.027    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  top_btn_db/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.289    top_btn_db/counter_reg[6]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.449 r  top_btn_db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.449    top_btn_db/counter_reg[4]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.488 r  top_btn_db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.488    top_btn_db/counter_reg[8]_i_1_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.553 r  top_btn_db/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.553    top_btn_db/counter_reg[12]_i_1_n_5
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.963     1.408    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[14]/C
                         clock pessimism             -0.219     1.189    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.105     1.294    top_btn_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.815     1.072    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.213 r  top_btn_db/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.330    top_btn_db/counter_reg[3]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.438 r  top_btn_db/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.438    top_btn_db/counter_reg[0]_i_2_n_4
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.937     1.382    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[3]/C
                         clock pessimism             -0.310     1.072    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.105     1.177    top_btn_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.770     1.027    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  top_btn_db/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.284    top_btn_db/counter_reg[4]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.399 r  top_btn_db/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.399    top_btn_db/counter_reg[4]_i_1_n_7
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.881     1.326    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[4]/C
                         clock pessimism             -0.299     1.027    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.105     1.132    top_btn_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.815     1.072    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.213 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.334    top_btn_db/counter_reg[2]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.445 r  top_btn_db/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.445    top_btn_db/counter_reg[0]_i_2_n_5
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.937     1.382    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[2]/C
                         clock pessimism             -0.310     1.072    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.105     1.177    top_btn_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.770     1.027    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  top_btn_db/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.289    top_btn_db/counter_reg[6]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.400 r  top_btn_db/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.400    top_btn_db/counter_reg[4]_i_1_n_5
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.881     1.326    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/C
                         clock pessimism             -0.299     1.027    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.105     1.132    top_btn_db/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.793     1.050    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     1.191 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.308    top_btn_db/counter_reg[16]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.423 r  top_btn_db/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.423    top_btn_db/counter_reg[16]_i_1_n_7
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.908     1.353    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[16]/C
                         clock pessimism             -0.303     1.050    
    SLICE_X45Y71         FDRE (Hold_fdre_C_D)         0.105     1.155    top_btn_db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.852     1.109    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.250 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           0.126     1.376    top_btn_db/counter_reg[15]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.484 r  top_btn_db/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.484    top_btn_db/counter_reg[12]_i_1_n_4
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.963     1.408    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[15]/C
                         clock pessimism             -0.299     1.109    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.105     1.214    top_btn_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67  top_btn_db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y69  top_btn_db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y69  top_btn_db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y70  top_btn_db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y70  top_btn_db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y70  top_btn_db/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y70  top_btn_db/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y71  top_btn_db/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y71  top_btn_db/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67  top_btn_db/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67  top_btn_db/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67  top_btn_db/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67  top_btn_db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67  top_btn_db/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69  top_btn_db/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y70  top_btn_db/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.293ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.792%)  route 1.585ns (73.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.025    -0.249    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X48Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.423    37.053    display_interface/vga_gen/clk_out1
    SLICE_X48Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[0]/C
                         clock pessimism              0.493    37.546    
                         clock uncertainty           -0.098    37.449    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.044    display_interface/vga_gen/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                 37.293    

Slack (MET) :             37.293ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.792%)  route 1.585ns (73.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.025    -0.249    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X48Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.423    37.053    display_interface/vga_gen/clk_out1
    SLICE_X48Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
                         clock pessimism              0.493    37.546    
                         clock uncertainty           -0.098    37.449    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.044    display_interface/vga_gen/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                 37.293    

Slack (MET) :             37.293ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.792%)  route 1.585ns (73.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.025    -0.249    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X48Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.423    37.053    display_interface/vga_gen/clk_out1
    SLICE_X48Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[2]/C
                         clock pessimism              0.493    37.546    
                         clock uncertainty           -0.098    37.449    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.044    display_interface/vga_gen/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                 37.293    

Slack (MET) :             37.293ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.792%)  route 1.585ns (73.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.025    -0.249    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X48Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.423    37.053    display_interface/vga_gen/clk_out1
    SLICE_X48Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[3]/C
                         clock pessimism              0.493    37.546    
                         clock uncertainty           -0.098    37.449    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.044    display_interface/vga_gen/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                 37.293    

Slack (MET) :             37.293ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.792%)  route 1.585ns (73.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.025    -0.249    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X48Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.423    37.053    display_interface/vga_gen/clk_out1
    SLICE_X48Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
                         clock pessimism              0.493    37.546    
                         clock uncertainty           -0.098    37.449    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.044    display_interface/vga_gen/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                 37.293    

Slack (MET) :             37.297ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.580ns (26.846%)  route 1.580ns (73.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.021    -0.253    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X49Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.423    37.053    display_interface/vga_gen/clk_out1
    SLICE_X49Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[4]/C
                         clock pessimism              0.493    37.546    
                         clock uncertainty           -0.098    37.449    
    SLICE_X49Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.044    display_interface/vga_gen/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                 37.297    

Slack (MET) :             37.529ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.239%)  route 1.404ns (70.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 37.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.844    -0.430    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X46Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.420    37.050    display_interface/vga_gen/clk_out1
    SLICE_X46Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[7]/C
                         clock pessimism              0.507    37.557    
                         clock uncertainty           -0.098    37.460    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.361    37.099    display_interface/vga_gen/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         37.099    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 37.529    

Slack (MET) :             37.571ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.239%)  route 1.404ns (70.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 37.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.844    -0.430    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X46Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.420    37.050    display_interface/vga_gen/clk_out1
    SLICE_X46Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
                         clock pessimism              0.507    37.557    
                         clock uncertainty           -0.098    37.460    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319    37.141    display_interface/vga_gen/hc_reg[5]
  -------------------------------------------------------------------
                         required time                         37.141    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 37.571    

Slack (MET) :             37.571ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.239%)  route 1.404ns (70.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 37.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.844    -0.430    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X46Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.420    37.050    display_interface/vga_gen/clk_out1
    SLICE_X46Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[6]/C
                         clock pessimism              0.507    37.557    
                         clock uncertainty           -0.098    37.460    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319    37.141    display_interface/vga_gen/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         37.141    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 37.571    

Slack (MET) :             37.571ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.239%)  route 1.404ns (70.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 37.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.542    -2.414    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.456    -1.958 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.560    -1.398    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.124    -1.274 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.844    -0.430    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X46Y73         FDCE                                         f  display_interface/vga_gen/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.420    37.050    display_interface/vga_gen/clk_out1
    SLICE_X46Y73         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/C
                         clock pessimism              0.507    37.557    
                         clock uncertainty           -0.098    37.460    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319    37.141    display_interface/vga_gen/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         37.141    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 37.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.515%)  route 0.424ns (69.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.211    -0.241    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X42Y71         FDCE                                         f  display_interface/vga_gen/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.283    display_interface/vga_gen/clk_out1
    SLICE_X42Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
                         clock pessimism              0.462    -0.821    
    SLICE_X42Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.888    display_interface/vga_gen/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.515%)  route 0.424ns (69.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.211    -0.241    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y71         FDCE                                         f  display_interface/vga_gen/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.283    display_interface/vga_gen/clk_out1
    SLICE_X43Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[0]/C
                         clock pessimism              0.462    -0.821    
    SLICE_X43Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.913    display_interface/vga_gen/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.913    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.515%)  route 0.424ns (69.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.211    -0.241    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y71         FDCE                                         f  display_interface/vga_gen/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817    -1.283    display_interface/vga_gen/clk_out1
    SLICE_X43Y71         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
                         clock pessimism              0.462    -0.821    
    SLICE_X43Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.913    display_interface/vga_gen/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.913    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.276%)  route 0.449ns (70.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.236    -0.215    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X42Y72         FDCE                                         f  display_interface/vga_gen/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X42Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X42Y72         FDCE (Remov_fdce_C_CLR)     -0.067    -0.889    display_interface/vga_gen/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.276%)  route 0.449ns (70.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.236    -0.215    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X42Y72         FDCE                                         f  display_interface/vga_gen/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X42Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[7]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X42Y72         FDCE (Remov_fdce_C_CLR)     -0.067    -0.889    display_interface/vga_gen/vc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.276%)  route 0.449ns (70.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.236    -0.215    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y72         FDCE                                         f  display_interface/vga_gen/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.276%)  route 0.449ns (70.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.236    -0.215    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y72         FDCE                                         f  display_interface/vga_gen/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[4]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.276%)  route 0.449ns (70.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.236    -0.215    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y72         FDCE                                         f  display_interface/vga_gen/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.276%)  route 0.449ns (70.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.236    -0.215    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X43Y72         FDCE                                         f  display_interface/vga_gen/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816    -1.284    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/C
                         clock pessimism              0.462    -0.822    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.914    display_interface/vga_gen/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.218%)  route 0.473ns (71.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553    -0.851    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.213    -0.497    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.452 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.260    -0.192    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X42Y73         FDCE                                         f  display_interface/vga_gen/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.814    -1.286    display_interface/vga_gen/clk_out1
    SLICE_X42Y73         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
                         clock pessimism              0.462    -0.824    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.891    display_interface/vga_gen/vc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.615ns  (logic 0.606ns (37.515%)  route 1.009ns (62.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 37.055 - 40.000 ) 
    Source Clock Delay      (SCD):    3.276ns = ( 33.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.787    33.276    top_btn_db/i_top_clk
    SLICE_X44Y69         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.456    33.732 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.521    34.253    top_btn_db/r_sample
    SLICE_X44Y69         LUT1 (Prop_lut1_I0_O)        0.150    34.403 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.489    34.891    top_btn_db_n_0
    SLICE_X44Y68         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.425    37.055    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.055    
                         clock uncertainty           -0.202    36.853    
    SLICE_X44Y68         FDCE (Recov_fdce_C_CLR)     -0.607    36.246    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.246    
                         arrival time                         -34.891    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.615ns  (logic 0.606ns (37.515%)  route 1.009ns (62.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 37.055 - 40.000 ) 
    Source Clock Delay      (SCD):    3.276ns = ( 33.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.787    33.276    top_btn_db/i_top_clk
    SLICE_X44Y69         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.456    33.732 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.521    34.253    top_btn_db/r_sample
    SLICE_X44Y69         LUT1 (Prop_lut1_I0_O)        0.150    34.403 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.489    34.891    top_btn_db_n_0
    SLICE_X44Y68         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.425    37.055    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.055    
                         clock uncertainty           -0.202    36.853    
    SLICE_X44Y68         FDCE (Recov_fdce_C_CLR)     -0.607    36.246    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.246    
                         arrival time                         -34.891    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.845ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.183ns (33.311%)  route 0.366ns (66.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.808     1.065    top_btn_db/i_top_clk
    SLICE_X44Y69         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.206 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.184     1.390    top_btn_db/r_sample
    SLICE_X44Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.432 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.183     1.614    top_btn_db_n_0
    SLICE_X44Y68         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.821    -1.279    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.279    
                         clock uncertainty            0.202    -1.077    
    SLICE_X44Y68         FDCE (Remov_fdce_C_CLR)     -0.154    -1.231    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.231    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.183ns (33.311%)  route 0.366ns (66.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.808     1.065    top_btn_db/i_top_clk
    SLICE_X44Y69         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.206 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.184     1.390    top_btn_db/r_sample
    SLICE_X44Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.432 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.183     1.614    top_btn_db_n_0
    SLICE_X44Y68         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.821    -1.279    w_clk25m
    SLICE_X44Y68         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.279    
                         clock uncertainty            0.202    -1.077    
    SLICE_X44Y68         FDCE (Remov_fdce_C_CLR)     -0.154    -1.231    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.231    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.845    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 4.877ns (42.700%)  route 6.545ns (57.300%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.646     2.494    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.150     2.644 r  display_interface/vga_gen/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.593     5.237    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.764     9.001 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.001    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 4.878ns (42.799%)  route 6.519ns (57.201%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.473     2.320    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.152     2.472 r  display_interface/vga_gen/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.741     5.213    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.763     8.976 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.976    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.340ns  (logic 4.646ns (40.972%)  route 6.694ns (59.028%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.646     2.494    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.618 r  display_interface/vga_gen/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.742     5.360    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.559     8.920 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.920    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.237ns  (logic 4.875ns (43.385%)  route 6.362ns (56.615%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.379     2.226    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y77         LUT2 (Prop_lut2_I1_O)        0.150     2.376 r  display_interface/vga_gen/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.678     5.054    o_top_vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.762     8.816 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.816    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.206ns  (logic 4.874ns (43.493%)  route 6.332ns (56.507%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.325     2.172    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y77         LUT2 (Prop_lut2_I1_O)        0.152     2.324 r  display_interface/vga_gen/o_top_vga_green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.702     5.026    o_top_vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.759     8.785 r  o_top_vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.785    o_top_vga_green[1]
    A5                                                                r  o_top_vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.091ns  (logic 4.645ns (41.881%)  route 6.446ns (58.119%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.473     2.320    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.444 r  display_interface/vga_gen/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.668     5.112    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.558     8.671 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.671    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.039ns  (logic 4.631ns (41.954%)  route 6.408ns (58.046%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.369     2.216    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.340 r  display_interface/vga_gen/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.734     5.074    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.544     8.618 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.618    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 4.633ns (41.971%)  route 6.405ns (58.029%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.325     2.172    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.296 r  display_interface/vga_gen/o_top_vga_green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.776     5.072    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.546     8.617 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.617    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.027ns  (logic 4.900ns (44.435%)  route 6.127ns (55.565%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.369     2.216    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y77         LUT2 (Prop_lut2_I1_O)        0.152     2.368 r  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.453     4.821    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.785     8.606 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.606    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.019ns  (logic 4.886ns (44.340%)  route 6.133ns (55.660%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.535    -2.421    display_interface/vga_gen/clk_out1
    SLICE_X43Y72         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.419    -2.002 r  display_interface/vga_gen/vc_reg[6]/Q
                         net (fo=13, routed)          0.896    -1.106    display_interface/vga_gen/vc[6]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.296    -0.810 r  display_interface/vga_gen/data_out_reg_0_0_i_48/O
                         net (fo=1, routed)           0.403    -0.407    display_interface/vga_gen/data_out_reg_0_0_i_48_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.283 f  display_interface/vga_gen/data_out_reg_0_0_i_23/O
                         net (fo=20, routed)          1.006     0.723    display_interface/vga_gen/data_out_reg_0_0_i_23_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.847 f  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.315     2.162    display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.152     2.314 r  display_interface/vga_gen/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.513     4.827    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.771     8.598 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.598    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.430ns (61.146%)  route 0.909ns (38.854%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550    -0.854    w_clk25m
    SLICE_X49Y76         FDRE                                         r  pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  pixel_reg[2]/Q
                         net (fo=1, routed)           0.224    -0.489    display_interface/vga_gen/Q[2]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.444 r  display_interface/vga_gen/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.685     0.241    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     1.485 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.485    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.545ns (63.077%)  route 0.905ns (36.923%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    w_clk25m
    SLICE_X50Y75         FDRE                                         r  pixel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  pixel_reg[11]/Q
                         net (fo=1, routed)           0.199    -0.491    display_interface/vga_gen/Q[11]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.047    -0.444 r  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.705     0.261    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.334     1.595 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.595    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.445ns (57.247%)  route 1.079ns (42.753%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.548    -0.856    w_clk25m
    SLICE_X47Y76         FDRE                                         r  pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  pixel_reg[1]/Q
                         net (fo=1, routed)           0.276    -0.439    display_interface/vga_gen/Q[1]
    SLICE_X48Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.394 r  display_interface/vga_gen/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.803     0.409    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.668 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.668    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.534ns (60.328%)  route 1.009ns (39.672%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550    -0.854    w_clk25m
    SLICE_X50Y76         FDRE                                         r  pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  pixel_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.466    display_interface/vga_gen/Q[7]
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.043    -0.423 r  display_interface/vga_gen/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.785     0.362    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.327     1.689 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.689    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.453ns (56.590%)  route 1.115ns (43.410%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.547    -0.857    w_clk25m
    SLICE_X47Y75         FDRE                                         r  pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  pixel_reg[8]/Q
                         net (fo=1, routed)           0.464    -0.251    display_interface/vga_gen/Q[8]
    SLICE_X48Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  display_interface/vga_gen/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.650     0.444    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     1.711 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.711    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.454ns (56.664%)  route 1.112ns (43.336%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    w_clk25m
    SLICE_X50Y75         FDRE                                         r  pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  pixel_reg[10]/Q
                         net (fo=1, routed)           0.281    -0.409    display_interface/vga_gen/Q[10]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.364 r  display_interface/vga_gen/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.831     0.466    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.245     1.711 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.711    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.516ns (58.856%)  route 1.060ns (41.144%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.548    -0.856    w_clk25m
    SLICE_X47Y76         FDRE                                         r  pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  pixel_reg[9]/Q
                         net (fo=1, routed)           0.318    -0.397    display_interface/vga_gen/Q[9]
    SLICE_X48Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.352 r  display_interface/vga_gen/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.742     0.390    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.330     1.720 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.720    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.533ns (58.822%)  route 1.073ns (41.178%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550    -0.854    w_clk25m
    SLICE_X50Y76         FDRE                                         r  pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  pixel_reg[3]/Q
                         net (fo=1, routed)           0.279    -0.411    display_interface/vga_gen/Q[3]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.044    -0.367 r  display_interface/vga_gen/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.794     0.427    o_top_vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.325     1.752 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.752    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.446ns (55.452%)  route 1.162ns (44.548%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549    -0.855    w_clk25m
    SLICE_X49Y75         FDRE                                         r  pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  pixel_reg[6]/Q
                         net (fo=1, routed)           0.313    -0.401    display_interface/vga_gen/Q[6]
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.045    -0.356 r  display_interface/vga_gen/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.848     0.493    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.260     1.753 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.753    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.433ns (54.493%)  route 1.196ns (45.507%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.548    -0.856    w_clk25m
    SLICE_X47Y76         FDRE                                         r  pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  pixel_reg[4]/Q
                         net (fo=1, routed)           0.337    -0.378    display_interface/vga_gen/Q[4]
    SLICE_X49Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  display_interface/vga_gen/o_top_vga_green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.860     0.527    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.247     1.773 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.773    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     5.480    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.342 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.872    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.901 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     3.713    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -2.926    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           614 Endpoints
Min Delay           614 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_4__0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.608ns  (logic 1.619ns (11.083%)  route 12.989ns (88.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.094     7.564    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.713 r  display_interface/vga_gen/data_out_reg_0_0_i_14/O
                         net (fo=18, routed)          6.895    14.608    image_pixels/data_out_reg_0_0_0[3]
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    -2.890    image_pixels/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.270ns  (logic 1.619ns (11.346%)  route 12.651ns (88.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.094     7.564    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.713 r  display_interface/vga_gen/data_out_reg_0_0_i_14/O
                         net (fo=18, routed)          6.557    14.270    image_pixels/data_out_reg_0_0_0[3]
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_1_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.479    -2.891    image_pixels/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_1_4/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.932ns  (logic 1.619ns (11.621%)  route 12.313ns (88.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.094     7.564    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.713 r  display_interface/vga_gen/data_out_reg_0_0_i_14/O
                         net (fo=18, routed)          6.219    13.932    image_pixels/data_out_reg_0_0_0[3]
    RAMB36_X0Y17         RAMB36E1                                     r  image_pixels/data_out_reg_0_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.476    -2.894    image_pixels/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  image_pixels/data_out_reg_0_4/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.594ns  (logic 1.619ns (11.910%)  route 11.975ns (88.090%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.094     7.564    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.713 r  display_interface/vga_gen/data_out_reg_0_0_i_14/O
                         net (fo=18, routed)          5.881    13.594    image_pixels/data_out_reg_0_0_0[3]
    RAMB36_X0Y16         RAMB36E1                                     r  image_pixels/data_out_reg_1_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.472    -2.898    image_pixels/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  image_pixels/data_out_reg_1_1/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_4__0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.589ns  (logic 1.623ns (11.944%)  route 11.966ns (88.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.091     7.561    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.153     7.714 r  display_interface/vga_gen/data_out_reg_0_0_i_15/O
                         net (fo=18, routed)          5.875    13.589    image_pixels/data_out_reg_0_0_0[2]
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    -2.890    image_pixels/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.256ns  (logic 1.619ns (12.213%)  route 11.637ns (87.787%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.094     7.564    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.713 r  display_interface/vga_gen/data_out_reg_0_0_i_14/O
                         net (fo=18, routed)          5.543    13.256    image_pixels/data_out_reg_0_0_0[3]
    RAMB36_X0Y15         RAMB36E1                                     r  image_pixels/data_out_reg_0_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.467    -2.903    image_pixels/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  image_pixels/data_out_reg_0_1/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.251ns  (logic 1.623ns (12.248%)  route 11.628ns (87.752%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.091     7.561    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.153     7.714 r  display_interface/vga_gen/data_out_reg_0_0_i_15/O
                         net (fo=18, routed)          5.537    13.251    image_pixels/data_out_reg_0_0_0[2]
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_1_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.479    -2.891    image_pixels/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  image_pixels/data_out_reg_1_4/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_4__0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.977ns  (logic 1.620ns (12.484%)  route 11.356ns (87.516%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.095     7.565    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.150     7.715 r  display_interface/vga_gen/data_out_reg_0_0_i_17/O
                         net (fo=18, routed)          5.262    12.977    image_pixels/data_out_reg_0_0_0[0]
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.480    -2.890    image_pixels/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  image_pixels/data_out_reg_1_4__0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_1__0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.918ns  (logic 1.619ns (12.533%)  route 11.299ns (87.467%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.094     7.564    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.149     7.713 r  display_interface/vga_gen/data_out_reg_0_0_i_14/O
                         net (fo=18, routed)          5.205    12.918    image_pixels/data_out_reg_0_0_0[3]
    RAMB36_X0Y14         RAMB36E1                                     r  image_pixels/data_out_reg_1_1__0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.464    -2.906    image_pixels/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  image_pixels/data_out_reg_1_1__0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.913ns  (logic 1.623ns (12.569%)  route 11.290ns (87.431%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         6.091     7.561    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.153     7.714 r  display_interface/vga_gen/data_out_reg_0_0_i_15/O
                         net (fo=18, routed)          5.199    12.913    image_pixels/data_out_reg_0_0_0[2]
    RAMB36_X0Y17         RAMB36E1                                     r  image_pixels/data_out_reg_0_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          1.476    -2.894    image_pixels/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  image_pixels/data_out_reg_0_4/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.286ns (25.729%)  route 0.826ns (74.271%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.646     0.884    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.048     0.932 r  display_interface/vga_gen/data_out_reg_1_9_i_4/O
                         net (fo=2, routed)           0.180     1.111    image_pixels/data_out_reg_1_9_0[2]
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.881    -1.218    image_pixels/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.283ns (24.448%)  route 0.875ns (75.552%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.650     0.888    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.045     0.933 r  display_interface/vga_gen/data_out_reg_1_9_i_2/O
                         net (fo=2, routed)           0.225     1.157    image_pixels/data_out_reg_1_9_0[4]
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.881    -1.218    image_pixels/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.283ns (20.733%)  route 1.082ns (79.267%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.807     1.045    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y47          LUT5 (Prop_lut5_I3_O)        0.045     1.090 r  display_interface/vga_gen/data_out_reg_0_0_i_6/O
                         net (fo=1, routed)           0.275     1.365    image_pixels/data_out_reg_0_0_0[11]
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.874    -1.225    image_pixels/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.283ns (20.416%)  route 1.103ns (79.584%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.650     0.888    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.045     0.933 r  display_interface/vga_gen/data_out_reg_1_9_i_2/O
                         net (fo=2, routed)           0.453     1.386    image_pixels/data_out_reg_1_9_0[4]
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.873    -1.226    image_pixels/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  image_pixels/data_out_reg_1_9__0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.283ns (20.126%)  route 1.123ns (79.874%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.890     1.128    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y51          LUT5 (Prop_lut5_I3_O)        0.045     1.173 r  display_interface/vga_gen/data_out_reg_0_0_i_7/O
                         net (fo=1, routed)           0.233     1.406    image_pixels/data_out_reg_0_0_0[10]
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.874    -1.225    image_pixels/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_9/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.283ns (19.879%)  route 1.140ns (80.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.646     0.884    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.045     0.929 r  display_interface/vga_gen/data_out_reg_0_9_i_4/O
                         net (fo=1, routed)           0.495     1.423    image_pixels/data_out_reg_0_9_0[2]
    RAMB36_X0Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_9/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.880    -1.219    image_pixels/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  image_pixels/data_out_reg_0_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.286ns (20.069%)  route 1.139ns (79.931%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.917     1.155    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.048     1.203 r  display_interface/vga_gen/data_out_reg_0_0_i_4/O
                         net (fo=1, routed)           0.222     1.425    image_pixels/data_out_reg_0_0_0[13]
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.874    -1.225    image_pixels/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.283ns (19.547%)  route 1.165ns (80.453%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.955     1.192    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y52          LUT5 (Prop_lut5_I3_O)        0.045     1.237 r  display_interface/vga_gen/data_out_reg_0_0_i_3/O
                         net (fo=1, routed)           0.210     1.448    image_pixels/data_out_reg_0_0_0[14]
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.874    -1.225    image_pixels/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  image_pixels/data_out_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.283ns (19.527%)  route 1.166ns (80.473%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.992     1.230    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y47          LUT5 (Prop_lut5_I3_O)        0.045     1.275 r  display_interface/vga_gen/data_out_reg_1_9_i_3/O
                         net (fo=2, routed)           0.174     1.449    image_pixels/data_out_reg_1_9_0[3]
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.881    -1.218    image_pixels/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK

Slack:                    inf
  Source:                 switch_reverse
                            (input port)
  Destination:            image_pixels/data_out_reg_1_9/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.282ns (19.412%)  route 1.171ns (80.588%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_reverse (IN)
                         net (fo=0)                   0.000     0.000    switch_reverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switch_reverse_IBUF_inst/O
                         net (fo=166, routed)         0.997     1.235    display_interface/vga_gen/switch_reverse_IBUF
    SLICE_X8Y47          LUT5 (Prop_lut5_I3_O)        0.044     1.279 r  display_interface/vga_gen/data_out_reg_1_9_i_6/O
                         net (fo=2, routed)           0.174     1.453    image_pixels/data_out_reg_1_9_0[0]
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=88, routed)          0.881    -1.218    image_pixels/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_pixels/data_out_reg_1_9/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.603ns (32.400%)  route 3.345ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     4.948    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545     2.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.603ns (32.400%)  route 3.345ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     4.948    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545     2.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.603ns (32.400%)  route 3.345ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     4.948    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545     2.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.603ns (32.400%)  route 3.345ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.677     4.948    top_btn_db/p_0_in
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.545     2.963    top_btn_db/i_top_clk
    SLICE_X45Y69         FDRE                                         r  top_btn_db/counter_reg[9]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 1.603ns (33.081%)  route 3.243ns (66.919%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.575     4.846    top_btn_db/p_0_in
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.581     3.000    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[16]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 1.603ns (33.081%)  route 3.243ns (66.919%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.575     4.846    top_btn_db/p_0_in
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.581     3.000    top_btn_db/i_top_clk
    SLICE_X45Y71         FDRE                                         r  top_btn_db/counter_reg[17]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.603ns (33.428%)  route 3.193ns (66.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     4.796    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615     3.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[0]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.603ns (33.428%)  route 3.193ns (66.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     4.796    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615     3.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[1]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.603ns (33.428%)  route 3.193ns (66.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     4.796    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615     3.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[2]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.603ns (33.428%)  route 3.193ns (66.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.667     4.147    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.271 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     4.796    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.615     3.034    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.292ns (18.148%)  route 1.317ns (81.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.609    top_btn_db/p_0_in
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.881     1.326    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[4]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.292ns (18.148%)  route 1.317ns (81.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.609    top_btn_db/p_0_in
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.881     1.326    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[5]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.292ns (18.148%)  route 1.317ns (81.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.609    top_btn_db/p_0_in
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.881     1.326    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[6]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.292ns (18.148%)  route 1.317ns (81.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.609    top_btn_db/p_0_in
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.881     1.326    top_btn_db/i_top_clk
    SLICE_X45Y68         FDRE                                         r  top_btn_db/counter_reg[7]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.292ns (17.987%)  route 1.331ns (82.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.331     1.578    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.623 r  top_btn_db/r_sample_i_1/O
                         net (fo=1, routed)           0.000     1.623    top_btn_db/r_sample_i_1_n_0
    SLICE_X44Y69         FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.925     1.370    top_btn_db/i_top_clk
    SLICE_X44Y69         FDRE                                         r  top_btn_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.292ns (17.804%)  route 1.348ns (82.196%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.183     1.640    top_btn_db/p_0_in
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.963     1.408    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[12]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.292ns (17.804%)  route 1.348ns (82.196%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.183     1.640    top_btn_db/p_0_in
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.963     1.408    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[13]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.292ns (17.804%)  route 1.348ns (82.196%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.183     1.640    top_btn_db/p_0_in
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.963     1.408    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[14]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.292ns (17.804%)  route 1.348ns (82.196%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.183     1.640    top_btn_db/p_0_in
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.963     1.408    top_btn_db/i_top_clk
    SLICE_X45Y70         FDRE                                         r  top_btn_db/counter_reg[15]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.292ns (17.560%)  route 1.371ns (82.440%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.164     1.411    top_btn_db/i_top_rst_IBUF
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.456 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.206     1.663    top_btn_db/p_0_in
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.937     1.382    top_btn_db/i_top_clk
    SLICE_X45Y67         FDRE                                         r  top_btn_db/counter_reg[0]/C





