// Seed: 8016829
module module_0 (
    input wor  id_0,
    input wire id_1
);
  bit id_3;
  ;
  initial id_3 <= -1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire  id_2,
    input tri   id_3
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri1 id_4
    , id_8,
    input tri1 id_5,
    output supply1 id_6
);
  assign id_3 = (-1);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
