<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/ARM64Assembler.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="../SourcesWPE.txt.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="ARMv7Assembler.h.cdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/ARM64Assembler.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 1,7 ***</span>
  /*
<span class="line-modified">!  * Copyright (C) 2012-2018 Apple Inc. All rights reserved.</span>
   *
   * Redistribution and use in source and binary forms, with or without
   * modification, are permitted provided that the following conditions
   * are met:
   * 1. Redistributions of source code must retain the above copyright
<span class="line-new-header">--- 1,7 ---</span>
  /*
<span class="line-modified">!  * Copyright (C) 2012-2019 Apple Inc. All rights reserved.</span>
   *
   * Redistribution and use in source and binary forms, with or without
   * modification, are permitted provided that the following conditions
   * are met:
   * 1. Redistributions of source code must retain the above copyright
</pre>
<hr />
<pre>
<span class="line-old-header">*** 25,10 ***</span>
<span class="line-new-header">--- 25,11 ---</span>
  
  #pragma once
  
  #if ENABLE(ASSEMBLER) &amp;&amp; CPU(ARM64)
  
<span class="line-added">+ #include &quot;ARM64Registers.h&quot;</span>
  #include &quot;AssemblerBuffer.h&quot;
  #include &quot;AssemblerCommon.h&quot;
  #include &quot;CPU.h&quot;
  #include &quot;JSCPtrTag.h&quot;
  #include &lt;limits.h&gt;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 162,106 ***</span>
  inline uint16_t getHalfword(uint64_t value, int which)
  {
      return value &gt;&gt; (which &lt;&lt; 4);
  }
  
<span class="line-modified">! namespace ARM64Registers {</span>
  
  typedef enum : int8_t {
<span class="line-modified">!     // Parameter/result registers.</span>
<span class="line-modified">!     x0,</span>
<span class="line-modified">!     x1,</span>
<span class="line-modified">!     x2,</span>
<span class="line-modified">!     x3,</span>
<span class="line-modified">!     x4,</span>
<span class="line-modified">!     x5,</span>
<span class="line-modified">!     x6,</span>
<span class="line-removed">-     x7,</span>
<span class="line-removed">-     // Indirect result location register.</span>
<span class="line-removed">-     x8,</span>
<span class="line-removed">-     // Temporary registers.</span>
<span class="line-removed">-     x9,</span>
<span class="line-removed">-     x10,</span>
<span class="line-removed">-     x11,</span>
<span class="line-removed">-     x12,</span>
<span class="line-removed">-     x13,</span>
<span class="line-removed">-     x14,</span>
<span class="line-removed">-     x15,</span>
<span class="line-removed">-     // Intra-procedure-call scratch registers (temporary).</span>
<span class="line-removed">-     x16,</span>
<span class="line-removed">-     x17,</span>
<span class="line-removed">-     // Platform Register (temporary).</span>
<span class="line-removed">-     x18,</span>
<span class="line-removed">-     // Callee-saved.</span>
<span class="line-removed">-     x19,</span>
<span class="line-removed">-     x20,</span>
<span class="line-removed">-     x21,</span>
<span class="line-removed">-     x22,</span>
<span class="line-removed">-     x23,</span>
<span class="line-removed">-     x24,</span>
<span class="line-removed">-     x25,</span>
<span class="line-removed">-     x26,</span>
<span class="line-removed">-     x27,</span>
<span class="line-removed">-     x28,</span>
<span class="line-removed">-     // Special.</span>
<span class="line-removed">-     fp,</span>
<span class="line-removed">-     lr,</span>
<span class="line-removed">-     sp,</span>
<span class="line-removed">- </span>
<span class="line-removed">-     ip0 = x16,</span>
<span class="line-removed">-     ip1 = x17,</span>
<span class="line-removed">-     x29 = fp,</span>
<span class="line-removed">-     x30 = lr,</span>
<span class="line-removed">-     zr = 0x3f,</span>
      InvalidGPRReg = -1,
  } RegisterID;
  
  typedef enum : int8_t {
<span class="line-modified">!     pc,</span>
<span class="line-modified">!     nzcv,</span>
<span class="line-modified">!     fpsr</span>
  } SPRegisterID;
  
  // ARM64 always has 32 FPU registers 128-bits each. See http://llvm.org/devmtg/2012-11/Northover-AArch64.pdf
  // and Section 5.1.2 in http://infocenter.arm.com/help/topic/com.arm.doc.ihi0055b/IHI0055B_aapcs64.pdf.
  // However, we only use them for 64-bit doubles.
  typedef enum : int8_t {
<span class="line-modified">!     // Parameter/result registers.</span>
<span class="line-modified">!     q0,</span>
<span class="line-modified">!     q1,</span>
<span class="line-removed">-     q2,</span>
<span class="line-removed">-     q3,</span>
<span class="line-removed">-     q4,</span>
<span class="line-removed">-     q5,</span>
<span class="line-removed">-     q6,</span>
<span class="line-removed">-     q7,</span>
<span class="line-removed">-     // Callee-saved (up to 64-bits only!).</span>
<span class="line-removed">-     q8,</span>
<span class="line-removed">-     q9,</span>
<span class="line-removed">-     q10,</span>
<span class="line-removed">-     q11,</span>
<span class="line-removed">-     q12,</span>
<span class="line-removed">-     q13,</span>
<span class="line-removed">-     q14,</span>
<span class="line-removed">-     q15,</span>
<span class="line-removed">-     // Temporary registers.</span>
<span class="line-removed">-     q16,</span>
<span class="line-removed">-     q17,</span>
<span class="line-removed">-     q18,</span>
<span class="line-removed">-     q19,</span>
<span class="line-removed">-     q20,</span>
<span class="line-removed">-     q21,</span>
<span class="line-removed">-     q22,</span>
<span class="line-removed">-     q23,</span>
<span class="line-removed">-     q24,</span>
<span class="line-removed">-     q25,</span>
<span class="line-removed">-     q26,</span>
<span class="line-removed">-     q27,</span>
<span class="line-removed">-     q28,</span>
<span class="line-removed">-     q29,</span>
<span class="line-removed">-     q30,</span>
<span class="line-removed">-     q31,</span>
      InvalidFPRReg = -1,
  } FPRegisterID;
  
  static constexpr bool isSp(RegisterID reg) { return reg == sp; }
  static constexpr bool isZr(RegisterID reg) { return reg == zr; }
<span class="line-new-header">--- 163,37 ---</span>
  inline uint16_t getHalfword(uint64_t value, int which)
  {
      return value &gt;&gt; (which &lt;&lt; 4);
  }
  
<span class="line-modified">! namespace RegisterNames {</span>
  
  typedef enum : int8_t {
<span class="line-modified">! #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">!     FOR_EACH_GP_REGISTER(REGISTER_ID)</span>
<span class="line-modified">! #undef REGISTER_ID</span>
<span class="line-modified">! </span>
<span class="line-modified">! #define REGISTER_ALIAS(id, name, alias) id = alias,</span>
<span class="line-modified">!     FOR_EACH_REGISTER_ALIAS(REGISTER_ALIAS)</span>
<span class="line-modified">! #undef REGISTER_ALIAS</span>
<span class="line-modified">! </span>
      InvalidGPRReg = -1,
  } RegisterID;
  
  typedef enum : int8_t {
<span class="line-modified">! #define REGISTER_ID(id, name) id,</span>
<span class="line-modified">!     FOR_EACH_SP_REGISTER(REGISTER_ID)</span>
<span class="line-modified">! #undef REGISTER_ID</span>
  } SPRegisterID;
  
  // ARM64 always has 32 FPU registers 128-bits each. See http://llvm.org/devmtg/2012-11/Northover-AArch64.pdf
  // and Section 5.1.2 in http://infocenter.arm.com/help/topic/com.arm.doc.ihi0055b/IHI0055B_aapcs64.pdf.
  // However, we only use them for 64-bit doubles.
  typedef enum : int8_t {
<span class="line-modified">! #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">!     FOR_EACH_FP_REGISTER(REGISTER_ID)</span>
<span class="line-modified">! #undef REGISTER_ID</span>
      InvalidFPRReg = -1,
  } FPRegisterID;
  
  static constexpr bool isSp(RegisterID reg) { return reg == sp; }
  static constexpr bool isZr(RegisterID reg) { return reg == zr; }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 290,35 ***</span>
  
      static const char* gprName(RegisterID id)
      {
          ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
          static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified">!             &quot;r0&quot;, &quot;r1&quot;, &quot;r2&quot;, &quot;r3&quot;, &quot;r4&quot;, &quot;r5&quot;, &quot;r6&quot;, &quot;r7&quot;,</span>
<span class="line-modified">!             &quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;, &quot;r12&quot;, &quot;r13&quot;, &quot;r14&quot;, &quot;r15&quot;,</span>
<span class="line-modified">!             &quot;r16&quot;, &quot;r17&quot;, &quot;r18&quot;, &quot;r19&quot;, &quot;r20&quot;, &quot;r21&quot;, &quot;r22&quot;, &quot;r23&quot;,</span>
<span class="line-removed">-             &quot;r24&quot;, &quot;r25&quot;, &quot;r26&quot;, &quot;r27&quot;, &quot;r28&quot;, &quot;fp&quot;, &quot;lr&quot;, &quot;sp&quot;</span>
          };
          return nameForRegister[id];
      }
  
      static const char* sprName(SPRegisterID id)
      {
          ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());
          static const char* const nameForRegister[numberOfSPRegisters()] = {
<span class="line-modified">!             &quot;pc&quot;, &quot;nzcv&quot;, &quot;fpsr&quot;</span>
          };
          return nameForRegister[id];
      }
  
      static const char* fprName(FPRegisterID id)
      {
          ASSERT(id &gt;= firstFPRegister() &amp;&amp; id &lt;= lastFPRegister());
          static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified">!             &quot;q0&quot;, &quot;q1&quot;, &quot;q2&quot;, &quot;q3&quot;, &quot;q4&quot;, &quot;q5&quot;, &quot;q6&quot;, &quot;q7&quot;,</span>
<span class="line-modified">!             &quot;q8&quot;, &quot;q9&quot;, &quot;q10&quot;, &quot;q11&quot;, &quot;q12&quot;, &quot;q13&quot;, &quot;q14&quot;, &quot;q15&quot;,</span>
<span class="line-modified">!             &quot;q16&quot;, &quot;q17&quot;, &quot;q18&quot;, &quot;q19&quot;, &quot;q20&quot;, &quot;q21&quot;, &quot;q22&quot;, &quot;q23&quot;,</span>
<span class="line-removed">-             &quot;q24&quot;, &quot;q25&quot;, &quot;q26&quot;, &quot;q27&quot;, &quot;q28&quot;, &quot;q29&quot;, &quot;q30&quot;, &quot;q31&quot;</span>
          };
          return nameForRegister[id];
      }
  
  protected:
<span class="line-new-header">--- 222,35 ---</span>
  
      static const char* gprName(RegisterID id)
      {
          ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
          static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified">! #define REGISTER_NAME(id, name, r, cs) name,</span>
<span class="line-modified">!         FOR_EACH_GP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified">! #undef REGISTER_NAME</span>
          };
          return nameForRegister[id];
      }
  
      static const char* sprName(SPRegisterID id)
      {
          ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());
          static const char* const nameForRegister[numberOfSPRegisters()] = {
<span class="line-modified">! #define REGISTER_NAME(id, name) name,</span>
<span class="line-added">+         FOR_EACH_SP_REGISTER(REGISTER_NAME)</span>
<span class="line-added">+ #undef REGISTER_NAME</span>
          };
          return nameForRegister[id];
      }
  
      static const char* fprName(FPRegisterID id)
      {
          ASSERT(id &gt;= firstFPRegister() &amp;&amp; id &lt;= lastFPRegister());
          static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified">! #define REGISTER_NAME(id, name, r, cs) name,</span>
<span class="line-modified">!         FOR_EACH_FP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified">! #undef REGISTER_NAME</span>
          };
          return nameForRegister[id];
      }
  
  protected:
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2976,11 ***</span>
<span class="line-new-header">--- 2908,31 ---</span>
      {
          std::sort(m_jumpsToLink.begin(), m_jumpsToLink.end(), linkRecordSourceComparator);
          return m_jumpsToLink;
      }
  
<span class="line-added">+ #if CPU(ARM64E)</span>
<span class="line-added">+     class CopyFunction {</span>
<span class="line-added">+         typedef void* (*Func)(void*, const void*, size_t);</span>
<span class="line-added">+     public:</span>
<span class="line-added">+         CopyFunction(Func func)</span>
<span class="line-added">+             : m_func(func)</span>
<span class="line-added">+         {</span>
<span class="line-added">+             assertIsNullOrTaggedWith(func, CopyFunctionPtrTag);</span>
<span class="line-added">+         }</span>
<span class="line-added">+ </span>
<span class="line-added">+         void* operator()(void* dst, const void* src, size_t size)</span>
<span class="line-added">+         {</span>
<span class="line-added">+             return ptrauth_auth_function(m_func, ptrauth_key_process_dependent_code, CopyFunctionPtrTag)(dst, src, size);</span>
<span class="line-added">+         }</span>
<span class="line-added">+ </span>
<span class="line-added">+     private:</span>
<span class="line-added">+         Func m_func;</span>
<span class="line-added">+     };</span>
<span class="line-added">+ #else</span>
      typedef void* (*CopyFunction)(void*, const void*, size_t);
<span class="line-added">+ #endif</span>
  
      static void ALWAYS_INLINE link(LinkRecord&amp; record, uint8_t* from, const uint8_t* fromInstruction8, uint8_t* to, CopyFunction copy)
      {
          const int* fromInstruction = reinterpret_cast&lt;const int*&gt;(fromInstruction8);
          switch (record.linkType()) {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 3043,11 ***</span>
  
          setPointer(address, valuePtr, rd, flush);
      }
  
      template&lt;bool isCall&gt;
<span class="line-modified">!     static void linkJumpOrCall(int* from, const int* fromInstruction, void* to, CopyFunction copy = performJITMemcpy)</span>
      {
          bool link;
          int imm26;
          bool isUnconditionalBranchImmediateOrNop = disassembleUnconditionalBranchImmediate(from, link, imm26) || disassembleNop(from);
  
<span class="line-new-header">--- 2995,11 ---</span>
  
          setPointer(address, valuePtr, rd, flush);
      }
  
      template&lt;bool isCall&gt;
<span class="line-modified">!     static void linkJumpOrCall(int* from, const int* fromInstruction, void* to, CopyFunction copy = tagCFunctionPtr&lt;CopyFunctionPtrTag&gt;(performJITMemcpy))</span>
      {
          bool link;
          int imm26;
          bool isUnconditionalBranchImmediateOrNop = disassembleUnconditionalBranchImmediate(from, link, imm26) || disassembleNop(from);
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 3064,11 ***</span>
          RELEASE_ASSERT(roundUpToMultipleOf&lt;instructionSize&gt;(from) == from);
          copy(from, &amp;insn, sizeof(int));
      }
  
      template&lt;bool isDirect&gt;
<span class="line-modified">!     static void linkCompareAndBranch(Condition condition, bool is64Bit, RegisterID rt, int* from, const int* fromInstruction, void* to, CopyFunction copy = performJITMemcpy)</span>
      {
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(from) &amp; 3));
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(to) &amp; 3));
          intptr_t offset = (reinterpret_cast&lt;intptr_t&gt;(to) - reinterpret_cast&lt;intptr_t&gt;(fromInstruction)) &gt;&gt; 2;
          ASSERT(isInt&lt;26&gt;(offset));
<span class="line-new-header">--- 3016,11 ---</span>
          RELEASE_ASSERT(roundUpToMultipleOf&lt;instructionSize&gt;(from) == from);
          copy(from, &amp;insn, sizeof(int));
      }
  
      template&lt;bool isDirect&gt;
<span class="line-modified">!     static void linkCompareAndBranch(Condition condition, bool is64Bit, RegisterID rt, int* from, const int* fromInstruction, void* to, CopyFunction copy = tagCFunctionPtr&lt;CopyFunctionPtrTag&gt;(performJITMemcpy))</span>
      {
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(from) &amp; 3));
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(to) &amp; 3));
          intptr_t offset = (reinterpret_cast&lt;intptr_t&gt;(to) - reinterpret_cast&lt;intptr_t&gt;(fromInstruction)) &gt;&gt; 2;
          ASSERT(isInt&lt;26&gt;(offset));
</pre>
<hr />
<pre>
<span class="line-old-header">*** 3092,11 ***</span>
              linkJumpOrCall&lt;false&gt;(from + 1, fromInstruction + 1, to, copy);
          }
      }
  
      template&lt;bool isDirect&gt;
<span class="line-modified">!     static void linkConditionalBranch(Condition condition, int* from, const int* fromInstruction, void* to, CopyFunction copy = performJITMemcpy)</span>
      {
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(from) &amp; 3));
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(to) &amp; 3));
          intptr_t offset = (reinterpret_cast&lt;intptr_t&gt;(to) - reinterpret_cast&lt;intptr_t&gt;(fromInstruction)) &gt;&gt; 2;
          ASSERT(isInt&lt;26&gt;(offset));
<span class="line-new-header">--- 3044,11 ---</span>
              linkJumpOrCall&lt;false&gt;(from + 1, fromInstruction + 1, to, copy);
          }
      }
  
      template&lt;bool isDirect&gt;
<span class="line-modified">!     static void linkConditionalBranch(Condition condition, int* from, const int* fromInstruction, void* to, CopyFunction copy = tagCFunctionPtr&lt;CopyFunctionPtrTag&gt;(performJITMemcpy))</span>
      {
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(from) &amp; 3));
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(to) &amp; 3));
          intptr_t offset = (reinterpret_cast&lt;intptr_t&gt;(to) - reinterpret_cast&lt;intptr_t&gt;(fromInstruction)) &gt;&gt; 2;
          ASSERT(isInt&lt;26&gt;(offset));
</pre>
<hr />
<pre>
<span class="line-old-header">*** 3120,11 ***</span>
              linkJumpOrCall&lt;false&gt;(from + 1, fromInstruction + 1, to, copy);
          }
      }
  
      template&lt;bool isDirect&gt;
<span class="line-modified">!     static void linkTestAndBranch(Condition condition, unsigned bitNumber, RegisterID rt, int* from, const int* fromInstruction, void* to, CopyFunction copy = performJITMemcpy)</span>
      {
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(from) &amp; 3));
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(to) &amp; 3));
          intptr_t offset = (reinterpret_cast&lt;intptr_t&gt;(to) - reinterpret_cast&lt;intptr_t&gt;(fromInstruction)) &gt;&gt; 2;
          ASSERT(static_cast&lt;int&gt;(offset) == offset);
<span class="line-new-header">--- 3072,11 ---</span>
              linkJumpOrCall&lt;false&gt;(from + 1, fromInstruction + 1, to, copy);
          }
      }
  
      template&lt;bool isDirect&gt;
<span class="line-modified">!     static void linkTestAndBranch(Condition condition, unsigned bitNumber, RegisterID rt, int* from, const int* fromInstruction, void* to, CopyFunction copy = tagCFunctionPtr&lt;CopyFunctionPtrTag&gt;(performJITMemcpy))</span>
      {
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(from) &amp; 3));
          ASSERT(!(reinterpret_cast&lt;intptr_t&gt;(to) &amp; 3));
          intptr_t offset = (reinterpret_cast&lt;intptr_t&gt;(to) - reinterpret_cast&lt;intptr_t&gt;(fromInstruction)) &gt;&gt; 2;
          ASSERT(static_cast&lt;int&gt;(offset) == offset);
</pre>
<center><a href="../SourcesWPE.txt.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="ARMv7Assembler.h.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>