
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186360                       # Simulator instruction rate (inst/s)
host_mem_usage                              201543624                       # Number of bytes of host memory used
host_op_rate                                   215761                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82521.40                       # Real time elapsed on the host
host_tick_rate                               12682645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 15378667217                       # Number of instructions simulated
sim_ops                                   17804939673                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589602627                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  115                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  203                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4899772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9798955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.258620                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      356358043                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    374095323                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1705957                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    549404185                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     12933556                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13019720                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses        86164                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      749059710                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       82040695                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1375755995                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1356771020                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1697822                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         734597025                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    269336171                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17036869                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     91576484                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3721051345                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4346478224                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2497816664                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.740111                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.653692                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1398334145     55.98%     55.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    234201186      9.38%     65.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    277254764     11.10%     76.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     53343311      2.14%     78.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    164018173      6.57%     85.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     46601975      1.87%     87.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     29122931      1.17%     88.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     25604008      1.03%     89.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    269336171     10.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2497816664                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     80517985                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3728095647                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            775979488                       # Number of loads committed
system.switch_cpus0.commit.membars           18929535                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2687106174     61.82%     61.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    217429802      5.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     31472479      0.72%     67.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     20822659      0.48%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8567609      0.20%     68.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     28394339      0.65%     68.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     34167850      0.79%     69.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4780137      0.11%     69.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     29638415      0.68%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1892896      0.04%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    775979488     17.85%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    506226376     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4346478224                       # Class of committed instruction
system.switch_cpus0.commit.refs            1282205864                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        262101976                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3721051345                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4346478224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.674489                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.674489                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1567486942                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8160                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    355574728                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4454891896                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       240373509                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        565698335                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1762304                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        58594                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    134484494                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          749059710                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        431054696                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2076214815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       935513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3843791237                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3540878                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.298453                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    431820125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    451332294                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.531509                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2509805585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.784619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.891359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1654241606     65.91%     65.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       109940530      4.38%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        60952752      2.43%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        81414093      3.24%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        82005698      3.27%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        60597437      2.41%     81.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       139559298      5.56%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        34160425      1.36%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       286933746     11.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2509805585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2318535                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       742048657                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.759212                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1317650555                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         509352043                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      117922882                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    790594143                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17096404                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        26919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    511909256                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4438047214                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    808298512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3034361                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4415283871                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1045418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     44986216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1762304                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     49827720                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        69452                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    217084649                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2175                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        94738                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18443217                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     14614636                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      5682857                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        94738                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       953406                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1365129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4462641958                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4395544910                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583224                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2602717759                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.751348                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4395790108                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5281494034                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3125256498                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.482604                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.482604                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2710660318     61.35%     61.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    217460928      4.92%     66.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     33377266      0.76%     67.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     20823306      0.47%     67.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9348858      0.21%     67.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     29314711      0.66%     68.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     34167855      0.77%     69.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5721744      0.13%     69.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     36642162      0.83%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1892896      0.04%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            5      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    808526022     18.30%     88.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    510382067     11.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4418318234                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           85232921                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019291                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       14171605     16.63%     16.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3770896      4.42%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           64      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3367967      3.95%     25.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2372582      2.78%     27.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     27.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1809446      2.12%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     29.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      25329432     29.72%     59.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     34410929     40.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4192128214                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  10822910669                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4111438076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4157952767                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4420950809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4418318234                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17096405                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     91568880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9165                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        59536                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    180682616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2509805585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760423                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.159457                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1117272019     44.52%     44.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    381274110     15.19%     59.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    256771251     10.23%     69.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    195847407      7.80%     77.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    202255966      8.06%     85.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    150875509      6.01%     91.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    111578465      4.45%     96.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     48359662      1.93%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     45571196      1.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2509805585                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.760421                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     311422845                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    608773468                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    284106834                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    371757661                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     44923301                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     38601445                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    790594143                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    511909256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4935563337                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     196352092                       # number of misc regfile writes
system.switch_cpus0.numCycles              2509807200                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      223279772                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4819430991                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     102308854                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       297278190                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     285887424                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents     14939512                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   7900255022                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4445411253                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   4944807527                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        632911467                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29326792                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1762304                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    473189048                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       125376427                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5282470611                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    881384799                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     25813803                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        772449950                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17096419                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    421117336                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6666533706                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         8888105652                       # The number of ROB writes
system.switch_cpus0.timesIdled                     22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       346409227                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      219982191                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.708090                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      173465114                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    426119509                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3032586                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    394787358                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     22310575                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     22320248                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         9673                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      508021875                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       32535721                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          150                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        796178892                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       772517327                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3030941                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         484294424                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    196724916                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     29857626                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    166435148                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2808406037                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3198057265                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2487899794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.285445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.393894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1553817266     62.45%     62.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    398843866     16.03%     78.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    121929147      4.90%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     73544153      2.96%     86.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     45962780      1.85%     88.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     34733783      1.40%     89.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     33003898      1.33%     90.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     29339985      1.18%     92.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    196724916      7.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2487899794                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     29971136                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2655494141                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            628773644                       # Number of loads committed
system.switch_cpus1.commit.membars           36491934                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1755153039     54.88%     54.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     59876033      1.87%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     55168500      1.73%     58.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     36492598      1.14%     59.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     15018070      0.47%     60.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     49762247      1.56%     61.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     59884905      1.87%     63.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      8379733      0.26%     63.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     51954109      1.62%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      3317351      0.10%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    628773644     19.66%     85.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    474277036     14.83%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3198057265                       # Class of committed instruction
system.switch_cpus1.commit.refs            1103050680                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        492676892                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2808406037                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3198057265                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.893677                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.893677                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1866336583                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1672                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    172206196                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3393864683                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       151124132                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        373780733                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3080540                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         4949                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    115483762                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          508021875                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        361212767                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2143224265                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       678162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3019825663                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        6164370                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.202415                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    363499186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    228311410                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.203210                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2509805752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.366462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.718679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1872156910     74.59%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        87966009      3.50%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        58831227      2.34%     80.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        55874978      2.23%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        54784447      2.18%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        32406551      1.29%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        36525785      1.46%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        34104356      1.36%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       277155489     11.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2509805752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                   1448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      4157142                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       497341201                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.333371                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1189664069                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         481070217                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      131337625                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    657751549                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     29963784                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    486507187                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3364136126                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    708593852                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5842039                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3346504380                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1857259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     91564866                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3080540                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     93872993                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     49332898                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        80389                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     54188780                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28977901                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     12230150                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        80389                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1723945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2433197                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3249716726                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3290703307                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.602705                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1958618907                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.311138                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3291282120                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3415906803                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2046293616                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.118973                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.118973                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          192      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1800264561     53.70%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     59907093      1.79%     55.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     58512212      1.75%     57.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     36493685      1.09%     58.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     16392272      0.49%     58.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     51372490      1.53%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     59884925      1.79%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     10030942      0.30%     62.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     64251174      1.92%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3317351      0.10%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            4      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    708988840     21.15%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    482930678     14.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3352346419                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           83403518                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024879                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4852531      5.82%      5.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         11305      0.01%      5.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          131      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      6439005      7.72%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4270391      5.12%     18.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv           17      0.00%     18.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1639108      1.97%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      33677326     40.38%     61.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     32513704     38.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2827885437                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8107261922                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2758188689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2837856850                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3334172334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3352346419                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     29963786                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    166078846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        26068                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       106159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    318734833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2509805752                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.335700                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.988767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1365463666     54.41%     54.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    384659551     15.33%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    222769918      8.88%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    152638155      6.08%     84.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    135615917      5.40%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     86685166      3.45%     93.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     81695341      3.26%     96.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     44053281      1.76%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     36224757      1.44%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2509805752                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.335699                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     607864308                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1190666254                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    532514618                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    692438068                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     45260181                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     53559039                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    657751549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    486507187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5302315475                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     344135750                       # number of misc regfile writes
system.switch_cpus1.numCycles              2509807200                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      249487488                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3414868232                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      42421730                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       209981356                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     106614565                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        68051                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6447742547                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3374946344                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3636588163                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        428800851                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      57042764                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3080540                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    281228784                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       221719922                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3391909525                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1337226722                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     40826713                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        651461932                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     29963794                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    762371125                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5655664652                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6750896531                       # The number of ROB writes
system.switch_cpus1.timesIdled                     19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       630058850                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      397219576                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    91.562761                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      224777435                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    245490015                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      2534312                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    427800724                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     18301059                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     18555148                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses       254089                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      568306569                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       50534906                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          371                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        967494605                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       948398402                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      2449996                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         548479254                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    200851092                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     24097626                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    128549455                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2937371852                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3402037326                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2493082725                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.364591                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.449537                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1575299281     63.19%     63.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    284850564     11.43%     74.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    183695591      7.37%     81.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     60971970      2.45%     84.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     84821413      3.40%     87.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     30078560      1.21%     89.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     37207296      1.49%     90.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     35306958      1.42%     91.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    200851092      8.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2493082725                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     48285790                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2854717395                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            638270140                       # Number of loads committed
system.switch_cpus2.commit.membars           26774688                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1962628438     57.69%     57.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult    101687235      2.99%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     44527838      1.31%     61.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     29452763      0.87%     62.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     12121438      0.36%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     40162518      1.18%     64.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     48333116      1.42%     65.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      6763581      0.20%     66.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     41933522      1.23%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      2677390      0.08%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc       167336      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    638270140     18.76%     86.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    473312011     13.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3402037326                       # Class of committed instruction
system.switch_cpus2.commit.refs            1111582151                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        398206940                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2937371852                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3402037326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.854440                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.854440                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1579947438                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred        84341                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    224079903                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3555231824                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       313382216                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        534397348                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       2498612                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts       325463                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     79580587                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          568306569                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        473371800                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2031979115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       585536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3104384249                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        5165856                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.226434                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    475244113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    293613400                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.236901                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2509806202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.427657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.659584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1785443604     71.14%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        88610301      3.53%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2       103374702      4.12%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        63081614      2.51%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       104181541      4.15%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        48356284      1.93%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        30343145      1.21%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        33349799      1.33%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       253065212     10.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2509806202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2892942                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       557961308                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.398985                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1174890661                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         477936968                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       19369136                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    658743893                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     24183692                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        20884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    481632540                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3530562639                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    696953693                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3963866                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3511183737                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        992838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     13500072                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2498612                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     14512524                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1816                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     71698520                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2033                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        76488                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     40143788                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     20473753                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      8320528                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        76488                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1364600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1528342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3388319710                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3469311230                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600209                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2033701493                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.382302                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3469980697                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3819507388                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2256477485                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.170358                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.170358                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1994730553     56.75%     56.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult    101717303      2.89%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     47226121      1.34%     60.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     29453780      0.84%     61.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     12762481      0.36%     62.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     41461520      1.18%     63.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     48333129      1.37%     64.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      8095872      0.23%     64.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     51857250      1.48%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2677390      0.08%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       167339      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    697133726     19.83%     86.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    479531075     13.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3515147603                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           84556724                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.024055                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6745045      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       5319151      6.29%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          114      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      4952264      5.86%     20.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      3120843      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           10      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1323267      1.56%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      31407314     37.14%     62.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     31688716     37.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    3105649884                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8662152994                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   3039931152                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   3104997799                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3506378946                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3515147603                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     24183693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    128525312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        17210                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        86067                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    259235181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2509806202                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.400565                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.970865                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1295535972     51.62%     51.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    378425259     15.08%     66.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    264724887     10.55%     77.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    179136584      7.14%     84.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    153917267      6.13%     90.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     89633617      3.57%     94.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     70414443      2.81%     96.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     40606377      1.62%     98.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     37411796      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2509806202                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.400565                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     494054379                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    962522348                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    429380078                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    554166282                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     33312142                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     20114955                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    658743893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    481632540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     4952932644                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     277751105                       # number of misc regfile writes
system.switch_cpus2.numCycles              2509807200                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       43199062                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3694515913                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      27646326                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       353080537                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     131976707                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        63981                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6593829877                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3539790256                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3869163559                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        573617357                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents     228912782                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       2498612                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    444484284                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       174647643                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3806438354                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1092926349                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     32951555                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        420465976                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     24183853                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    613754835                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5822816282                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         7077901142                       # The number of ROB writes
system.switch_cpus2.timesIdled                     14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       508472269                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      320530738                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        15333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30917775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     61835547                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1752                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4864150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2263320                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2635870                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35615                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4864150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7357107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7341613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14698720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14698720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    459058048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    457816832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    916874880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               916874880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4899765                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4899765    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4899765                       # Request fanout histogram
system.membus.reqLayer0.occupancy         16274124866                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16225889500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        46695411327                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    104967296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     86888832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data    122054528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         313921536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        10880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    145136512                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      145136512                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       820057                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       678819                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       953551                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2452512                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1133879                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1133879                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data    100294610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     83020920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         4281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data    116621193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            299947119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         4281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     138675668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           138675668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     138675668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data    100294610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     83020920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         4281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data    116621193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           438622787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2267758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1639784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1357128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1906143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000167119538                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       127096                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       127096                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8655913                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2142849                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2452512                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1133879                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4905024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2267758                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1799                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           302413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           295126                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           315372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           317023                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           319624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           321025                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           315573                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           281994                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           303025                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           318593                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          326932                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          337920                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          318047                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          305936                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          269171                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          255451                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           138858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           140099                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           154298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           156030                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           156392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           149594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           137896                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           121458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           130946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           137298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          150742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          162012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          152414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          146656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          118806                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          114238                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.14                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                138457107352                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               24516125000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           230392576102                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    28237.97                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46987.97                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2466524                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1039702                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.30                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.85                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4905024                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2267758                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2236310                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2254025                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 205693                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 189193                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   9435                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   8200                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    203                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    161                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                103008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                105975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                125544                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                126704                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                128228                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                128274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                128322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                128224                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                128189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                128258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                128434                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                128853                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                130017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                132569                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                131144                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                127678                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                127329                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                127250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3654                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    84                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3664733                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.231820                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.453782                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.084987                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       223109      6.09%      6.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3412363     93.11%     99.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        28426      0.78%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          601      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          147      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           38      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3664733                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       127096                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     38.578799                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    36.557370                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.515408                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             10      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           154      0.12%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          929      0.73%      0.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         3124      2.46%      3.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         6844      5.38%      8.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        11403      8.97%     17.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        14932     11.75%     29.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        16790     13.21%     42.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        16573     13.04%     55.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        14782     11.63%     67.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        12029      9.46%     76.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         9429      7.42%     84.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         6936      5.46%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         4987      3.92%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         3139      2.47%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2036      1.60%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1228      0.97%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          754      0.59%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          474      0.37%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          277      0.22%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          123      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           68      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           36      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           15      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       127096                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       127096                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.842709                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.812875                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.031510                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           20911     16.45%     16.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2526      1.99%     18.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           90839     71.47%     89.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2865      2.25%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            9065      7.13%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             276      0.22%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             565      0.44%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              24      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              23      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       127096                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             313806400                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 115136                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              145135168                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              313921536                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           145136512                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      299.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      138.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   299.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   138.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.43                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589417785                       # Total gap between requests
system.mem_ctrls0.avgGap                    291822.45                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    104946176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     86856192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data    121993152                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    145135168                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3791.361953185940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 100274430.145855709910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2323.737971307512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 82989733.303279489279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 4280.569947145416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 116562549.153737217188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 138674383.574710071087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1640114                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1357638                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1907102                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2267758                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      3022086                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  78210693733                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1620776                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  63219682808                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      2899876                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  88954656823                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24324320337520                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     48743.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     47686.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     42652.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     46565.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     41426.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     46643.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  10726153.47                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         12955058760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          6885765645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17386435500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5810444640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    426817334940                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     42465278880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      594937153965                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       568.453148                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 106616874997                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 905024827630                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         13211156280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7021896090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        17622591000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6027142500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    425947866060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     43197455520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      595644943050                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       569.129429                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 108528472045                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 903113230582                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    104567552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     87078912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data    121591424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         313248384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    144568448                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      144568448                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       816934                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       680304                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       949933                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2447253                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1129441                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1129441                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     99912661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     83202539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         3180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data    116178704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            299303933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         3180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           10029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     138132891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           138132891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     138132891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     99912661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     83202539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         3180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data    116178704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           437436824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2258882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1633531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1360092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1898871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000191480536                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       126634                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       126634                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8635563                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2134554                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2447253                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1129441                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4894506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2258882                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1848                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           298601                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           293180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           312054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           316436                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           319142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           326025                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           308436                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           283627                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           304214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           319429                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          328641                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          336707                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          318350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          304130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          267853                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          255833                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           134448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           140078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           151919                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           154330                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           156866                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           153914                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           135970                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           120936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           129872                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           140030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          149010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          160414                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          153902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          142832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          120078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          114262                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.14                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                138315015274                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               24463290000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           230052352774                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    28269.91                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47019.91                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2460541                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1035541                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.84                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4894506                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2258882                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2231643                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2249143                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 204939                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 188645                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   9547                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   8289                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    236                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    209                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                102351                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                105353                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                125074                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                126187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                127762                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                127758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                127878                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                127770                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                127734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                127810                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                127898                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                128299                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                129413                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                132155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                130803                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                127199                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                126899                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                126798                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3614                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   100                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3655434                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.209984                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.441315                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.968213                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       222481      6.09%      6.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3404183     93.13%     99.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        28048      0.77%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          545      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           83      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           38      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3655434                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       126634                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     38.636069                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    36.620625                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.528162                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              6      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           124      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          926      0.73%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         3081      2.43%      3.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         6848      5.41%      8.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        11114      8.78%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        14809     11.69%     29.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        16754     13.23%     42.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        16589     13.10%     55.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        14912     11.78%     67.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        12211      9.64%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         9409      7.43%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         6812      5.38%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         4709      3.72%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         3150      2.49%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         2088      1.65%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1280      1.01%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          787      0.62%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          447      0.35%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          248      0.20%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          150      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           97      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           45      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       126634                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       126634                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.837713                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.807742                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.033623                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           21079     16.65%     16.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2562      2.02%     18.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           90279     71.29%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2818      2.23%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            9015      7.12%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             270      0.21%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             571      0.45%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              16      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              22      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       126634                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             313130112                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 118272                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              144567104                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              313248384                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           144568448                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      299.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      138.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   299.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   138.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.42                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589323427                       # Total gap between requests
system.mem_ctrls1.avgGap                    292613.60                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    104545984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     87045888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data    121527744                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    144567104                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3302.153959226464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 99892052.947577133775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3546.757956206202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 83170984.865041479468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 3179.851960736595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 116117859.087228059769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 138131607.305412024260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1633868                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1360608                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1899866                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2258882                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      3003948                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  77979741383                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2665804                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  63400677330                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2723506                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  88663540803                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24333874211911                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     55628.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     47727.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     45962.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     46597.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     52375.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     46668.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  10772530.04                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         12951553020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6883902300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        17387020980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5796288000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    427111881870                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     42217228320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      594964710090                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       568.479477                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 105967312655                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 905674389972                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         13148267160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6988469730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        17546557140                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        5994966420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    425590509690                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     43498391520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      595383997260                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       568.880099                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 109308197587                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 902333505040                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   953410397373                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1046589602627                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1972698366                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    473371718                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2446070084                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1972698366                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    473371718                       # number of overall hits
system.cpu2.icache.overall_hits::total     2446070084                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          862                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           82                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          862                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           82                       # number of overall misses
system.cpu2.icache.overall_misses::total          944                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      7644027                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7644027                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      7644027                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7644027                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1972699228                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    473371800                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2446071028                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1972699228                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    473371800                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2446071028                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 93219.841463                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  8097.486229                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 93219.841463                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  8097.486229                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.714286                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu2.icache.writebacks::total              299                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           61                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           61                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      6048168                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6048168                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      6048168                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6048168                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99150.295082                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 99150.295082                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99150.295082                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 99150.295082                       # average overall mshr miss latency
system.cpu2.icache.replacements                   299                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1972698366                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    473371718                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2446070084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          862                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           82                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      7644027                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7644027                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1972699228                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    473371800                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2446071028                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 93219.841463                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  8097.486229                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           61                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      6048168                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6048168                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 99150.295082                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 99150.295082                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2446071007                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              923                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2650131.101842                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   592.374098                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    31.553046                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.949317                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.050566                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      95396771015                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     95396771015                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    708321908                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    978385706                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1686707614                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    708321908                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    978385706                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1686707614                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7184186                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     37616180                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      44800366                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7184186                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37616180                       # number of overall misses
system.cpu2.dcache.overall_misses::total     44800366                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1310970111698                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1310970111698                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1310970111698                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1310970111698                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    715506094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1016001886                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1731507980                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    715506094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1016001886                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1731507980                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.010041                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.037024                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.025874                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.010041                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.037024                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.025874                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 34851.229224                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29262.486643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 34851.229224                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29262.486643                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        59615                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2900                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1830                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             36                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    32.576503                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.555556                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9645339                       # number of writebacks
system.cpu2.dcache.writebacks::total          9645339                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     27016857                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     27016857                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     27016857                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     27016857                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10599323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10599323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10599323                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10599323                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 279823283848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 279823283848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 279823283848                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 279823283848                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.010432                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006121                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.010432                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006121                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26400.109125                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26400.109125                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26400.109125                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26400.109125                       # average overall mshr miss latency
system.cpu2.dcache.replacements              17783470                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    406279858                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    529344831                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      935624689                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6735888                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     37442505                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     44178393                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1297008610800                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1297008610800                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    413015746                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    566787336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    979803082                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.016309                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.066061                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045089                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 34640.006346                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29358.437977                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     26899546                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     26899546                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     10542959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     10542959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 277118930847                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 277118930847                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.018601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26284.739497                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26284.739497                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    302042050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    449040875                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     751082925                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       448298                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       173675                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       621973                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  13961500898                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13961500898                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    302490348                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    449214550                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    751704898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001482                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000387                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000827                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80388.662145                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22447.117315                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       117311                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       117311                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        56364                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        56364                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   2704353001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2704353001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 47980.146920                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47980.146920                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     15802209                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     24097420                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     39899629                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           98                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          280                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          378                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     16911435                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     16911435                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     15802307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     24097700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     39900007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 60397.982143                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 44739.246032                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          161                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          119                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1237239                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1237239                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10396.966387                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10396.966387                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     15802307                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     24097462                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     39899769                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     15802307                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     24097462                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     39899769                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1784290738                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         17783726                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           100.332784                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   140.419856                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   115.579463                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.548515                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.451482                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      57979631918                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     57979631918                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   953410397373                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1046589602627                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1939633300                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    431054624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2370687924                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1939633300                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    431054624                       # number of overall hits
system.cpu0.icache.overall_hits::total     2370687924                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           999                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          928                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total          999                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      7405503                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7405503                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      7405503                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7405503                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1939634228                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    431054695                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2370688923                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1939634228                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    431054695                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2370688923                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 104302.859155                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  7412.915916                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 104302.859155                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  7412.915916                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          362                       # number of writebacks
system.cpu0.icache.writebacks::total              362                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           58                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           58                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      6162843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6162843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      6162843                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6162843                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 106255.913793                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 106255.913793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 106255.913793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 106255.913793                       # average overall mshr miss latency
system.cpu0.icache.replacements                   362                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1939633300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    431054624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2370687924                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          999                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      7405503                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7405503                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1939634228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    431054695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2370688923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 104302.859155                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  7412.915916                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           58                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      6162843                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6162843                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 106255.913793                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 106255.913793                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.926379                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2370688910                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              986                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2404349.807302                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   594.756334                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    29.170045                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.953135                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.046747                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      92456868983                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     92456868983                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    646041686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1012313550                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1658355236                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    646041686                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1012313550                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1658355236                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5438181                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36678449                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42116630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5438181                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     36678449                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42116630                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1091089889928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1091089889928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1091089889928                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1091089889928                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    651479867                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1048991999                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1700471866                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    651479867                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1048991999                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1700471866                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034965                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024768                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.034965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024768                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 29747.438064                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25906.391132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 29747.438064                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25906.391132                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       813601                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1836                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            84442                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.635028                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8815221                       # number of writebacks
system.cpu0.dcache.writebacks::total          8815221                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25229917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25229917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25229917                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25229917                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11448532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11448532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11448532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11448532                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 265950027033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 265950027033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 265950027033                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 265950027033                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006733                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010914                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006733                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23230.054913                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23230.054913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23230.054913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23230.054913                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16898592                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    390032971                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    523325301                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      913358272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5077494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     36475616                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41553110                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1082410567515                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1082410567515                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    395110465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    559800917                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    954911382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012851                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 29674.908506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26048.846104                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25118501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25118501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11357115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11357115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 264035726817                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 264035726817                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020288                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 23248.485801                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23248.485801                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    256008715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    488988249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     744996964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       360687                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       202833                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       563520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8679322413                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8679322413                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    256369402                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    489191082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    745560484                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001407                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000756                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42790.484847                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15401.977593                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       111416                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       111416                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        91417                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        91417                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1914300216                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1914300216                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20940.308870                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20940.308870                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5730962                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17022190                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     22753152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4782                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        14735                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19517                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    162776367                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    162776367                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5735744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17036925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     22772669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000834                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11046.920054                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8340.235026                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7381                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7381                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7354                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7354                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     73828599                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     73828599                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000432                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10039.243813                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10039.243813                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5735744                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17036754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     22772498                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5735744                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17036754                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     22772498                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1720779734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16898848                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.828227                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   124.131590                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   131.867721                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.484889                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.515108                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      55889443904                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     55889443904                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   953410397373                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1046589602627                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204389                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    361212692                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2361417081                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204389                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    361212692                       # number of overall hits
system.cpu1.icache.overall_hits::total     2361417081                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          888                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           75                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           963                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          888                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           75                       # number of overall misses
system.cpu1.icache.overall_misses::total          963                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6536058                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6536058                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6536058                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6536058                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    361212767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2361418044                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    361212767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2361418044                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 87147.440000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6787.183801                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 87147.440000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6787.183801                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.428571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu1.icache.writebacks::total              314                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           25                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4740873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4740873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4740873                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4740873                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94817.460000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 94817.460000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94817.460000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 94817.460000                       # average overall mshr miss latency
system.cpu1.icache.replacements                   314                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    361212692                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2361417081                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          888                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           75                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          963                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6536058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6536058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    361212767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2361418044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 87147.440000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6787.183801                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4740873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4740873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 94817.460000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 94817.460000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.960446                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2361418019                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              938                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2517503.218550                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   598.317471                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    25.642974                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.958842                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.041095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      92095304654                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     92095304654                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    748911950                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1003362406                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1752274356                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    748911950                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1003362406                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1752274356                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7006805                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     23474226                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30481031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7006805                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     23474226                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30481031                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 744189125324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 744189125324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 744189125324                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 744189125324                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    755918755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1026836632                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1782755387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    755918755                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1026836632                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1782755387                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009269                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.022861                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017098                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009269                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.022861                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017098                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 31702.392459                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24414.827875                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 31702.392459                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24414.827875                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        40063                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        23448                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              985                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            178                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.673096                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   131.730337                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6316496                       # number of writebacks
system.cpu1.dcache.writebacks::total          6316496                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     14612278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14612278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     14612278                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14612278                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8861948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8861948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8861948                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8861948                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 211560988500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 211560988500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 211560988500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 211560988500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008630                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004971                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.008630                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004971                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23872.966587                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23872.966587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23872.966587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23872.966587                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15870905                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    426526023                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    558999914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      985525937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6334129                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     23417106                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29751235                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 742838965302                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 742838965302                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    432860152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    582417020                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1015277172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.014633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.040207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029304                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 31722.065284                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24968.340484                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     14566674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14566674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8850432                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8850432                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 211306773624                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 211306773624                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.015196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008717                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23875.306157                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23875.306157                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    322385927                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    444362492                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     766748419                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       672676                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        57120                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       729796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1350160022                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1350160022                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    323058603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    444419612                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    767478215                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002082                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000951                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23637.255287                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  1850.051277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        45604                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        45604                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        11516                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11516                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    254214876                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    254214876                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 22074.928447                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22074.928447                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     20260989                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     29857383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     50118372                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2079                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          329                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2408                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     16831371                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     16831371                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     29857712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     50120780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 51159.182371                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6989.772010                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data     16556985                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16556985                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 50325.182371                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50325.182371                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     20263068                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     29857423                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     50120491                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     29857423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     50120491                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1868384380                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15871161                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           117.721973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   145.690069                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   110.309250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.569102                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.430896                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      60271764217                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     60271764217                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      9818895                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7503154                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8695958                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26018009                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      9818895                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7503154                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8695958                       # number of overall hits
system.l2.overall_hits::total                26018009                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           58                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1636991                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1359123                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1903484                       # number of demand (read+write) misses
system.l2.demand_misses::total                4899765                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           58                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1636991                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1359123                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1903484                       # number of overall misses
system.l2.overall_misses::total               4899765                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      6081945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 163278982104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4656639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 133303020921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      5969355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 187733792814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     484332503778                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      6081945                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 163278982104                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4656639                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 133303020921                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      5969355                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 187733792814                       # number of overall miss cycles
system.l2.overall_miss_latency::total    484332503778                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11455886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8862277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data     10599442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30917774                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11455886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8862277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data     10599442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30917774                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.142895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.153360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.179583                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.142895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.153360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.179583                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 104861.120690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 99743.359679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 97013.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 98080.174437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 97858.278689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 98626.409686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98848.108793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 104861.120690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 99743.359679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 97013.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 98080.174437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 97858.278689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 98626.409686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98848.108793                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2263320                       # number of writebacks
system.l2.writebacks::total                   2263320                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1636991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1359123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1903484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4899765                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1636991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1359123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1903484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4899765                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5586900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 149286113737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4247933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 121684249958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      5448433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 171463654880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 442449301841                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5586900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 149286113737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4247933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 121684249958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      5448433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 171463654880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 442449301841                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.142895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.153360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.179583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158477                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.142895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.153360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.179583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158477                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 96325.862069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 91195.439521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88498.604167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 89531.447822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89318.573770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 90078.852714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90300.106605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 96325.862069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 91195.439521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88498.604167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 89531.447822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89318.573770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 90078.852714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90300.106605                       # average overall mshr miss latency
system.l2.replacements                        4900366                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14275860                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14275860                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14275860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14275860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          169                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          576                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           576                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        80555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        10439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        32696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                123690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        10862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        23670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35615                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1062580635                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    102858054                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   2340156045                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3505594734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        91417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        11522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        56366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            159305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.118818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.093994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.419934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.223565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 97825.504971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 94975.119114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 98865.908112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98430.288755                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        10862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        23670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    969703377                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     93603398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2137905478                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3201212253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.118818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.093994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.419934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.223565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 89274.845977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 86429.730379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90321.312970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89883.820104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      6081945                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4656639                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      5969355                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     16707939                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           58                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.960000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 104861.120690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 97013.312500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 97858.278689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100047.538922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5586900                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4247933                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      5448433                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     15283266                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 96325.862069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 88498.604167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 89318.573770                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91516.562874                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      9738340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7492715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      8663262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25894317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1626129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1358040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1879814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4863983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 162216401469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 133200162867                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 185393636769                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 480810201105                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11364469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      8850755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data     10543076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30758300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.143089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.153438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.178298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99756.170309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98082.650634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98623.394000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98851.126968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1626129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1358040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1879814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4863983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 148316410360                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 121590646560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 169325749402                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 439232806322                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.143089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.153438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.178298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91208.268446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 89533.921357                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90075.799734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90303.112968                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    81815711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4933134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.584936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.397302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      977.808365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      722.315031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      841.958829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.293241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  9817.236200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.214205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  8919.569499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.250400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 11474.956927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.025695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.299598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.272204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.350188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7388                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 994023790                       # Number of tag accesses
system.l2.tags.data_accesses                994023790                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30758468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16539180                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          169                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19278790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           159305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          159305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           169                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30758300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34367656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     26586831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     31798326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              92753320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        14848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2174301312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1543638272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        15616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2066823808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5784806656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4900366                       # Total snoops (count)
system.tol2bus.snoopTraffic                 289704960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35818140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000477                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35801053     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17087      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35818140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49597839471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            127601                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23904703382                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            121346                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18496700796                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            104250                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       22117557102                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
