Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 02:19:57 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_445_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.039ns (31.295%)  route 2.281ns (68.705%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 6.167 - 4.000 ) 
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.711ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.646ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=21881, routed)       1.804     2.741    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X140Y349       FDCE                                         r  Delay1No14_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y349       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.820 r  Delay1No14_instance/Y_reg[5]/Q
                         net (fo=4, routed)           0.715     3.535    Delay1No14_instance/Q[5]
    SLICE_X124Y378       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.658 r  Delay1No14_instance/geqOp_carry_i_14/O
                         net (fo=1, routed)           0.021     3.679    Sum12_1_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X124Y378       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.840 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.866    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X124Y379       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.881 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.907    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X124Y380       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.959 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.178     4.137    Delay1No14_instance/CO[0]
    SLICE_X124Y382       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.262 f  Delay1No14_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.154     4.416    Delay1No14_instance/Sum12_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X123Y382       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.540 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.051     4.591    Delay1No14_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X123Y382       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     4.714 r  Delay1No14_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.442     5.156    Delay1No15_instance/Y_reg[23]_0
    SLICE_X119Y373       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     5.254 r  Delay1No15_instance/shiftedFracY_d1[8]_i_3/O
                         net (fo=4, routed)           0.323     5.577    Delay1No15_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X120Y382       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.627 r  Delay1No15_instance/shiftedFracY_d1[28]_i_3/O
                         net (fo=2, routed)           0.296     5.923    Delay1No14_instance/Y_reg[26]_0[5]
    SLICE_X117Y378       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     6.012 r  Delay1No14_instance/shiftedFracY_d1[12]_i_1/O
                         net (fo=1, routed)           0.049     6.061    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY[1]
    SLICE_X117Y378       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=21881, routed)       1.520     6.167    Sum12_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y378       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                         clock pessimism              0.360     6.526    
                         clock uncertainty           -0.035     6.491    
    SLICE_X117Y378       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.516    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  0.455    




