<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CMP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CMP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CMP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DREG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DREG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DREG.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DREG_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EREG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EREG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EREG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GRF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GRF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GRF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HCU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HCU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HCU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HCU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HCU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HMUX_ALU_E.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HMUX_ALU_E.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HMUX_ALU_E.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HMUX_ALU_E_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HMUX_CMP_D.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HMUX_CMP_D.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HMUX_CMP_D.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HMUX_DM_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HMUX_DM_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HMUX_DM_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IFU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MCU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MCU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MCU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MREG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MREG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MREG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_ALU_B.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_ALU_B.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_ALU_B.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_GRF_WA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_GRF_WA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_GRF_WA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_GRF_WD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_GRF_WD.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_GRF_WD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NPC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NPC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WREG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="WREG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="WREG.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="isim.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1701604572" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1701604572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701604572" xil_pn:in_ck="5849980378771888243" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1701604572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DREG.v"/>
      <outfile xil_pn:name="EREG.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="HCU.v"/>
      <outfile xil_pn:name="HMUX_ALU_E.v"/>
      <outfile xil_pn:name="HMUX_CMP_D.v"/>
      <outfile xil_pn:name="HMUX_DM_M.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="MCU.v"/>
      <outfile xil_pn:name="MREG.v"/>
      <outfile xil_pn:name="MUX_ALU_B.v"/>
      <outfile xil_pn:name="MUX_GRF_WA.v"/>
      <outfile xil_pn:name="MUX_GRF_WD.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="WREG.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1701604572" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1701604572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701604572" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5378974865421778819" xil_pn:start_ts="1701604572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701604572" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1701604572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701604572" xil_pn:in_ck="5849980378771888243" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1701604572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DREG.v"/>
      <outfile xil_pn:name="EREG.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="HCU.v"/>
      <outfile xil_pn:name="HMUX_ALU_E.v"/>
      <outfile xil_pn:name="HMUX_CMP_D.v"/>
      <outfile xil_pn:name="HMUX_DM_M.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="MCU.v"/>
      <outfile xil_pn:name="MREG.v"/>
      <outfile xil_pn:name="MUX_ALU_B.v"/>
      <outfile xil_pn:name="MUX_GRF_WA.v"/>
      <outfile xil_pn:name="MUX_GRF_WD.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="WREG.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1701604577" xil_pn:in_ck="5849980378771888243" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-240764822206452471" xil_pn:start_ts="1701604572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.wdb"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1701604578" xil_pn:in_ck="4343009725558976696" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="581557907265077740" xil_pn:start_ts="1701604577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.wdb"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
