<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>startup.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_18ad31197725c195685fb1b0a3e1f6d4.html">r5</a></li><li class="navelem"><a class="el" href="dir_aad861ed144bced0183328c57cac7799.html">src</a></li><li class="navelem"><a class="el" href="dir_181f2a3da0dd509c1566ae74962a2ef8.html">startup</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">startup.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file containing various enumerations, structure definitions and function declarations for the ARM R5 Startup code. For internal use only. This file may have duplicated information from 'csl_arch'. This is done to avoid dependency of 'csl_init' on 'csl_arch.'.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__arm__r5_8h.html">csl_arm_r5.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__arm__r5__mpu_8h.html">csl_arm_r5_mpu.h</a>&gt;</code><br />
<code>#include &lt;interrupt.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__vim_8h.html">csl_vim.h</a>&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a5c0c733e42e84d55f0f610a4fbca3242"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a5c0c733e42e84d55f0f610a4fbca3242">CSL_armR5StartupCacheEnableAllCache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a5c0c733e42e84d55f0f610a4fbca3242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable instruction and data caches.  <a href="#a5c0c733e42e84d55f0f610a4fbca3242">More...</a><br /></td></tr>
<tr class="separator:a5c0c733e42e84d55f0f610a4fbca3242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f7eb3283542129ff67538b69102100"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a07f7eb3283542129ff67538b69102100">CSL_armR5StartupCacheEnableForceWrThru</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a07f7eb3283542129ff67538b69102100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable force write-through (WT) for write-back (WB) regions.  <a href="#a07f7eb3283542129ff67538b69102100">More...</a><br /></td></tr>
<tr class="separator:a07f7eb3283542129ff67538b69102100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6a883a051fd06bb291061223964902"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a3f6a883a051fd06bb291061223964902">CSL_armR5StartupCacheInvalidateAllIcache</a> (void)</td></tr>
<tr class="memdesc:a3f6a883a051fd06bb291061223964902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all instruction caches.  <a href="#a3f6a883a051fd06bb291061223964902">More...</a><br /></td></tr>
<tr class="separator:a3f6a883a051fd06bb291061223964902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf4c880c3c21bcc800f19d6a9ff317c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#aaaf4c880c3c21bcc800f19d6a9ff317c">CSL_armR5StartupCacheInvalidateAllDcache</a> (void)</td></tr>
<tr class="memdesc:aaaf4c880c3c21bcc800f19d6a9ff317c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all data caches.  <a href="#aaaf4c880c3c21bcc800f19d6a9ff317c">More...</a><br /></td></tr>
<tr class="separator:aaaf4c880c3c21bcc800f19d6a9ff317c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaab8ca46437522e386480cdbce34f31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#afaab8ca46437522e386480cdbce34f31">CSL_armR5StartupCacheInvalidateAllCache</a> (void)</td></tr>
<tr class="memdesc:afaab8ca46437522e386480cdbce34f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all instruction and data caches.  <a href="#afaab8ca46437522e386480cdbce34f31">More...</a><br /></td></tr>
<tr class="separator:afaab8ca46437522e386480cdbce34f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e6a99aa4b8e6e53f911fb19971354e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#ad8e6a99aa4b8e6e53f911fb19971354e">CSL_armR5StartupGetCpuID</a> (<a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html">CSL_ArmR5CPUInfo</a> *cpuInfo)</td></tr>
<tr class="memdesc:ad8e6a99aa4b8e6e53f911fb19971354e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cluster group and CPU ID for current R5 Core.  <a href="#ad8e6a99aa4b8e6e53f911fb19971354e">More...</a><br /></td></tr>
<tr class="separator:ad8e6a99aa4b8e6e53f911fb19971354e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e0cd497ea71b0db05aafda9d828d32"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a87e0cd497ea71b0db05aafda9d828d32">CSL_armR5StartupCacheEnableICache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a87e0cd497ea71b0db05aafda9d828d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable instruction caches.  <a href="#a87e0cd497ea71b0db05aafda9d828d32">More...</a><br /></td></tr>
<tr class="separator:a87e0cd497ea71b0db05aafda9d828d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5615860333c35ead4f5669c2063e7ea8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a5615860333c35ead4f5669c2063e7ea8">CSL_armR5StartupCacheEnableDCache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a5615860333c35ead4f5669c2063e7ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable data caches.  <a href="#a5615860333c35ead4f5669c2063e7ea8">More...</a><br /></td></tr>
<tr class="separator:a5615860333c35ead4f5669c2063e7ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d6563b1954f342a172b64cda73b455"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a19d6563b1954f342a172b64cda73b455">CSL_armR5StartupMpuEnable</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a19d6563b1954f342a172b64cda73b455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable the Memory Protection Unit (MPU)  <a href="#a19d6563b1954f342a172b64cda73b455">More...</a><br /></td></tr>
<tr class="separator:a19d6563b1954f342a172b64cda73b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19277e3aa5c8b792b76bb56a79b3fe7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#af19277e3aa5c8b792b76bb56a79b3fe7">CSL_armR5StartupMpuCfgRegion</a> (uint32_t regionNum, uint32_t baseAddrRegVal, uint32_t sizeRegVal, uint32_t accessCtrlRegVal)</td></tr>
<tr class="memdesc:af19277e3aa5c8b792b76bb56a79b3fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure an MPU region.  <a href="#af19277e3aa5c8b792b76bb56a79b3fe7">More...</a><br /></td></tr>
<tr class="separator:af19277e3aa5c8b792b76bb56a79b3fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea19d0e9a7903fdcbfe5a1a7f801b692"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#aea19d0e9a7903fdcbfe5a1a7f801b692">CSL_armR5StartupReadMpidrReg</a> (void)</td></tr>
<tr class="memdesc:aea19d0e9a7903fdcbfe5a1a7f801b692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the contents fo MPIDR register.  <a href="#aea19d0e9a7903fdcbfe5a1a7f801b692">More...</a><br /></td></tr>
<tr class="separator:aea19d0e9a7903fdcbfe5a1a7f801b692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb0f496bffb7b11c508a1ea0eedd663"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a7bb0f496bffb7b11c508a1ea0eedd663">CSL_armR5StartupFpuEnable</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a7bb0f496bffb7b11c508a1ea0eedd663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable the Floating Point Unit (FPU)  <a href="#a7bb0f496bffb7b11c508a1ea0eedd663">More...</a><br /></td></tr>
<tr class="separator:a7bb0f496bffb7b11c508a1ea0eedd663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b957c58ba41520eed7fdb78a5a537b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a3b957c58ba41520eed7fdb78a5a537b1">CSL_armR5StartupIntrEnableVic</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a3b957c58ba41520eed7fdb78a5a537b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable VIC.  <a href="#a3b957c58ba41520eed7fdb78a5a537b1">More...</a><br /></td></tr>
<tr class="separator:a3b957c58ba41520eed7fdb78a5a537b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ed38073a0c6c5b46a0d79a356ea6f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#a70ed38073a0c6c5b46a0d79a356ea6f2">CSL_armR5StartupIntrEnableFiq</a> (uint32_t enable)</td></tr>
<tr class="memdesc:a70ed38073a0c6c5b46a0d79a356ea6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable FIQ interrupt generation.  <a href="#a70ed38073a0c6c5b46a0d79a356ea6f2">More...</a><br /></td></tr>
<tr class="separator:a70ed38073a0c6c5b46a0d79a356ea6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad160fcf283fa33eb086fa4bb96422053"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#ad160fcf283fa33eb086fa4bb96422053">CSL_armR5StartupIntrEnableIrq</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ad160fcf283fa33eb086fa4bb96422053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable IRQ interrupt generation.  <a href="#ad160fcf283fa33eb086fa4bb96422053">More...</a><br /></td></tr>
<tr class="separator:ad160fcf283fa33eb086fa4bb96422053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32234d285e123da57ab1856b2bfb4fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="startup_8h.html#af32234d285e123da57ab1856b2bfb4fd">CSL_armR5SetDLFOBit</a> (void)</td></tr>
<tr class="memdesc:af32234d285e123da57ab1856b2bfb4fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDK-4356/PDK-4570 FIX - set to DLFO bit in ACTRL register of R5F.  <a href="#af32234d285e123da57ab1856b2bfb4fd">More...</a><br /></td></tr>
<tr class="separator:af32234d285e123da57ab1856b2bfb4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file containing various enumerations, structure definitions and function declarations for the ARM R5 Startup code. For internal use only. This file may have duplicated information from 'csl_arch'. This is done to avoid dependency of 'csl_init' on 'csl_arch.'. </p>
<h1></h1>
<p><br />
 (C) Copyright 2017-2019, Texas Instruments, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="af32234d285e123da57ab1856b2bfb4fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5SetDLFOBit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDK-4356/PDK-4570 FIX - set to DLFO bit in ACTRL register of R5F. </p>
<p>This API uses assembly instruction to set DLFO bit in ACTRL register of R5F. This should be called from the Core reset callback. </p>

</div>
</div>
<a class="anchor" id="a5c0c733e42e84d55f0f610a4fbca3242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupCacheEnableAllCache </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable instruction and data caches. </p>
<p>This function is used to enable or disable instruction and data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=All caches are disabled, otherwise they are enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a5615860333c35ead4f5669c2063e7ea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupCacheEnableDCache </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable data caches. </p>
<p>This function is used to enable or disable data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Data cache are disabled, otherwise they are enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a07f7eb3283542129ff67538b69102100"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupCacheEnableForceWrThru </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable force write-through (WT) for write-back (WB) regions. </p>
<p>This function is used to enable or disable force write-through (WT) for write-back (WB) regions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=No forcing of WT, otherwise WT forced for WB regions</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a87e0cd497ea71b0db05aafda9d828d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupCacheEnableICache </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable instruction caches. </p>
<p>This function is used to enable or disable instruction caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Instruction caches are disabled, otherwise they are enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="afaab8ca46437522e386480cdbce34f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupCacheInvalidateAllCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all instruction and data caches. </p>
<p>This function is used to invalidate all instruction and data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="aaaf4c880c3c21bcc800f19d6a9ff317c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupCacheInvalidateAllDcache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all data caches. </p>
<p>This function is used to invalidate all data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a3f6a883a051fd06bb291061223964902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupCacheInvalidateAllIcache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all instruction caches. </p>
<p>This function is used to invalidate all instruction cache.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a7bb0f496bffb7b11c508a1ea0eedd663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupFpuEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable the Floating Point Unit (FPU) </p>
<p>This function is used to enable or disable the FPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=FPU is disabled, otherwise FPU is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ad8e6a99aa4b8e6e53f911fb19971354e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupGetCpuID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html">CSL_ArmR5CPUInfo</a> *&#160;</td>
          <td class="paramname"><em>cpuInfo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the cluster group and CPU ID for current R5 Core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuInfo</td><td>Pointer to CPU info structure Refer struct <a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html" title="Structure containing the Exception Handlers. If application does not want register an exception handl...">CSL_ArmR5CPUInfo</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None Please NOTE that this function has to be called in privileged mode only </dd></dl>

</div>
</div>
<a class="anchor" id="a70ed38073a0c6c5b46a0d79a356ea6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupIntrEnableFiq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable FIQ interrupt generation. </p>
<p>This function is used to enable or disable FIQ interrupt generation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Interrupt generation is disabled, otherwise it is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ad160fcf283fa33eb086fa4bb96422053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupIntrEnableIrq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable IRQ interrupt generation. </p>
<p>This function is used to enable or disable IRQ interrupt generation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Interrupt generation is disabled, otherwise it is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a3b957c58ba41520eed7fdb78a5a537b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupIntrEnableVic </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable VIC. </p>
<p>This function is used to enable or disable the VIC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=VIC is disabled, otherwise it is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="af19277e3aa5c8b792b76bb56a79b3fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupMpuCfgRegion </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regionNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddrRegVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sizeRegVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>accessCtrlRegVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure an MPU region. </p>
<p>Requirement: REQ_TAG(PRSDK-1663) Design: did_csl_core_mpu_configure</p>
<p>This function is used to configure an MPU region.</p>
<p>The value arguments provided to this function are directly written into the corresponding R5 system register. As a result, the values must be constructed per the expected register format.</p>
<p>See the "MPU memory region programming registers" section of the ARM Cortex R5 TRM for more information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regionNum</td><td>[IN] Region number </td></tr>
    <tr><td class="paramname">baseAddrRegVal</td><td>[IN] Value written to the MPU Region Base Address Register </td></tr>
    <tr><td class="paramname">sizeRegVal</td><td>[IN] Value written to the MPU Size and Enable Register </td></tr>
    <tr><td class="paramname">accessCtrlRegVal</td><td>[IN] Value written to the MPU Region Access Control Register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a19d6563b1954f342a172b64cda73b455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5StartupMpuEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable the Memory Protection Unit (MPU) </p>
<p>Requirement: REQ_TAG(PRSDK-1663) Design: did_csl_core_mpu_configure</p>
<p>This function is used to enable or disable the MPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=MPU is disabled, otherwise MPU is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="aea19d0e9a7903fdcbfe5a1a7f801b692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_armR5StartupReadMpidrReg </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the contents fo MPIDR register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>contents of MPIDR register Please NOTE that this function has to be called in privileged mode only </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
