{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_pif.v@112:122@HdlIdDef", "\n  // internal registers\n\n  reg     [ 2:0]                  transfer_state = 3'h0;\n  reg     [ 2:0]                  transfer_state_next = 3'h0;\n  reg     [ 1:0]                  counter = 2'h0;\n  reg     [ 4:0]                  burst_counter = 5'h0;\n\n  reg                             wr_req_d = 1'h0;\n  reg                             rd_req_d = 1'h0;\n  reg                             rd_conv_d = 1'h0;\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_pif.v@113:123", "  // internal registers\n\n  reg     [ 2:0]                  transfer_state = 3'h0;\n  reg     [ 2:0]                  transfer_state_next = 3'h0;\n  reg     [ 1:0]                  counter = 2'h0;\n  reg     [ 4:0]                  burst_counter = 5'h0;\n\n  reg                             wr_req_d = 1'h0;\n  reg                             rd_req_d = 1'h0;\n  reg                             rd_conv_d = 1'h0;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616_pif.v@115:125", "  reg     [ 2:0]                  transfer_state = 3'h0;\n  reg     [ 2:0]                  transfer_state_next = 3'h0;\n  reg     [ 1:0]                  counter = 2'h0;\n  reg     [ 4:0]                  burst_counter = 5'h0;\n\n  reg                             wr_req_d = 1'h0;\n  reg                             rd_req_d = 1'h0;\n  reg                             rd_conv_d = 1'h0;\n\n  reg                             xfer_req_d = 1'h0;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616_pif.v@111:121", "                        CS_HIGH = 3'h6;\n\n  // internal registers\n\n  reg     [ 2:0]                  transfer_state = 3'h0;\n  reg     [ 2:0]                  transfer_state_next = 3'h0;\n  reg     [ 1:0]                  counter = 2'h0;\n  reg     [ 4:0]                  burst_counter = 5'h0;\n\n  reg                             wr_req_d = 1'h0;\n  reg                             rd_req_d = 1'h0;\n"], ["hdl/library/axi_ad7616/axi_ad7616_pif.v@110:120", "                        CNTRL1_HIGH = 3'h5,\n                        CS_HIGH = 3'h6;\n\n  // internal registers\n\n  reg     [ 2:0]                  transfer_state = 3'h0;\n  reg     [ 2:0]                  transfer_state_next = 3'h0;\n  reg     [ 1:0]                  counter = 2'h0;\n  reg     [ 4:0]                  burst_counter = 5'h0;\n\n  reg                             wr_req_d = 1'h0;\n"], ["hdl/library/axi_ad7616/axi_ad7616_pif.v@116:126", "  reg     [ 2:0]                  transfer_state_next = 3'h0;\n  reg     [ 1:0]                  counter = 2'h0;\n  reg     [ 4:0]                  burst_counter = 5'h0;\n\n  reg                             wr_req_d = 1'h0;\n  reg                             rd_req_d = 1'h0;\n  reg                             rd_conv_d = 1'h0;\n\n  reg                             xfer_req_d = 1'h0;\n\n  reg     [15:0]                  data_out_a = 16'h0;\n"], ["hdl/library/axi_ad7616/axi_ad7616_pif.v@117:127", "  reg     [ 1:0]                  counter = 2'h0;\n  reg     [ 4:0]                  burst_counter = 5'h0;\n\n  reg                             wr_req_d = 1'h0;\n  reg                             rd_req_d = 1'h0;\n  reg                             rd_conv_d = 1'h0;\n\n  reg                             xfer_req_d = 1'h0;\n\n  reg     [15:0]                  data_out_a = 16'h0;\n  reg     [15:0]                  data_out_b = 16'h0;\n"]], "Diff Content": {"Delete": [[117, "  reg     [ 1:0]                  counter = 2'h0;\n"]], "Add": [[117, "  reg     [ 1:0]                  width_counter = 2'h0;\n"]]}}