{
  "sha": "a04973848dc529f4eeb3bd198251da9faf01e2a2",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YTA0OTczODQ4ZGM1MjlmNGVlYjNiZDE5ODI1MWRhOWZhZjAxZTJhMg==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-03-06T07:49:45Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-03-06T07:49:45Z"
    },
    "message": "x86: add missing IgnoreSize\n\nFor proper code generation in 16-bit mode (or to avoid the \"same type of\nprefix used twice\" diagnostic there), IgnoreSize is needed on certain\ntemplates allowing for just 32-(and maybe 64-)bit operands.\n\nBeyond adding tests for the previously broken cases, also add ones for\nthe previously working cases where IgnoreSize is needed for the same\nreason (leaving out MPX for now, as that'll require an assembler change\nfirst). Some minor adjustments to tests get done such that re-use of the\nsame code for 16-bit code generation testing becomes easier.",
    "tree": {
      "sha": "f7e4b224ceb9b08b308c679c70edf25501625a53",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/f7e4b224ceb9b08b308c679c70edf25501625a53"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/a04973848dc529f4eeb3bd198251da9faf01e2a2",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a04973848dc529f4eeb3bd198251da9faf01e2a2",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/a04973848dc529f4eeb3bd198251da9faf01e2a2",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a04973848dc529f4eeb3bd198251da9faf01e2a2/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "b630c145c07e1995ea5442025f15e57a617b2560",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/b630c145c07e1995ea5442025f15e57a617b2560",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/b630c145c07e1995ea5442025f15e57a617b2560"
    }
  ],
  "stats": {
    "total": 388,
    "additions": 330,
    "deletions": 58
  },
  "files": [
    {
      "sha": "28af680ce643d88296aec38de6d051616f21cf60",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 21,
      "deletions": 0,
      "changes": 21,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -1,3 +1,24 @@\n+2020-03-06  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,\n+\ttestsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,\n+\ttestsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,\n+\ttestsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,\n+\t* testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases\n+\tas well as a BSWAP one.\n+\t* testsuite/gas/i386/rdpid.s: Add 16-bit case.\n+\t* testsuite/gas/i386/sse2-16bit.s: Cover more insns.\n+\t* testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,\n+\ttestsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,\n+\ttestsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,\n+\ttestsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,\n+\ttestsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,\n+\ttestsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,\n+\ttestsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,\n+\ttestsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,\n+\ttestsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,\n+\ttestsuite/gas/i386/vmx.d: Adjust expectations.\n+\n 2020-03-06  Jan Beulich  <jbeulich@suse.com>\n \n \t* config/tc-i386.c (md_assemble): Also exclude tpause and umwait"
    },
    {
      "sha": "1de1e8f7634230c03afed0dc995d0663cf42ba58",
      "filename": "gas/testsuite/gas/i386/adx-intel.d",
      "status": "modified",
      "additions": 14,
      "deletions": 4,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/adx-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/adx-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/adx-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -20,12 +20,22 @@ Disassembly of section .text:\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 00       \tadox   eax,DWORD PTR \\[eax\\]\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 ca       \tadox   ecx,edx\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 00       \tadox   eax,DWORD PTR \\[eax\\]\n-[       ]*[a-f0-9]+:\t66 0f 38 f6 82 8f 01 00 00 \tadcx   eax,DWORD PTR \\[edx\\+0x18f\\]\n+[       ]*[a-f0-9]+:\t66 0f 38 f6 42 24    \tadcx   eax,DWORD PTR \\[edx\\+0x24\\]\n [       ]*[a-f0-9]+:\t66 0f 38 f6 d1       \tadcx   edx,ecx\n-[       ]*[a-f0-9]+:\t66 0f 38 f6 94 f4 c0 1d fe ff \tadcx   edx,DWORD PTR \\[esp\\+esi\\*8-0x1e240\\]\n+[       ]*[a-f0-9]+:\t66 0f 38 f6 54 f4 f4 \tadcx   edx,DWORD PTR \\[esp\\+esi\\*8-0xc\\]\n [       ]*[a-f0-9]+:\t66 0f 38 f6 00       \tadcx   eax,DWORD PTR \\[eax\\]\n-[       ]*[a-f0-9]+:\tf3 0f 38 f6 82 8f 01 00 00 \tadox   eax,DWORD PTR \\[edx\\+0x18f\\]\n+[       ]*[a-f0-9]+:\tf3 0f 38 f6 42 24    \tadox   eax,DWORD PTR \\[edx\\+0x24\\]\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 d1       \tadox   edx,ecx\n-[       ]*[a-f0-9]+:\tf3 0f 38 f6 94 f4 c0 1d fe ff \tadox   edx,DWORD PTR \\[esp\\+esi\\*8-0x1e240\\]\n+[       ]*[a-f0-9]+:\tf3 0f 38 f6 54 f4 f4 \tadox   edx,DWORD PTR \\[esp\\+esi\\*8-0xc\\]\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 00       \tadox   eax,DWORD PTR \\[eax\\]\n+[       ]*[a-f0-9]+:\t67 66 0f 38 f6 42 24 \tadcx   eax,DWORD PTR \\[bp\\+si\\+0x24\\]\n+[       ]*[a-f0-9]+:\t66 0f 38 f6 d1       \tadcx   edx,ecx\n+[       ]*[a-f0-9]+:\t67 66 0f 38 f6 54 f4 \tadcx   edx,DWORD PTR \\[si-0xc\\]\n+[       ]*[a-f0-9]+:\tf4                   \thlt *\n+[       ]*[a-f0-9]+:\t67 66 0f 38 f6 00    \tadcx   eax,DWORD PTR \\[bx\\+si\\]\n+[       ]*[a-f0-9]+:\t67 f3 0f 38 f6 42 24 \tadox   eax,DWORD PTR \\[bp\\+si\\+0x24\\]\n+[       ]*[a-f0-9]+:\tf3 0f 38 f6 d1       \tadox   edx,ecx\n+[       ]*[a-f0-9]+:\t67 f3 0f 38 f6 54 f4 \tadox   edx,DWORD PTR \\[si-0xc\\]\n+[       ]*[a-f0-9]+:\tf4                   \thlt *\n+[       ]*[a-f0-9]+:\t67 f3 0f 38 f6 00    \tadox   eax,DWORD PTR \\[bx\\+si\\]\n #pass"
    },
    {
      "sha": "2c54be37d4e0653247c6a82e9a1c23cc4ec29ee8",
      "filename": "gas/testsuite/gas/i386/adx.d",
      "status": "modified",
      "additions": 14,
      "deletions": 4,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/adx.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/adx.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/adx.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -19,12 +19,22 @@ Disassembly of section .text:\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 00       \tadox   \\(%eax\\),%eax\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 ca       \tadox   %edx,%ecx\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 00       \tadox   \\(%eax\\),%eax\n-[       ]*[a-f0-9]+:\t66 0f 38 f6 82 8f 01 00 00 \tadcx   0x18f\\(%edx\\),%eax\n+[       ]*[a-f0-9]+:\t66 0f 38 f6 42 24    \tadcx   0x24\\(%edx\\),%eax\n [       ]*[a-f0-9]+:\t66 0f 38 f6 d1       \tadcx   %ecx,%edx\n-[       ]*[a-f0-9]+:\t66 0f 38 f6 94 f4 c0 1d fe ff \tadcx   -0x1e240\\(%esp,%esi,8\\),%edx\n+[       ]*[a-f0-9]+:\t66 0f 38 f6 54 f4 f4 \tadcx   -0xc\\(%esp,%esi,8\\),%edx\n [       ]*[a-f0-9]+:\t66 0f 38 f6 00       \tadcx   \\(%eax\\),%eax\n-[       ]*[a-f0-9]+:\tf3 0f 38 f6 82 8f 01 00 00 \tadox   0x18f\\(%edx\\),%eax\n+[       ]*[a-f0-9]+:\tf3 0f 38 f6 42 24    \tadox   0x24\\(%edx\\),%eax\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 d1       \tadox   %ecx,%edx\n-[       ]*[a-f0-9]+:\tf3 0f 38 f6 94 f4 c0 1d fe ff \tadox   -0x1e240\\(%esp,%esi,8\\),%edx\n+[       ]*[a-f0-9]+:\tf3 0f 38 f6 54 f4 f4 \tadox   -0xc\\(%esp,%esi,8\\),%edx\n [       ]*[a-f0-9]+:\tf3 0f 38 f6 00       \tadox   \\(%eax\\),%eax\n+[       ]*[a-f0-9]+:\t67 66 0f 38 f6 42 24 \tadcx   0x24\\(%bp,%si\\),%eax\n+[       ]*[a-f0-9]+:\t66 0f 38 f6 d1       \tadcx   %ecx,%edx\n+[       ]*[a-f0-9]+:\t67 66 0f 38 f6 54 f4 \tadcx   -0xc\\(%si\\),%edx\n+[       ]*[a-f0-9]+:\tf4                   \thlt *\n+[       ]*[a-f0-9]+:\t67 66 0f 38 f6 00    \tadcx   \\(%bx,%si\\),%eax\n+[       ]*[a-f0-9]+:\t67 f3 0f 38 f6 42 24 \tadox   0x24\\(%bp,%si\\),%eax\n+[       ]*[a-f0-9]+:\tf3 0f 38 f6 d1       \tadox   %ecx,%edx\n+[       ]*[a-f0-9]+:\t67 f3 0f 38 f6 54 f4 \tadox   -0xc\\(%si\\),%edx\n+[       ]*[a-f0-9]+:\tf4                   \thlt *\n+[       ]*[a-f0-9]+:\t67 f3 0f 38 f6 00    \tadox   \\(%bx,%si\\),%eax\n #pass"
    },
    {
      "sha": "a474d9403f3289ed875f6d05653452726ec3b67e",
      "filename": "gas/testsuite/gas/i386/adx.s",
      "status": "modified",
      "additions": 7,
      "deletions": 4,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/adx.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/adx.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/adx.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -17,14 +17,17 @@ _start:\n         adoxl   (%eax), %eax\n \n \t.intel_syntax noprefix\n+\t.rept 2\n \n-        adcx    eax, DWORD PTR [edx+399]\n+        adcx    eax, DWORD PTR [edx+36]\n         adcx    edx, ecx\n-        adcx    edx, DWORD PTR [esp+esi*8-123456]\n+        adcx    edx, DWORD PTR [esp+esi*8-12]\n         adcx    eax, DWORD PTR [eax]\n \n-        adox    eax, DWORD PTR [edx+399]\n+        adox    eax, DWORD PTR [edx+36]\n         adox    edx, ecx\n-        adox    edx, DWORD PTR [esp+esi*8-123456]\n+        adox    edx, DWORD PTR [esp+esi*8-12]\n         adox    eax, DWORD PTR [eax]\n \n+\t.code16\n+\t.endr"
    },
    {
      "sha": "787d6d218baf49b14c5c54006a4c4b228b5584e2",
      "filename": "gas/testsuite/gas/i386/cet-intel.d",
      "status": "modified",
      "additions": 19,
      "deletions": 3,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/cet-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/cet-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/cet-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -21,13 +21,29 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tf3 0f ae e9          \tincsspd ecx\n  +[a-f0-9]+:\tf3 0f 1e c9          \trdsspd ecx\n  +[a-f0-9]+:\tf3 0f 01 ea          \tsaveprevssp \n- +[a-f0-9]+:\tf3 0f 01 2c 01       \trstorssp QWORD PTR \\[ecx\\+eax\\*1\\]\n+ +[a-f0-9]+:\tf3 0f 01 6c 01 90    \trstorssp QWORD PTR \\[ecx\\+eax\\*1-0x70\\]\n  +[a-f0-9]+:\t0f 38 f6 02          \twrssd  \\[edx\\],eax\n  +[a-f0-9]+:\t0f 38 f6 10          \twrssd  \\[eax\\],edx\n  +[a-f0-9]+:\t66 0f 38 f5 14 2f    \twrussd \\[edi\\+ebp\\*1\\],edx\n- +[a-f0-9]+:\t66 0f 38 f5 3c 2a    \twrussd \\[edx\\+ebp\\*1\\],edi\n+ +[a-f0-9]+:\t66 0f 38 f5 3c 0e    \twrussd \\[esi\\+ecx\\*1\\],edi\n  +[a-f0-9]+:\tf3 0f 01 e8          \tsetssbsy \n- +[a-f0-9]+:\tf3 0f ae 34 04       \tclrssbsy QWORD PTR \\[esp\\+eax\\*1\\]\n+ +[a-f0-9]+:\tf3 0f ae 34 44       \tclrssbsy QWORD PTR \\[esp\\+eax\\*2\\]\n  +[a-f0-9]+:\tf3 0f 1e fa          \tendbr64 \n  +[a-f0-9]+:\tf3 0f 1e fb          \tendbr32 \n+ +[a-f0-9]+:\tf3 0f ae e9          \tincsspd ecx\n+ +[a-f0-9]+:\tf3 0f 1e c9          \trdsspd ecx\n+ +[a-f0-9]+:\tf3 0f 01 ea          \tsaveprevssp *\n+ +[a-f0-9]+:\t67 f3 0f 01 6c 01    \trstorssp QWORD PTR \\[si\\+0x1\\]\n+ +[a-f0-9]+:\t90                   \tnop *\n+ +[a-f0-9]+:\t67 0f 38 f6 02       \twrssd  \\[bp\\+si\\],eax\n+ +[a-f0-9]+:\t67 0f 38 f6 10       \twrssd  \\[bx\\+si\\],edx\n+ +[a-f0-9]+:\t67 66 0f 38 f5 14    \twrussd \\[si\\],edx\n+ +[a-f0-9]+:\t2f                   \tdas *\n+ +[a-f0-9]+:\t67 66 0f 38 f5 3c    \twrussd \\[si\\],edi\n+ +[a-f0-9]+:\t0e                   \tpush   cs\n+ +[a-f0-9]+:\tf3 0f 01 e8          \tsetssbsy *\n+ +[a-f0-9]+:\t67 f3 0f ae 34       \tclrssbsy QWORD PTR \\[si\\]\n+ +[a-f0-9]+:\t44                   \tinc    esp\n+ +[a-f0-9]+:\tf3 0f 1e fa          \tendbr64 *\n+ +[a-f0-9]+:\tf3 0f 1e fb          \tendbr32 *\n #pass"
    },
    {
      "sha": "b0a23b8028b075499f6271de743ca2a3b0b42522",
      "filename": "gas/testsuite/gas/i386/cet.d",
      "status": "modified",
      "additions": 19,
      "deletions": 3,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/cet.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/cet.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/cet.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -19,13 +19,29 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tf3 0f ae e9          \tincsspd %ecx\n  +[a-f0-9]+:\tf3 0f 1e c9          \trdsspd %ecx\n  +[a-f0-9]+:\tf3 0f 01 ea          \tsaveprevssp \n- +[a-f0-9]+:\tf3 0f 01 2c 01       \trstorssp \\(%ecx,%eax,1\\)\n+ +[a-f0-9]+:\tf3 0f 01 6c 01 90    \trstorssp -0x70\\(%ecx,%eax,1\\)\n  +[a-f0-9]+:\t0f 38 f6 02          \twrssd  %eax,\\(%edx\\)\n  +[a-f0-9]+:\t0f 38 f6 10          \twrssd  %edx,\\(%eax\\)\n  +[a-f0-9]+:\t66 0f 38 f5 14 2f    \twrussd %edx,\\(%edi,%ebp,1\\)\n- +[a-f0-9]+:\t66 0f 38 f5 3c 2a    \twrussd %edi,\\(%edx,%ebp,1\\)\n+ +[a-f0-9]+:\t66 0f 38 f5 3c 0e    \twrussd %edi,\\(%esi,%ecx,1\\)\n  +[a-f0-9]+:\tf3 0f 01 e8          \tsetssbsy \n- +[a-f0-9]+:\tf3 0f ae 34 04       \tclrssbsy \\(%esp,%eax,1\\)\n+ +[a-f0-9]+:\tf3 0f ae 34 44       \tclrssbsy \\(%esp,%eax,2\\)\n  +[a-f0-9]+:\tf3 0f 1e fa          \tendbr64 \n  +[a-f0-9]+:\tf3 0f 1e fb          \tendbr32 \n+ +[a-f0-9]+:\tf3 0f ae e9          \tincsspd %ecx\n+ +[a-f0-9]+:\tf3 0f 1e c9          \trdsspd %ecx\n+ +[a-f0-9]+:\tf3 0f 01 ea          \tsaveprevssp *\n+ +[a-f0-9]+:\t67 f3 0f 01 6c 01    \trstorssp 0x1\\(%si\\)\n+ +[a-f0-9]+:\t90                   \tnop *\n+ +[a-f0-9]+:\t67 0f 38 f6 02       \twrssd  %eax,\\(%bp,%si\\)\n+ +[a-f0-9]+:\t67 0f 38 f6 10       \twrssd  %edx,\\(%bx,%si\\)\n+ +[a-f0-9]+:\t67 66 0f 38 f5 14    \twrussd %edx,\\(%si\\)\n+ +[a-f0-9]+:\t2f                   \tdas *\n+ +[a-f0-9]+:\t67 66 0f 38 f5 3c    \twrussd %edi,\\(%si\\)\n+ +[a-f0-9]+:\t0e                   \tpush   %cs\n+ +[a-f0-9]+:\tf3 0f 01 e8          \tsetssbsy *\n+ +[a-f0-9]+:\t67 f3 0f ae 34       \tclrssbsy \\(%si\\)\n+ +[a-f0-9]+:\t44                   \tinc    %esp\n+ +[a-f0-9]+:\tf3 0f 1e fa          \tendbr64 *\n+ +[a-f0-9]+:\tf3 0f 1e fb          \tendbr32 *\n #pass"
    },
    {
      "sha": "1c3a50fedd2243e2b2aa1a47c0c8b0bd0676a15b",
      "filename": "gas/testsuite/gas/i386/cet.s",
      "status": "modified",
      "additions": 6,
      "deletions": 3,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/cet.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/cet.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/cet.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -13,15 +13,18 @@ _start:\n \tendbr32\n \n \t.intel_syntax noprefix\n+\t.rept 2\n \tincsspd ecx\n \trdsspd ecx\n \tsaveprevssp\n-\trstorssp QWORD PTR [ecx + eax]\n+\trstorssp QWORD PTR [ecx + eax - 0x70]\n \twrssd [edx],eax\n \twrssd dword ptr [eax],edx\n \twrussd [edi + ebp],edx\n-\twrussd dword ptr [edx + ebp],edi\n+\twrussd dword ptr [esi + ecx],edi\n \tsetssbsy\n-\tclrssbsy QWORD PTR [esp + eax]\n+\tclrssbsy QWORD PTR [esp + eax * 2]\n \tendbr64\n \tendbr32\n+\t.code16\n+\t.endr"
    },
    {
      "sha": "246be486ba8d9da4c4f46c2b7a8d68e9edfaaa46",
      "filename": "gas/testsuite/gas/i386/code16.d",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/code16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/code16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/code16.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -10,6 +10,13 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tf3 66 a7             \trepz cmpsl %es:\\(%di\\),%ds:\\(%si\\)\n  +[a-f0-9]+:\t66 f3 a5             \trep movsl %ds:\\(%si\\),%es:\\(%di\\)\n  +[a-f0-9]+:\t66 f3 a7             \trepz cmpsl %es:\\(%di\\),%ds:\\(%si\\)\n+ +[a-f0-9]+:\t0f 20 d1             \tmov    %cr2,%ecx\n+ +[a-f0-9]+:\t0f 22 d1             \tmov    %ecx,%cr2\n+ +[a-f0-9]+:\t0f 21 d1             \tmov    %d[br]2,%ecx\n+ +[a-f0-9]+:\t0f 23 d1             \tmov    %ecx,%d[br]2\n+ +[a-f0-9]+:\t0f 24 d1             \tmov    %tr2,%ecx\n+ +[a-f0-9]+:\t0f 26 d1             \tmov    %ecx,%tr2\n+ +[a-f0-9]+:\t66 0f c9             \tbswap  %ecx\n  +[a-f0-9]+:\t66 f3 a5             \trep movsl %ds:\\(%si\\),%es:\\(%di\\)\n  +[a-f0-9]+:\t66 f3 a7             \trepz cmpsl %es:\\(%di\\),%ds:\\(%si\\)\n #pass"
    },
    {
      "sha": "407bb45f9fea8d781232b9d2a30f4be16461d452",
      "filename": "gas/testsuite/gas/i386/code16.s",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/code16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/code16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/code16.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -4,6 +4,18 @@\n \trep; cmpsd\n \trep movsd %ds:(%si),%es:(%di)\n \trep cmpsd %es:(%di),%ds:(%si)\n+\n+\tmov\t%cr2, %ecx\n+\tmov\t%ecx, %cr2\n+\n+\tmov\t%dr2, %ecx\n+\tmov\t%ecx, %dr2\n+\n+\tmov\t%tr2, %ecx\n+\tmov\t%ecx, %tr2\n+\n+\tbswap\t%ecx\n+\n \t.intel_syntax noprefix\n \trep movsd dword ptr es:[di], dword ptr ds:[si]\n \trep cmpsd dword ptr ds:[si], dword ptr es:[di]"
    },
    {
      "sha": "4057d9663bd3474eb120128dd2d71aea744df4bb",
      "filename": "gas/testsuite/gas/i386/ept-intel.d",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ept-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ept-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ept-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -11,4 +11,8 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 38 81 19       \tinvvpid ebx,OWORD PTR \\[ecx\\]\n [ \t]*[a-f0-9]+:\t66 0f 38 80 19       \tinvept ebx,OWORD PTR \\[ecx\\]\n [ \t]*[a-f0-9]+:\t66 0f 38 81 19       \tinvvpid ebx,OWORD PTR \\[ecx\\]\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 80 19    \tinvept ebx,OWORD PTR \\[bx\\+di\\]\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 81 19    \tinvvpid ebx,OWORD PTR \\[bx\\+di\\]\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 80 19    \tinvept ebx,OWORD PTR \\[bx\\+di\\]\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 81 19    \tinvvpid ebx,OWORD PTR \\[bx\\+di\\]\n #pass"
    },
    {
      "sha": "1889f57089dfc75284e5737e0c16d36888c61825",
      "filename": "gas/testsuite/gas/i386/ept.d",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ept.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ept.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ept.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -10,4 +10,8 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 38 81 19       \tinvvpid \\(%ecx\\),%ebx\n [ \t]*[a-f0-9]+:\t66 0f 38 80 19       \tinvept \\(%ecx\\),%ebx\n [ \t]*[a-f0-9]+:\t66 0f 38 81 19       \tinvvpid \\(%ecx\\),%ebx\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 80 19    \tinvept \\(%bx,%di\\),%ebx\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 81 19    \tinvvpid \\(%bx,%di\\),%ebx\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 80 19    \tinvept \\(%bx,%di\\),%ebx\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 81 19    \tinvvpid \\(%bx,%di\\),%ebx\n #pass"
    },
    {
      "sha": "e8f0b9a609d50d4449b20e404d3543e3670b588d",
      "filename": "gas/testsuite/gas/i386/ept.s",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ept.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ept.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ept.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -1,9 +1,15 @@\n # Check EPT instructions\n \t.text\n _start:\n+\t.rept 2\n+\n \tinvept\t(%ecx), %ebx\n \tinvvpid\t(%ecx), %ebx\n \n \t.intel_syntax noprefix\n \tinvept ebx, oword ptr [ecx]\n \tinvvpid ebx, oword ptr [ecx]\n+\n+\t.att_syntax prefix\n+\t.code16\n+\t.endr"
    },
    {
      "sha": "84e2ff6608439a5ad6af7bec937b93f21649a8ab",
      "filename": "gas/testsuite/gas/i386/fsgs-intel.d",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/fsgs-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/fsgs-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/fsgs-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -16,4 +16,12 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\tf3 0f ae cb          \trdgsbase ebx\n [ \t]*[a-f0-9]+:\tf3 0f ae d3          \twrfsbase ebx\n [ \t]*[a-f0-9]+:\tf3 0f ae db          \twrgsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae c3          \trdfsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae cb          \trdgsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae d3          \twrfsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae db          \twrgsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae c3          \trdfsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae cb          \trdgsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae d3          \twrfsbase ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae db          \twrgsbase ebx\n #pass"
    },
    {
      "sha": "f7b0d0f89bd7aec3ab5325ba95b85bcb05f894e3",
      "filename": "gas/testsuite/gas/i386/fsgs.d",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/fsgs.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/fsgs.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/fsgs.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -15,4 +15,12 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\tf3 0f ae cb          \trdgsbase %ebx\n [ \t]*[a-f0-9]+:\tf3 0f ae d3          \twrfsbase %ebx\n [ \t]*[a-f0-9]+:\tf3 0f ae db          \twrgsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae c3          \trdfsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae cb          \trdgsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae d3          \twrfsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae db          \twrgsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae c3          \trdfsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae cb          \trdgsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae d3          \twrfsbase %ebx\n+[ \t]*[a-f0-9]+:\tf3 0f ae db          \twrgsbase %ebx\n #pass"
    },
    {
      "sha": "92473a847906de486d5b236281b52c042c989bc2",
      "filename": "gas/testsuite/gas/i386/fsgs.s",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/fsgs.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/fsgs.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/fsgs.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -2,6 +2,7 @@\n \n \t.text\n foo:\n+\t.rept 2\n \trdfsbase %ebx\n \trdgsbase %ebx\n \twrfsbase %ebx\n@@ -12,3 +13,7 @@ foo:\n \trdgsbase ebx\n \twrfsbase ebx\n \twrgsbase ebx\n+\n+\t.att_syntax prefix\n+\t.code16\n+\t.endr"
    },
    {
      "sha": "28cee1a2d8133d393aaf143561119ad46e535cb4",
      "filename": "gas/testsuite/gas/i386/invpcid-intel.d",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/invpcid-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/invpcid-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/invpcid-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -12,4 +12,7 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 38 82 10       \tinvpcid edx,\\[eax\\]\n [ \t]*[a-f0-9]+:\t66 0f 38 82 10       \tinvpcid edx,\\[eax\\]\n [ \t]*[a-f0-9]+:\t66 0f 38 82 10       \tinvpcid edx,\\[eax\\]\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 82 10    \tinvpcid edx,\\[bx\\+si\\]\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 82 10    \tinvpcid edx,\\[bx\\+si\\]\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 82 10    \tinvpcid edx,\\[bx\\+si\\]\n #pass"
    },
    {
      "sha": "d40037c25d30110b2badee0dbf550e489123bcc5",
      "filename": "gas/testsuite/gas/i386/invpcid.d",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/invpcid.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/invpcid.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/invpcid.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -11,4 +11,7 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 38 82 10       \tinvpcid \\(%eax\\),%edx\n [ \t]*[a-f0-9]+:\t66 0f 38 82 10       \tinvpcid \\(%eax\\),%edx\n [ \t]*[a-f0-9]+:\t66 0f 38 82 10       \tinvpcid \\(%eax\\),%edx\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 82 10    \tinvpcid \\(%bx,%si\\),%edx\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 82 10    \tinvpcid \\(%bx,%si\\),%edx\n+[ \t]*[a-f0-9]+:\t67 66 0f 38 82 10    \tinvpcid \\(%bx,%si\\),%edx\n #pass"
    },
    {
      "sha": "452c3c2fddc1e00cf50c4f0bf736415677dd6934",
      "filename": "gas/testsuite/gas/i386/invpcid.s",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/invpcid.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/invpcid.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/invpcid.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -2,8 +2,14 @@\n \n \t.text\n foo:\n+\t.rept 2\n+\n \tinvpcid\t(%eax), %edx\n \n \t.intel_syntax noprefix\n \tinvpcid\tedx,[eax]\n \tinvpcid\tedx,oword ptr [eax]\n+\n+\t.att_syntax prefix\n+\t.code16\n+\t.endr"
    },
    {
      "sha": "04f58a7892e1f5dea9d61d283fa5a21bb331a138",
      "filename": "gas/testsuite/gas/i386/movdir-intel.d",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/movdir-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/movdir-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/movdir-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -16,4 +16,11 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*0f 38 f9 01[ \t]*movdiri DWORD PTR \\[ecx\\],eax\n [ \t]*[a-f0-9]+:[ \t]*66 0f 38 f8 01[ \t]*movdir64b eax,\\[ecx\\]\n [ \t]*[a-f0-9]+:[ \t]*67 66 0f 38 f8 04[ \t]*movdir64b ax,\\[si\\]\n+[ \t]*[a-f0-9]+:[ \t]*67 0f 38 f9 01[ \t]*movdiri DWORD PTR \\[bx\\+di\\],eax\n+[ \t]*[a-f0-9]+:[ \t]*67 66 0f 38 f8 01[ \t]*movdir64b ax,\\[bx\\+di\\]\n+[ \t]*[a-f0-9]+:[ \t]*66 0f 38 f8 04 67[ \t]*movdir64b eax,\\[edi\\+eiz\\*2\\]\n+[ \t]*[a-f0-9]+:[ \t]*0f 38 f9 01[ \t]*movdiri DWORD PTR \\[ecx\\],eax\n+[ \t]*[a-f0-9]+:[ \t]*67 0f 38 f9 01[ \t]*movdiri DWORD PTR \\[bx\\+di\\],eax\n+[ \t]*[a-f0-9]+:[ \t]*67 66 0f 38 f8 01[ \t]*movdir64b ax,\\[bx\\+di\\]\n+[ \t]*[a-f0-9]+:[ \t]*66 0f 38 f8 04 90[ \t]*movdir64b eax,\\[eax\\+edx\\*4\\]\n #pass"
    },
    {
      "sha": "192dad9920e4d1377d34fb2543fcaf38c5834c0f",
      "filename": "gas/testsuite/gas/i386/movdir.d",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/movdir.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/movdir.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/movdir.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -16,4 +16,11 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*0f 38 f9 01[ \t]*movdiri %eax,\\(%ecx\\)\n [ \t]*[a-f0-9]+:[ \t]*66 0f 38 f8 01[ \t]*movdir64b \\(%ecx\\),%eax\n [ \t]*[a-f0-9]+:[ \t]*67 66 0f 38 f8 04[ \t]*movdir64b \\(%si\\),%ax\n+[ \t]*[a-f0-9]+:[ \t]*67 0f 38 f9 01[ \t]*movdiri %eax,\\(%bx,%di\\)\n+[ \t]*[a-f0-9]+:[ \t]*67 66 0f 38 f8 01[ \t]*movdir64b \\(%bx,%di\\),%ax\n+[ \t]*[a-f0-9]+:[ \t]*66 0f 38 f8 04 67[ \t]*movdir64b \\(%edi,%eiz,2\\),%eax\n+[ \t]*[a-f0-9]+:[ \t]*0f 38 f9 01[ \t]*movdiri %eax,\\(%ecx\\)\n+[ \t]*[a-f0-9]+:[ \t]*67 0f 38 f9 01[ \t]*movdiri %eax,\\(%bx,%di\\)\n+[ \t]*[a-f0-9]+:[ \t]*67 66 0f 38 f8 01[ \t]*movdir64b \\(%bx,%di\\),%ax\n+[ \t]*[a-f0-9]+:[ \t]*66 0f 38 f8 04 90[ \t]*movdir64b \\(%eax,%edx,4\\),%eax\n #pass"
    },
    {
      "sha": "29c381ca23c5cd1824f0233e7793c543eb609f6f",
      "filename": "gas/testsuite/gas/i386/movdir.s",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/movdir.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/movdir.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/movdir.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -3,6 +3,7 @@\n \t.allow_index_reg\n \t.text\n _start:\n+\t.rept 2\n \tmovdiri %eax, (%ecx)\n \tmovdir64b (%ecx),%eax\n \tmovdir64b (%si),%ax\n@@ -12,3 +13,9 @@ _start:\n \tmovdiri dword ptr [ecx], eax\n \tmovdir64b eax,[ecx]\n \tmovdir64b ax,[si]\n+\n+\t.att_syntax prefix\n+\t.code16\n+\t.endr\n+\n+\tnop"
    },
    {
      "sha": "b53451456962d573eec5551a8fb4ba1d8cf31356",
      "filename": "gas/testsuite/gas/i386/ptwrite-intel.d",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ptwrite-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ptwrite-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ptwrite-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -16,4 +16,11 @@ Disassembly of section \\.text:\n  +[a-f0-9]+:\tf3 0f ae e1          \tptwrite ecx\n  +[a-f0-9]+:\tf3 0f ae 21          \tptwrite DWORD PTR \\[ecx\\]\n  +[a-f0-9]+:\tf3 0f ae 21          \tptwrite DWORD PTR \\[ecx\\]\n+ +[a-f0-9]+:\tf3 0f ae e1          \tptwrite ecx\n+ +[a-f0-9]+:\tf3 0f ae e1          \tptwrite ecx\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwrite DWORD PTR \\[bx\\+di\\]\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwrite DWORD PTR \\[bx\\+di\\]\n+ +[a-f0-9]+:\tf3 0f ae e1          \tptwrite ecx\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwrite DWORD PTR \\[bx\\+di\\]\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwrite DWORD PTR \\[bx\\+di\\]\n #pass"
    },
    {
      "sha": "a2349240a00b66829f2cc2845e7c0a112d4b2d52",
      "filename": "gas/testsuite/gas/i386/ptwrite.d",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ptwrite.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ptwrite.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ptwrite.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -16,4 +16,11 @@ Disassembly of section \\.text:\n  +[a-f0-9]+:\tf3 0f ae e1          \tptwrite %ecx\n  +[a-f0-9]+:\tf3 0f ae 21          \tptwritel \\(%ecx\\)\n  +[a-f0-9]+:\tf3 0f ae 21          \tptwritel \\(%ecx\\)\n+ +[a-f0-9]+:\tf3 0f ae e1          \tptwrite %ecx\n+ +[a-f0-9]+:\tf3 0f ae e1          \tptwrite %ecx\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwritel \\(%bx,%di\\)\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwritel \\(%bx,%di\\)\n+ +[a-f0-9]+:\tf3 0f ae e1          \tptwrite %ecx\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwritel \\(%bx,%di\\)\n+ +[a-f0-9]+:\t67 f3 0f ae 21       \tptwritel \\(%bx,%di\\)\n #pass"
    },
    {
      "sha": "8234d07878e78cf15ee6385a32262d11687cd14c",
      "filename": "gas/testsuite/gas/i386/ptwrite.s",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ptwrite.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/ptwrite.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ptwrite.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -2,6 +2,7 @@\n \n \t.text\n _start:\n+\t.rept 2\n \tptwrite %ecx\n \tptwritel %ecx\n \tptwrite (%ecx)\n@@ -11,3 +12,7 @@ _start:\n \tptwrite ecx\n \tptwrite [ecx]\n \tptwrite DWORD PTR [ecx]\n+\n+\t.att_syntax prefix\n+\t.code16\n+\t.endr"
    },
    {
      "sha": "ff9d9de7a7e9491dbf97cc3f1c69cc4128dbbeca",
      "filename": "gas/testsuite/gas/i386/rdpid-intel.d",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/rdpid-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/rdpid-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/rdpid-intel.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -8,4 +8,5 @@ Disassembly of section .text:\n \n 0+ <_start>:\n [ \t]*[a-f0-9]+:[ \t]*f3 0f c7 f8[ \t]*rdpid  eax\n+[ \t]*[a-f0-9]+:[ \t]*f3 0f c7 f9[ \t]*rdpid  ecx\n #pass"
    },
    {
      "sha": "d0d786d6c41c91336aba7c613573f845a424aedf",
      "filename": "gas/testsuite/gas/i386/rdpid.d",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/rdpid.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/rdpid.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/rdpid.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -8,4 +8,5 @@ Disassembly of section .text:\n \n 0+ <_start>:\n [ \t]*[a-f0-9]+:[ \t]*f3 0f c7 f8[ \t]*rdpid  %eax\n+[ \t]*[a-f0-9]+:[ \t]*f3 0f c7 f9[ \t]*rdpid  %ecx\n #pass"
    },
    {
      "sha": "b82f2e3b8ce9450cd1eb43685035db15b14c5fbe",
      "filename": "gas/testsuite/gas/i386/rdpid.s",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/rdpid.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/rdpid.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/rdpid.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -3,3 +3,6 @@\n \t.text\n _start:\n \trdpid %eax\n+\n+\t.code16\n+\trdpid %ecx"
    },
    {
      "sha": "5b9fc2caf2ea69fb4d77938c906b812e45536f4c",
      "filename": "gas/testsuite/gas/i386/sse2-16bit.d",
      "status": "modified",
      "additions": 19,
      "deletions": 0,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/sse2-16bit.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/sse2-16bit.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/sse2-16bit.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -164,4 +164,23 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f fb c1          \tpsubq  %xmm1,%xmm0\n [ \t]*[a-f0-9]+:\t67 66 0f fb 00       \tpsubq  \\(%eax\\),%xmm0\n [ \t]*[a-f0-9]+:\t0f 58 2f             \taddps  \\(%bx\\),%xmm5\n+[ \t]*[a-f0-9]+:\tf3 0f 2a d9          \tcvtsi2ss %ecx,%xmm3\n+[ \t]*[a-f0-9]+:\tf3 0f 2d cb          \tcvtss2si %xmm3,%ecx\n+[ \t]*[a-f0-9]+:\tf3 0f 2c cb          \tcvttss2si %xmm3,%ecx\n+[ \t]*[a-f0-9]+:\t66 0f 3a 17 ca 00    \textractps \\$0x0,%xmm1,%edx\n+[ \t]*[a-f0-9]+:\t0f 50 ca             \tmovmskps %xmm2,%ecx\n+[ \t]*[a-f0-9]+:\t66 0f 3a 14 ca 00    \tpextrb \\$0x0,%xmm1,%edx\n+[ \t]*[a-f0-9]+:\t66 0f 3a 16 ca 00    \tpextrd \\$0x0,%xmm1,%edx\n+[ \t]*[a-f0-9]+:\t0f c5 d1 00          \tpextrw \\$0x0,%mm1,%edx\n+[ \t]*[a-f0-9]+:\t66 0f c5 d1 00       \tpextrw \\$0x0,%xmm1,%edx\n+[ \t]*[a-f0-9]+:\t66 0f 3a 20 d1 00    \tpinsrb \\$0x0,%ecx,%xmm2\n+[ \t]*[a-f0-9]+:\t66 0f 3a 22 d1 00    \tpinsrd \\$0x0,%ecx,%xmm2\n+[ \t]*[a-f0-9]+:\t0f c4 d1 00          \tpinsrw \\$0x0,%ecx,%mm2\n+[ \t]*[a-f0-9]+:\t66 0f c4 d1 00       \tpinsrw \\$0x0,%ecx,%xmm2\n+[ \t]*[a-f0-9]+:\t66 0f d7 d3          \tpmovmskb %xmm3,%edx\n+[ \t]*[a-f0-9]+:\tf3 0f 2a 05          \tcvtsi2ssl? \\(%di\\),%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f 3a 17 0d 00    \textractps \\$0x0,%xmm1,\\(%di\\)\n+[ \t]*[a-f0-9]+:\t66 0f 3a 21 05 00    \tinsertps \\$0x0,\\(%di\\),%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f 3a 16 0d 00    \tpextrd \\$0x0,%xmm1,\\(%di\\)\n+[ \t]*[a-f0-9]+:\t66 0f 3a 22 05 00    \tpinsrd \\$0x0,\\(%di\\),%xmm0\n #pass"
    },
    {
      "sha": "bf0e2ddbdddb513b152ad1fc2ada6c98b981e79c",
      "filename": "gas/testsuite/gas/i386/sse2-16bit.s",
      "status": "modified",
      "additions": 22,
      "deletions": 0,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/sse2-16bit.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/sse2-16bit.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/sse2-16bit.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -4,4 +4,26 @@\n \t.include \"sse2.s\"\n \t.att_syntax prefix\n \n+\t# also a few SSE* insns\n \taddps (%bx),%xmm5\n+\tcvtsi2ss %ecx,%xmm3\n+\tcvtss2si %xmm3,%ecx\n+\tcvttss2si %xmm3,%ecx\n+\textractps $0,%xmm1,%edx\n+\tmovmskps %xmm2,%ecx\n+\tpextrb $0,%xmm1,%edx\n+\tpextrd $0,%xmm1,%edx\n+\tpextrw $0,%mm1,%edx\n+\tpextrw $0,%xmm1,%edx\n+\tpinsrb $0,%ecx,%xmm2\n+\tpinsrd $0,%ecx,%xmm2\n+\tpinsrw $0,%ecx,%mm2\n+\tpinsrw $0,%ecx,%xmm2\n+\tpmovmskb %xmm3,%edx\n+\n+\t.intel_syntax noprefix\n+\tcvtsi2ss xmm0, dword ptr [di]\n+\textractps dword ptr [di], xmm1, 0\n+\tinsertps xmm0, dword ptr [di], 0\n+\tpextrd dword ptr [di], xmm1, 0\n+\tpinsrd xmm0, dword ptr [di], 0"
    },
    {
      "sha": "3905b056084c71abafb0057c2e8b83ad8f5f2005",
      "filename": "gas/testsuite/gas/i386/vmx.d",
      "status": "modified",
      "additions": 17,
      "deletions": 1,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/vmx.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/vmx.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/vmx.d?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -22,4 +22,20 @@ Disassembly of section .text:\n   29:\t0f 79 d8 [ \t]*vmwrite %eax,%ebx\n   2c:\t0f 79 18 [ \t]*vmwrite \\(%eax\\),%ebx\n   2f:\t0f 79 18 [ \t]*vmwrite \\(%eax\\),%ebx\n-\t...\n+[ \t]*[a-f0-9]+:\t0f 01 c1[ \t]*vmcall *\n+[ \t]*[a-f0-9]+:\t0f 01 c2[ \t]*vmlaunch *\n+[ \t]*[a-f0-9]+:\t0f 01 c3[ \t]*vmresume *\n+[ \t]*[a-f0-9]+:\t0f 01 c4[ \t]*vmxoff *\n+[ \t]*[a-f0-9]+:\t67 66 0f c7 30[ \t]*vmclear \\(%bx,%si\\)\n+[ \t]*[a-f0-9]+:\t67 0f c7 30[ \t]*vmptrld \\(%bx,%si\\)\n+[ \t]*[a-f0-9]+:\t67 0f c7 38[ \t]*vmptrst \\(%bx,%si\\)\n+[ \t]*[a-f0-9]+:\t67 f3 0f c7 30[ \t]*vmxon  \\(%bx,%si\\)\n+[ \t]*[a-f0-9]+:\t0f 78 c3[ \t]*vmread %eax,%ebx\n+[ \t]*[a-f0-9]+:\t0f 78 c3[ \t]*vmread %eax,%ebx\n+[ \t]*[a-f0-9]+:\t67 0f 78 03[ \t]*vmread %eax,\\(%bp,%di\\)\n+[ \t]*[a-f0-9]+:\t67 0f 78 03[ \t]*vmread %eax,\\(%bp,%di\\)\n+[ \t]*[a-f0-9]+:\t0f 79 d8[ \t]*vmwrite %eax,%ebx\n+[ \t]*[a-f0-9]+:\t0f 79 d8[ \t]*vmwrite %eax,%ebx\n+[ \t]*[a-f0-9]+:\t67 0f 79 18[ \t]*vmwrite \\(%bx,%si\\),%ebx\n+[ \t]*[a-f0-9]+:\t67 0f 79 18[ \t]*vmwrite \\(%bx,%si\\),%ebx\n+#pass"
    },
    {
      "sha": "cea3a0d01740b53c1f9372fc368d05bbdd767f3e",
      "filename": "gas/testsuite/gas/i386/vmx.s",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/vmx.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/gas/testsuite/gas/i386/vmx.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/vmx.s?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -2,6 +2,8 @@\n \n \t.text\n foo:\n+\t.rept 2\n+\n \tvmcall\n \tvmlaunch\n \tvmresume\n@@ -18,4 +20,7 @@ foo:\n \tvmwritel %eax,%ebx\n \tvmwrite (%eax),%ebx\n \tvmwritel (%eax),%ebx\n+\n+\t.code16\n+\t.endr\n \t.p2align\t4,0"
    },
    {
      "sha": "eaf14b3ce4fbcb8a4250045ff669a73bdecf9939",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -1,3 +1,11 @@\n+2020-03-06  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-opc.tbl (movmskps, mwait, vmread, vmwrite, invept,\n+\tinvvpid, invpcid, rdfsbase, rdgsbase, wrfsbase, wrgsbase, adcx,\n+\tadox, mwaitx, rdpid, movdiri): Add IgnoreSize.\n+\t(ptwrite): Split into non-64-bit and 64-bit forms.\n+\t* i386-tbl.h: Re-generate.\n+\n 2020-03-06  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-opc.tbl (tpause, umwait): Add IgnoreSize. Add 3-operand"
    },
    {
      "sha": "c6f7f035ecca18d376be8e50b8001bf7a2e72cc3",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 18,
      "deletions": 18,
      "changes": 36,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -1294,7 +1294,7 @@ movlps, 2, 0x12, None, 1, CpuAVX, Modrm|Vex|VexOpcode=0|VexVVVV=1|VexW=1|IgnoreS\n movlps, 2, 0x13, None, 1, CpuAVX, Modrm|Vex|VexOpcode=0|VexW=1|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|SSE2AVX, { RegXMM, Qword|Unspecified|BaseIndex }\n movlps, 2, 0xf12, None, 2, CpuSSE, D|Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex, RegXMM }\n movmskps, 2, 0x50, None, 1, CpuAVX, Modrm|Vex|VexOpcode=0|VexW=1|No_bSuf|No_wSuf|No_sSuf|No_ldSuf|NoRex64|SSE2AVX, { RegXMM, Reg32|Reg64 }\n-movmskps, 2, 0xf50, None, 2, CpuSSE, Modrm|No_bSuf|No_wSuf|No_sSuf|No_ldSuf|NoRex64, { RegXMM, Reg32|Reg64 }\n+movmskps, 2, 0xf50, None, 2, CpuSSE, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf|NoRex64, { RegXMM, Reg32|Reg64 }\n movntps, 2, 0x2b, None, 1, CpuAVX, Modrm|Vex|VexOpcode=0|VexW=1|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|SSE2AVX, { RegXMM, Xmmword|Unspecified|BaseIndex }\n movntps, 2, 0xf2b, None, 2, CpuSSE, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Xmmword|Unspecified|BaseIndex }\n movntq, 2, 0xfe7, None, 2, CpuSSE|Cpu3dnowA, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoAVX, { RegMMX, Qword|Unspecified|BaseIndex }\n@@ -1588,7 +1588,7 @@ movsldup, 2, 0xf30f12, None, 2, CpuSSE3, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|N\n mwait, 0, 0xf01c9, None, 3, CpuSSE3, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoAVX, { 0 }\n // mwait is very special. AX and CX are always 32 bits.\n // The 64-bit form exists only for compatibility with older gas.\n-mwait, 2, 0xf01c9, None, 3, CpuSSE3, CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64|NoAVX, { Acc|Dword|Qword, RegC|Dword|Qword }\n+mwait, 2, 0xf01c9, None, 3, CpuSSE3, CheckRegSize|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64|NoAVX, { Acc|Dword|Qword, RegC|Dword|Qword }\n \n // VMX instructions.\n \n@@ -1598,9 +1598,9 @@ vmlaunch, 0, 0xf01c2, None, 3, CpuVMX, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|N\n vmresume, 0, 0xf01c3, None, 3, CpuVMX, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n vmptrld, 1, 0xfc7, 0x6, 2, CpuVMX, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64, { Qword|Unspecified|BaseIndex }\n vmptrst, 1, 0xfc7, 0x7, 2, CpuVMX, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64, { Qword|Unspecified|BaseIndex }\n-vmread, 2, 0xf78, None, 2, CpuVMX|CpuNo64, Modrm|No_bSuf|No_wSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32, Reg32|Dword|Unspecified|BaseIndex }\n+vmread, 2, 0xf78, None, 2, CpuVMX|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32, Reg32|Unspecified|BaseIndex }\n vmread, 2, 0xf78, None, 2, CpuVMX|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64, { Reg64, Reg64|Qword|Unspecified|BaseIndex }\n-vmwrite, 2, 0xf79, None, 2, CpuVMX|CpuNo64, Modrm|No_bSuf|No_wSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Dword|Unspecified|BaseIndex, Reg32 }\n+vmwrite, 2, 0xf79, None, 2, CpuVMX|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Unspecified|BaseIndex, Reg32 }\n vmwrite, 2, 0xf79, None, 2, CpuVMX|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64, { Reg64|Qword|Unspecified|BaseIndex, Reg64 }\n vmxoff, 0, 0xf01c4, None, 3, CpuVMX, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n vmxon, 1, 0xf30fc7, 0x6, 2, CpuVMX, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64, { Qword|Unspecified|BaseIndex }\n@@ -1615,14 +1615,14 @@ getsec, 0, 0xf37, None, 2, CpuSMX, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ld\n \n // EPT instructions.\n \n-invept, 2, 0x660f3880, None, 3, CpuEPT|CpuNo64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf, { Oword|Unspecified|BaseIndex, Reg32 }\n+invept, 2, 0x660f3880, None, 3, CpuEPT|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf, { Oword|Unspecified|BaseIndex, Reg32 }\n invept, 2, 0x660f3880, None, 3, CpuEPT|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf|NoRex64, { Oword|Unspecified|BaseIndex, Reg64 }\n-invvpid, 2, 0x660f3881, None, 3, CpuEPT|CpuNo64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf, { Oword|Unspecified|BaseIndex, Reg32 }\n+invvpid, 2, 0x660f3881, None, 3, CpuEPT|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf, { Oword|Unspecified|BaseIndex, Reg32 }\n invvpid, 2, 0x660f3881, None, 3, CpuEPT|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf|NoRex64, { Oword|Unspecified|BaseIndex, Reg64 }\n \n // INVPCID instruction\n \n-invpcid, 2, 0x660f3882, None, 3, CpuINVPCID|CpuNo64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf, { Oword|Unspecified|BaseIndex, Reg32 }\n+invpcid, 2, 0x660f3882, None, 3, CpuINVPCID|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf, { Oword|Unspecified|BaseIndex, Reg32 }\n invpcid, 2, 0x660f3882, None, 3, CpuINVPCID|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_qSuf|No_sSuf|No_ldSuf|NoRex64, { Oword|Unspecified|BaseIndex, Reg64 }\n \n // SSSE3 instructions.\n@@ -2485,11 +2485,11 @@ vgf2p8mulb, 3, 0x66cf, None, 1, CpuAVX|CpuGFNI, Modrm|Vex|VexOpcode=1|VexVVVV=1|\n \n // FSGSBASE, RDRND and F16C\n \n-rdfsbase, 1, 0xf30fae, 0x0, 2, CpuFSGSBase, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n-rdgsbase, 1, 0xf30fae, 0x1, 2, CpuFSGSBase, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n+rdfsbase, 1, 0xf30fae, 0x0, 2, CpuFSGSBase, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n+rdgsbase, 1, 0xf30fae, 0x1, 2, CpuFSGSBase, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n rdrand, 1, 0xfc7, 0x6, 2, CpuRdRnd, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg16|Reg32|Reg64 }\n-wrfsbase, 1, 0xf30fae, 0x2, 2, CpuFSGSBase, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n-wrgsbase, 1, 0xf30fae, 0x3, 2, CpuFSGSBase, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n+wrfsbase, 1, 0xf30fae, 0x2, 2, CpuFSGSBase, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n+wrgsbase, 1, 0xf30fae, 0x3, 2, CpuFSGSBase, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64 }\n vcvtph2ps, 2, 0x6613, None, 1, CpuF16C, Modrm|Vex|VexOpcode=1|VexW=1|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM }\n vcvtph2ps, 2, 0x6613, None, 1, CpuF16C, Modrm|Vex=2|VexOpcode=1|VexW=1|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Unspecified|BaseIndex|RegXMM, RegYMM }\n vcvtps2ph, 3, 0x661d, None, 1, CpuF16C, Modrm|Vex|VexOpcode=2|VexW=1|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Imm8, RegXMM, Qword|Unspecified|BaseIndex|RegXMM }\n@@ -2880,8 +2880,8 @@ xcryptofb, 0, 0xf30fa7e8, None, 3, CpuPadLock, No_bSuf|No_wSuf|No_lSuf|No_sSuf|N\n xstore, 0, 0xfa7c0, None, 3, CpuPadLock, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|IsString|RepPrefixOk, { 0 }\n \n // Multy-precision Add Carry, rdseed instructions.\n-adcx, 2, 0x660f38f6, None, 3, CpuADX, Modrm|CheckRegSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Reg64|Dword|Qword|Unspecified|BaseIndex, Reg32|Reg64 }\n-adox, 2, 0xf30f38f6, None, 3, CpuADX, Modrm|CheckRegSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Reg64|Dword|Qword|Unspecified|BaseIndex, Reg32|Reg64 }\n+adcx, 2, 0x660f38f6, None, 3, CpuADX, Modrm|CheckRegSize|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Reg64|Unspecified|BaseIndex, Reg32|Reg64 }\n+adox, 2, 0xf30f38f6, None, 3, CpuADX, Modrm|CheckRegSize|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Reg64|Unspecified|BaseIndex, Reg32|Reg64 }\n rdseed, 1, 0xfc7, 0x7, 2, CpuRdSeed, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg16|Reg32|Reg64 }\n \n // SMAP instructions.\n@@ -4702,7 +4702,7 @@ monitorx, 3, 0xf01fa, None, 3, CpuMWAITX|Cpu64, AddrPrefixOpReg, { Acc|Dword|Qwo\n \n mwaitx, 0, 0xf01fb, None, 3, CpuMWAITX, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n // The 64-bit form exists only for compatibility with older gas.\n-mwaitx, 3, 0xf01fb, None, 3, CpuMWAITX, CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64, { Acc|Dword|Qword, RegC|Dword|Qword, RegB|Dword|Qword }\n+mwaitx, 3, 0xf01fb, None, 3, CpuMWAITX, CheckRegSize|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64, { Acc|Dword|Qword, RegC|Dword|Qword, RegB|Dword|Qword }\n \n // MONITORX/MWAITX instructions end\n \n@@ -4715,14 +4715,15 @@ wrpkru, 0, 0xf01ef, None, 3, CpuOSPKE, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|N\n \n // RDPID instructions.\n \n-rdpid, 1, 0xf30fc7, 0x7, 2, CpuRDPID|CpuNo64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32 }\n+rdpid, 1, 0xf30fc7, 0x7, 2, CpuRDPID|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32 }\n rdpid, 1, 0xf30fc7, 0x7, 2, CpuRDPID|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64, { Reg64 }\n \n // RDPID instructions end.\n \n // PTWRITE instructions.\n \n-ptwrite, 1, 0xf30fae, 0x4, 2, CpuPTWRITE, Modrm|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Reg64|Dword|Qword|Unspecified|BaseIndex }\n+ptwrite, 1, 0xf30fae, 0x4, 2, CpuPTWRITE|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Unspecified|BaseIndex }\n+ptwrite, 1, 0xf30fae, 0x4, 2, CpuPTWRITE|Cpu64, Modrm|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Reg64|Unspecified|BaseIndex }\n \n // PTWRITE instructions end.\n \n@@ -4778,8 +4779,7 @@ cldemote, 1, 0x0f1c, 0x0, 2, CpuCLDEMOTE, Modrm|Anysize|IgnoreSize|No_bSuf|No_wS\n \n // MOVDIR[I,64B] instructions.\n \n-movdiri, 2, 0xf38f9, None, 3, CpuMOVDIRI, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Reg32|Reg64, Dword|Qword|Unspecified|BaseIndex }\n-\n+movdiri, 2, 0xf38f9, None, 3, CpuMOVDIRI, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { Reg32|Reg64, Dword|Qword|Unspecified|BaseIndex }\n movdir64b, 2, 0x660f38f8, None, 3, CpuMOVDIR64B, Modrm|AddrPrefixOpReg, { Unspecified|BaseIndex, Reg16|Reg32|Reg64 }\n \n // MOVEDIR instructions end."
    },
    {
      "sha": "49423aae1f88993083f7cdeb22851b44e26c0b10",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 30,
      "deletions": 18,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a04973848dc529f4eeb3bd198251da9faf01e2a2/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a04973848dc529f4eeb3bd198251da9faf01e2a2/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=a04973848dc529f4eeb3bd198251da9faf01e2a2",
      "patch": "@@ -12695,7 +12695,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -16645,7 +16645,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1,\n@@ -16731,7 +16731,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,\n@@ -16759,7 +16759,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0,\n@@ -16835,7 +16835,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0,\n@@ -16863,7 +16863,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0,\n@@ -16891,7 +16891,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0,\n@@ -39717,7 +39717,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1,\n@@ -39729,7 +39729,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1,\n@@ -39753,7 +39753,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1,\n@@ -39765,7 +39765,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1,\n@@ -47333,7 +47333,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 1, 0, 1,\n@@ -47347,7 +47347,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 1, 0, 1,\n@@ -58051,7 +58051,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1,\n@@ -58091,7 +58091,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,\n@@ -58114,11 +58114,23 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n-        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n+    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0,\n+\t  0, 0, 0, 0, 1, 0 } } } },\n+  { \"ptwrite\", 0xf30fae, 0x4, 2, 1,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 1, 0, 1,\n+    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1,\n \t  0, 0, 0, 0, 1, 0 } } } },\n   { \"incsspd\", 0xf30fae, 0x5, 2, 1,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -58419,7 +58431,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1,"
    }
  ]
}