//*************************************************
//** 2018 spring iVCAD
//** Description: Moore machine
//** Mar. 2014 Tim revised
//** Mar. 2015 Jimmy revised
//** Mar. 2016 Yip revised
//** Mar. 2017 TimC revised
//** Mar. 2018 Henry revised
//*************************************************

module moore (clk, rst, din, qout);

output qout;
input clk, rst, din;

reg qout;
reg [1:0] cs, ns;

parameter s0 = 2'b00,
          s1 = 2'b01,
          s2 = 2'b10,
          s3 = 2'b11;

always @(posedge clk or posedge rst) begin
  if (rst)
    cs <= s0;
  else
    cs <= ns;
end

always @(cs or din) begin
  case (cs)
    //
    //please write your code here according to the assignment
    //
  endcase
end

always @(cs) begin
  case (cs)
    //
    //please write your code here according to the assignment
    //
  endcase
end

endmodule

