Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Thu Aug 10 17:05:26 2023
| Host             : CD-135239 running 64-bit major release  (build 9200)
| Command          : report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
| Design           : FEB
| Device           : xc7s50fgga484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.780        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.707        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 2.9          |
| Max Ambient (C)          | 82.7         |
| Junction Temperature (C) | 27.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.062 |       12 |       --- |             --- |
| Slice Logic              |     0.017 |    30125 |       --- |             --- |
|   LUT as Logic           |     0.015 |     9366 |     32600 |           28.73 |
|   Register               |    <0.001 |    13626 |     65200 |           20.90 |
|   CARRY4                 |    <0.001 |      654 |      8150 |            8.02 |
|   LUT as Distributed RAM |    <0.001 |      280 |      9600 |            2.92 |
|   F7/F8 Muxes            |    <0.001 |      369 |     32600 |            1.13 |
|   LUT as Shift Register  |    <0.001 |     1076 |      9600 |           11.21 |
|   Others                 |    <0.001 |     1808 |       --- |             --- |
| Signals                  |     0.024 |    20043 |       --- |             --- |
| Block RAM                |     0.043 |       16 |        75 |           21.33 |
| MMCM                     |     0.212 |        2 |         5 |           40.00 |
| I/O                      |     0.349 |      106 |       250 |           42.40 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.780 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.175 |       0.164 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.237 |       0.225 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.055 |       0.054 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clk_100MHz_PLL_0                                                                           | PLL/inst/Clk_100MHz_PLL_0                                         |            10.0 |
| Clk_200MHz_PLL_0                                                                           | PLL/inst/Clk_200MHz_PLL_0                                         |             5.0 |
| Clk_560MHz_PLL_AFE_1                                                                       | HF_PLL/inst/Clk_560MHz_PLL_AFE                                    |             1.8 |
| Clk_80MHz_PLL_AFE_1                                                                        | HF_PLL/inst/Clk_80MHz_PLL_AFE                                     |            12.5 |
| SysClk_PLL_0                                                                               | PLL/inst/SysClk                                                   |             6.3 |
| SysClk_PLL_0                                                                               | PLL/inst/SysClk_PLL_0                                             |             6.3 |
| VXO_P                                                                                      | VXO_P                                                             |             6.3 |
| clkfbout_PLL_0                                                                             | PLL/inst/clkfbout_PLL_0                                           |             6.3 |
| clkfbout_PLL_AFE_1                                                                         | HF_PLL/inst/clkfbout_PLL_AFE                                      |             6.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| FEB                                            |     0.707 |
|   AFE                                          |     0.343 |
|     afe0_inst                                  |     0.133 |
|       ffebit_inst                              |     0.015 |
|       genfebit[0].dfebit_inst                  |     0.015 |
|       genfebit[1].dfebit_inst                  |     0.015 |
|       genfebit[2].dfebit_inst                  |     0.015 |
|       genfebit[3].dfebit_inst                  |     0.015 |
|       genfebit[4].dfebit_inst                  |     0.015 |
|       genfebit[5].dfebit_inst                  |     0.015 |
|       genfebit[6].dfebit_inst                  |     0.015 |
|       genfebit[7].dfebit_inst                  |     0.015 |
|     afe1_inst                                  |     0.133 |
|       ffebit_inst                              |     0.015 |
|       genfebit[0].dfebit_inst                  |     0.015 |
|       genfebit[1].dfebit_inst                  |     0.015 |
|       genfebit[2].dfebit_inst                  |     0.015 |
|       genfebit[3].dfebit_inst                  |     0.015 |
|       genfebit[4].dfebit_inst                  |     0.015 |
|       genfebit[5].dfebit_inst                  |     0.015 |
|       genfebit[6].dfebit_inst                  |     0.015 |
|       genfebit[7].dfebit_inst                  |     0.015 |
|   AFE_DataPath_inst                            |     0.063 |
|     AFE_Pipeline_inst                          |     0.017 |
|       Gen_Two_AFEs[0].Pipeline                 |     0.008 |
|       Gen_Two_AFEs[1].Pipeline                 |     0.008 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[1].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[6].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[1].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[4].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[6].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|     Gen_Two_AFEs[1].Gen_Eight_Chans[7].AFEBuff |     0.002 |
|       U0                                       |     0.002 |
|   DACControl                                   |     0.023 |
|     generateILA.DAC_ILA                        |     0.021 |
|       U0                                       |     0.021 |
|   EventBuilder_logic                           |     0.015 |
|   HF_PLL                                       |     0.116 |
|     inst                                       |     0.116 |
|   ILA_uC                                       |     0.026 |
|     U0                                         |     0.026 |
|       ila_core_inst                            |     0.026 |
|   OneWire                                      |     0.001 |
|   PLL                                          |     0.101 |
|     inst                                       |     0.101 |
|   Trigger_logic                                |     0.002 |
|   dbg_hub                                      |     0.003 |
|     inst                                       |     0.003 |
|       BSCANID.u_xsdbm_id                       |     0.003 |
|   uControllerRegister                          |     0.002 |
+------------------------------------------------+-----------+


