

================================================================
== Vivado HLS Report for 'ActivateNetwork'
================================================================
* Date:           Sat Mar 21 14:57:57 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.737|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  912944|  912944|  912944|  912944|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+--------+--------+--------+--------+---------+
        |                               |                    |     Latency     |     Interval    | Pipeline|
        |            Instance           |       Module       |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------------+--------------------+--------+--------+--------+--------+---------+
        |grp_conv_layer2_fu_82          |conv_layer2         |  612001|  612001|  612001|  612001|   none  |
        |grp_dense_layer3_fu_93         |dense_layer3        |    1082|    1082|    1082|    1082|   none  |
        |grp_conv_layer1_fu_102         |conv_layer1         |  217111|  217111|  217111|  217111|   none  |
        |grp_avg_pooling_layer2_fu_116  |avg_pooling_layer2  |     580|     580|     580|     580|   none  |
        |grp_avg_pooling_layer1_fu_123  |avg_pooling_layer1  |    1354|    1354|    1354|    1354|   none  |
        |grp_dense_layer1_fu_130        |dense_layer1        |   69721|   69721|   69721|   69721|   none  |
        |grp_dense_layer2_fu_140        |dense_layer2        |   10501|   10501|   10501|   10501|   none  |
        |grp_flattening_layer_fu_150    |flattening_layer    |     579|     579|     579|     579|   none  |
        +-------------------------------+--------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |       38|      0|    1573|    6205|
|Memory           |        9|      -|      28|      24|
|Multiplexer      |        -|      -|       -|     472|
|Register         |        -|      -|      24|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       47|      0|    1625|    6701|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        7|      0|   ~0   |       6|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+------+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------------+--------------------+---------+-------+-----+------+
    |grp_avg_pooling_layer1_fu_123  |avg_pooling_layer1  |        0|      0|  215|   680|
    |grp_avg_pooling_layer2_fu_116  |avg_pooling_layer2  |        0|      0|  215|   746|
    |grp_conv_layer1_fu_102         |conv_layer1         |        0|      0|  238|  1112|
    |grp_conv_layer2_fu_82          |conv_layer2         |        1|      0|  357|  1542|
    |grp_dense_layer1_fu_130        |dense_layer1        |       32|      0|   74|   370|
    |grp_dense_layer2_fu_140        |dense_layer2        |        4|      0|   71|   368|
    |grp_dense_layer3_fu_93         |dense_layer3        |        1|      0|  333|   978|
    |grp_flattening_layer_fu_150    |flattening_layer    |        0|      0|   70|   409|
    +-------------------------------+--------------------+---------+-------+-----+------+
    |Total                          |                    |       38|      0| 1573|  6205|
    +-------------------------------+--------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |            Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |output1_0_V_U  |ActivateNetwork_output1_0_V  |        2|   0|   0|  2700|    8|     1|        21600|
    |output1_1_V_U  |ActivateNetwork_output1_0_V  |        2|   0|   0|  2700|    8|     1|        21600|
    |output2_V_U    |ActivateNetwork_output2_V    |        1|   0|   0|  1350|    9|     1|        12150|
    |output3_0_V_U  |ActivateNetwork_output3_0_V  |        1|   0|   0|  1456|    8|     1|        11648|
    |output3_1_V_U  |ActivateNetwork_output3_1_V  |        1|   0|   0|  1248|    8|     1|         9984|
    |output4_V_U    |ActivateNetwork_output4_V    |        1|   0|   0|   576|    8|     1|         4608|
    |output5_V_U    |ActivateNetwork_output4_V    |        1|   0|   0|   576|    8|     1|         4608|
    |output6_V_U    |ActivateNetwork_output6_V    |        0|  14|  14|   120|    7|     1|          840|
    |output7_V_U    |ActivateNetwork_output7_V    |        0|  14|  10|    84|    7|     1|          588|
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                             |        9|  28|  24| 10810|   71|     9|        87626|
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  85|         17|    1|         17|
    |output1_0_V_address0  |  15|          3|   12|         36|
    |output1_0_V_ce0       |  15|          3|    1|          3|
    |output1_0_V_ce1       |   9|          2|    1|          2|
    |output1_0_V_we0       |   9|          2|    1|          2|
    |output1_1_V_address0  |  15|          3|   12|         36|
    |output1_1_V_ce0       |  15|          3|    1|          3|
    |output1_1_V_ce1       |   9|          2|    1|          2|
    |output1_1_V_we0       |   9|          2|    1|          2|
    |output2_V_address0    |  15|          3|   11|         33|
    |output2_V_ce0         |  15|          3|    1|          3|
    |output2_V_we0         |   9|          2|    1|          2|
    |output3_0_V_address0  |  15|          3|   11|         33|
    |output3_0_V_ce0       |  15|          3|    1|          3|
    |output3_0_V_ce1       |   9|          2|    1|          2|
    |output3_0_V_we0       |   9|          2|    1|          2|
    |output3_1_V_address0  |  15|          3|   11|         33|
    |output3_1_V_ce0       |  15|          3|    1|          3|
    |output3_1_V_ce1       |   9|          2|    1|          2|
    |output3_1_V_we0       |   9|          2|    1|          2|
    |output4_V_address0    |  15|          3|   10|         30|
    |output4_V_ce0         |  15|          3|    1|          3|
    |output4_V_we0         |   9|          2|    1|          2|
    |output5_V_address0    |  15|          3|   10|         30|
    |output5_V_ce0         |  15|          3|    1|          3|
    |output5_V_we0         |   9|          2|    1|          2|
    |output6_V_address0    |  15|          3|    7|         21|
    |output6_V_ce0         |  15|          3|    1|          3|
    |output6_V_we0         |   9|          2|    1|          2|
    |output7_V_address0    |  15|          3|    7|         21|
    |output7_V_ce0         |  15|          3|    1|          3|
    |output7_V_we0         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 472|         97|  114|        343|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  16|   0|   16|          0|
    |grp_avg_pooling_layer1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_avg_pooling_layer2_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv_layer1_fu_102_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_layer2_fu_82_ap_start_reg          |   1|   0|    1|          0|
    |grp_dense_layer1_fu_130_ap_start_reg        |   1|   0|    1|          0|
    |grp_dense_layer2_fu_140_ap_start_reg        |   1|   0|    1|          0|
    |grp_dense_layer3_fu_93_ap_start_reg         |   1|   0|    1|          0|
    |grp_flattening_layer_fu_150_ap_start_reg    |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  24|   0|   24|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_start                |  in |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_done                 | out |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_ready                | out |    1| ap_ctrl_hs | ActivateNetwork | return value |
|input_image_V_address0  | out |   10|  ap_memory |  input_image_V  |     array    |
|input_image_V_ce0       | out |    1|  ap_memory |  input_image_V  |     array    |
|input_image_V_q0        |  in |    8|  ap_memory |  input_image_V  |     array    |
|output8_V_address0      | out |    4|  ap_memory |    output8_V    |     array    |
|output8_V_ce0           | out |    1|  ap_memory |    output8_V    |     array    |
|output8_V_we0           | out |    1|  ap_memory |    output8_V    |     array    |
|output8_V_d0            | out |   10|  ap_memory |    output8_V    |     array    |
+------------------------+-----+-----+------------+-----------------+--------------+

