set ::env(PROJECT_NAME) seq
set ::env(DESIGN_TOP) seq
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Gate_Level_Netlist/seq/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Gate_Level_Netlist/seq/rtl/seq.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) Gate_Level_Netlist
