{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 02:41:30 2023 " "Info: Processing started: Thu May 11 02:41:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "133 " "Warning: Found 133 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 396 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~3 " "Info: Detected gated clock \"tdc_vme:inst57\|_~3\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~0 " "Info: Detected gated clock \"tdc_vme:inst57\|_~0\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~7 " "Info: Detected gated clock \"tdc_vme:inst57\|_~7\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register lv1a_pipeline:inst116\|clus_err 2.472 ns " "Info: Slack time is 2.472 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "180.9 MHz 5.528 ns " "Info: Fmax is 180.9 MHz (period= 5.528 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.877 ns + Largest register register " "Info: + Largest register to register requirement is 7.877 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns + Largest " "Info: + Largest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.004 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.378 ns) 2.004 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X62_Y7_N27 2 " "Info: 3: + IC(0.736 ns) + CELL(0.378 ns) = 2.004 ns; Loc. = LCFF_X62_Y7_N27; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.114 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.86 % ) " "Info: Total cell delay = 0.378 ns ( 18.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 81.14 % ) " "Info: Total interconnect delay = 1.626 ns ( 81.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.736ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.018 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.378 ns) 2.018 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X39_Y11_N3 1939 " "Info: 3: + IC(0.750 ns) + CELL(0.378 ns) = 2.018 ns; Loc. = LCFF_X39_Y11_N3; Fanout = 1939; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.128 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.73 % ) " "Info: Total cell delay = 0.378 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns ( 81.27 % ) " "Info: Total interconnect delay = 1.640 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.736ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.736ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.405 ns - Longest register register " "Info: - Longest register to register delay is 5.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X39_Y11_N3 1939 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y11_N3; Fanout = 1939; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.018 ns) 0.724 ns lv1a_pipeline:inst116\|pipeline~235 2 COMB LCCOMB_X44_Y4_N2 7 " "Info: 2: + IC(0.706 ns) + CELL(0.018 ns) = 0.724 ns; Loc. = LCCOMB_X44_Y4_N2; Fanout = 7; COMB Node = 'lv1a_pipeline:inst116\|pipeline~235'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.724 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~235 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.077 ns) 1.305 ns lv1a_pipeline:inst116\|Mux3~53 3 COMB LCCOMB_X48_Y8_N16 1 " "Info: 3: + IC(0.504 ns) + CELL(0.077 ns) = 1.305 ns; Loc. = LCCOMB_X48_Y8_N16; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux3~53'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.581 ns" { lv1a_pipeline:inst116|pipeline~235 lv1a_pipeline:inst116|Mux3~53 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.144 ns) + CELL(0.120 ns) 1.569 ns lv1a_pipeline:inst116\|Mux3~56 4 COMB LCCOMB_X48_Y8_N12 1 " "Info: 4: + IC(0.144 ns) + CELL(0.120 ns) = 1.569 ns; Loc. = LCCOMB_X48_Y8_N12; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux3~56'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.264 ns" { lv1a_pipeline:inst116|Mux3~53 lv1a_pipeline:inst116|Mux3~56 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.126 ns) 2.079 ns lv1a_pipeline:inst116\|Mux3~62 5 COMB LCCOMB_X49_Y5_N6 2 " "Info: 5: + IC(0.384 ns) + CELL(0.126 ns) = 2.079 ns; Loc. = LCCOMB_X49_Y5_N6; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux3~62'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.510 ns" { lv1a_pipeline:inst116|Mux3~56 lv1a_pipeline:inst116|Mux3~62 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.147 ns) + CELL(0.120 ns) 2.346 ns lv1a_pipeline:inst116\|Mux3~84 6 COMB LCCOMB_X49_Y5_N20 172 " "Info: 6: + IC(0.147 ns) + CELL(0.120 ns) = 2.346 ns; Loc. = LCCOMB_X49_Y5_N20; Fanout = 172; COMB Node = 'lv1a_pipeline:inst116\|Mux3~84'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { lv1a_pipeline:inst116|Mux3~62 lv1a_pipeline:inst116|Mux3~84 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.170 ns) 3.391 ns lv1a_pipeline:inst116\|Mux6~137 7 COMB LCCOMB_X69_Y7_N22 1 " "Info: 7: + IC(0.875 ns) + CELL(0.170 ns) = 3.391 ns; Loc. = LCCOMB_X69_Y7_N22; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~137'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.045 ns" { lv1a_pipeline:inst116|Mux3~84 lv1a_pipeline:inst116|Mux6~137 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.170 ns) 4.023 ns lv1a_pipeline:inst116\|Mux6~141 8 COMB LCCOMB_X70_Y9_N0 1 " "Info: 8: + IC(0.462 ns) + CELL(0.170 ns) = 4.023 ns; Loc. = LCCOMB_X70_Y9_N0; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~141'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.632 ns" { lv1a_pipeline:inst116|Mux6~137 lv1a_pipeline:inst116|Mux6~141 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.144 ns) + CELL(0.126 ns) 4.293 ns lv1a_pipeline:inst116\|Mux6~147 9 COMB LCCOMB_X70_Y9_N12 1 " "Info: 9: + IC(0.144 ns) + CELL(0.126 ns) = 4.293 ns; Loc. = LCCOMB_X70_Y9_N12; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~147'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { lv1a_pipeline:inst116|Mux6~141 lv1a_pipeline:inst116|Mux6~147 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.077 ns) 4.906 ns lv1a_pipeline:inst116\|Mux6~169 10 COMB LCCOMB_X62_Y7_N22 1 " "Info: 10: + IC(0.536 ns) + CELL(0.077 ns) = 4.906 ns; Loc. = LCCOMB_X62_Y7_N22; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~169'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.613 ns" { lv1a_pipeline:inst116|Mux6~147 lv1a_pipeline:inst116|Mux6~169 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.120 ns) 5.169 ns lv1a_pipeline:inst116\|Mux6~340 11 COMB LCCOMB_X62_Y7_N14 1 " "Info: 11: + IC(0.143 ns) + CELL(0.120 ns) = 5.169 ns; Loc. = LCCOMB_X62_Y7_N14; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { lv1a_pipeline:inst116|Mux6~169 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.018 ns) 5.308 ns lv1a_pipeline:inst116\|clus_err~0 12 COMB LCCOMB_X62_Y7_N26 1 " "Info: 12: + IC(0.121 ns) + CELL(0.018 ns) = 5.308 ns; Loc. = LCCOMB_X62_Y7_N26; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.405 ns lv1a_pipeline:inst116\|clus_err 13 REG LCFF_X62_Y7_N27 2 " "Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 5.405 ns; Loc. = LCFF_X62_Y7_N27; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.239 ns ( 22.92 % ) " "Info: Total cell delay = 1.239 ns ( 22.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.166 ns ( 77.08 % ) " "Info: Total interconnect delay = 4.166 ns ( 77.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.405 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~235 lv1a_pipeline:inst116|Mux3~53 lv1a_pipeline:inst116|Mux3~56 lv1a_pipeline:inst116|Mux3~62 lv1a_pipeline:inst116|Mux3~84 lv1a_pipeline:inst116|Mux6~137 lv1a_pipeline:inst116|Mux6~141 lv1a_pipeline:inst116|Mux6~147 lv1a_pipeline:inst116|Mux6~169 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.405 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~235 {} lv1a_pipeline:inst116|Mux3~53 {} lv1a_pipeline:inst116|Mux3~56 {} lv1a_pipeline:inst116|Mux3~62 {} lv1a_pipeline:inst116|Mux3~84 {} lv1a_pipeline:inst116|Mux6~137 {} lv1a_pipeline:inst116|Mux6~141 {} lv1a_pipeline:inst116|Mux6~147 {} lv1a_pipeline:inst116|Mux6~169 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.706ns 0.504ns 0.144ns 0.384ns 0.147ns 0.875ns 0.462ns 0.144ns 0.536ns 0.143ns 0.121ns 0.000ns } { 0.000ns 0.018ns 0.077ns 0.120ns 0.126ns 0.120ns 0.170ns 0.170ns 0.126ns 0.077ns 0.120ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.004 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.736ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.405 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~235 lv1a_pipeline:inst116|Mux3~53 lv1a_pipeline:inst116|Mux3~56 lv1a_pipeline:inst116|Mux3~62 lv1a_pipeline:inst116|Mux3~84 lv1a_pipeline:inst116|Mux6~137 lv1a_pipeline:inst116|Mux6~141 lv1a_pipeline:inst116|Mux6~147 lv1a_pipeline:inst116|Mux6~169 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.405 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~235 {} lv1a_pipeline:inst116|Mux3~53 {} lv1a_pipeline:inst116|Mux3~56 {} lv1a_pipeline:inst116|Mux3~62 {} lv1a_pipeline:inst116|Mux3~84 {} lv1a_pipeline:inst116|Mux6~137 {} lv1a_pipeline:inst116|Mux6~141 {} lv1a_pipeline:inst116|Mux6~147 {} lv1a_pipeline:inst116|Mux6~169 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.706ns 0.504ns 0.144ns 0.384ns 0.147ns 0.875ns 0.462ns 0.144ns 0.536ns 0.143ns 0.121ns 0.000ns } { 0.000ns 0.018ns 0.077ns 0.120ns 0.126ns 0.120ns 0.170ns 0.170ns 0.126ns 0.077ns 0.120ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|ctrlreg3\[16\] register VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[16\] 23.592 ns " "Info: Slack time is 23.592 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|ctrlreg3\[16\]\" and destination register \"VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "118.93 MHz 8.408 ns " "Info: Fmax is 118.93 MHz (period= 8.408 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "25.276 ns + Largest register register " "Info: + Largest register to register requirement is 25.276 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.615 ns + Largest " "Info: + Largest clock skew is -6.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 2.006 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 2.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.378 ns) 2.006 ns VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X36_Y10_N13 1 " "Info: 3: + IC(0.738 ns) + CELL(0.378 ns) = 2.006 ns; Loc. = LCFF_X36_Y10_N13; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.116 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.84 % ) " "Info: Total cell delay = 0.378 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 81.16 % ) " "Info: Total interconnect delay = 1.628 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 8.621 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 8.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.440 ns) 2.075 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y36_N31 6 " "Info: 3: + IC(0.745 ns) + CELL(0.440 ns) = 2.075 ns; Loc. = LCFF_X24_Y36_N31; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.185 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.115 ns) + CELL(0.440 ns) 2.630 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] 4 REG LCFF_X24_Y36_N17 327 " "Info: 4: + IC(0.115 ns) + CELL(0.440 ns) = 2.630 ns; Loc. = LCFF_X24_Y36_N17; Fanout = 327; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.555 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.161 ns) 3.950 ns tdc_vme:inst57\|vme_testmodewrite~0 5 COMB LCCOMB_X24_Y36_N30 31 " "Info: 5: + IC(1.159 ns) + CELL(0.161 ns) = 3.950 ns; Loc. = LCCOMB_X24_Y36_N30; Fanout = 31; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.320 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] tdc_vme:inst57|vme_testmodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.158 ns) 4.435 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X28_Y36_N10 1 " "Info: 6: + IC(0.327 ns) + CELL(0.158 ns) = 4.435 ns; Loc. = LCCOMB_X28_Y36_N10; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.485 ns" { tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.440 ns) 5.175 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X32_Y36_N7 6 " "Info: 7: + IC(0.300 ns) + CELL(0.440 ns) = 5.175 ns; Loc. = LCFF_X32_Y36_N7; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.740 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.094 ns) 5.608 ns tdc_vme:inst57\|m_ctrlwrite69~1 8 COMB LCCOMB_X28_Y36_N20 27 " "Info: 8: + IC(0.339 ns) + CELL(0.094 ns) = 5.608 ns; Loc. = LCCOMB_X28_Y36_N20; Fanout = 27; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite69~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.433 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.167 ns) 6.469 ns tdc_vme:inst57\|vme_ctrlwrite3 9 COMB LCCOMB_X25_Y28_N12 32 " "Info: 9: + IC(0.694 ns) + CELL(0.167 ns) = 6.469 ns; Loc. = LCCOMB_X25_Y28_N12; Fanout = 32; COMB Node = 'tdc_vme:inst57\|vme_ctrlwrite3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.861 ns" { tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|vme_ctrlwrite3 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.378 ns) 8.621 ns tdc_vme:inst57\|ctrlreg3\[16\] 10 REG LCFF_X26_Y28_N19 2 " "Info: 10: + IC(1.774 ns) + CELL(0.378 ns) = 8.621 ns; Loc. = LCFF_X26_Y28_N19; Fanout = 2; REG Node = 'tdc_vme:inst57\|ctrlreg3\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.152 ns" { tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 26.42 % ) " "Info: Total cell delay = 2.278 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.343 ns ( 73.58 % ) " "Info: Total interconnect delay = 6.343 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[16] {} } { 0.000ns 0.890ns 0.745ns 0.115ns 1.159ns 0.327ns 0.300ns 0.339ns 0.694ns 1.774ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.161ns 0.158ns 0.440ns 0.094ns 0.167ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[16] {} } { 0.000ns 0.890ns 0.745ns 0.115ns 1.159ns 0.327ns 0.300ns 0.339ns 0.694ns 1.774ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.161ns 0.158ns 0.440ns 0.094ns 0.167ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[16] {} } { 0.000ns 0.890ns 0.745ns 0.115ns 1.159ns 0.327ns 0.300ns 0.339ns 0.694ns 1.774ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.161ns 0.158ns 0.440ns 0.094ns 0.167ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.684 ns - Longest register register " "Info: - Longest register to register delay is 1.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|ctrlreg3\[16\] 1 REG LCFF_X26_Y28_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y28_N19; Fanout = 2; REG Node = 'tdc_vme:inst57\|ctrlreg3\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|ctrlreg3[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.194 ns) 1.684 ns VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[16\] 2 REG LCFF_X36_Y10_N13 1 " "Info: 2: + IC(1.490 ns) + CELL(0.194 ns) = 1.684 ns; Loc. = LCFF_X36_Y10_N13; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.684 ns" { tdc_vme:inst57|ctrlreg3[16] VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 11.52 % ) " "Info: Total cell delay = 0.194 ns ( 11.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.490 ns ( 88.48 % ) " "Info: Total interconnect delay = 1.490 ns ( 88.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.684 ns" { tdc_vme:inst57|ctrlreg3[16] VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.684 ns" { tdc_vme:inst57|ctrlreg3[16] {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.490ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.621 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[16] {} } { 0.000ns 0.890ns 0.745ns 0.115ns 1.159ns 0.327ns 0.300ns 0.339ns 0.694ns 1.774ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.161ns 0.158ns 0.440ns 0.094ns 0.167ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.684 ns" { tdc_vme:inst57|ctrlreg3[16] VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.684 ns" { tdc_vme:inst57|ctrlreg3[16] {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.490ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 6.042 ns " "Info: Slack time is 6.042 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "510.73 MHz 1.958 ns " "Info: Fmax is 510.73 MHz (period= 1.958 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.869 ns + Largest register register " "Info: + Largest register to register requirement is 7.869 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns + Largest " "Info: + Largest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination -0.040 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) -0.040 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N31 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = -0.040 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.018 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.378 ns) -0.018 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(0.771 ns) + CELL(0.378 ns) = -0.018 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.54 % ) " "Info: Total cell delay = 0.378 ns ( 18.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 81.46 % ) " "Info: Total interconnect delay = 1.661 ns ( 81.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.827 ns - Longest register register " "Info: - Longest register to register delay is 1.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.194 ns) 1.827 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X60_Y33_N31 1 " "Info: 2: + IC(1.633 ns) + CELL(0.194 ns) = 1.827 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.827 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 10.62 % ) " "Info: Total cell delay = 0.194 ns ( 10.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.633 ns ( 89.38 % ) " "Info: Total interconnect delay = 1.633 ns ( 89.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.827 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.827 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.633ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.827 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.827 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.633ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 694 ps " "Info: Slack time is 694 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.222 ns + Largest register register " "Info: + Largest register to register requirement is 1.222 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.333 ns + " "Info: + Setup relationship between source and destination is 1.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination -0.020 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.378 ns) -0.020 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X11_Y35_N11 1 " "Info: 3: + IC(0.769 ns) + CELL(0.378 ns) = -0.020 ns; Loc. = LCFF_X11_Y35_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.147 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.56 % ) " "Info: Total cell delay = 0.378 ns ( 18.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 81.44 % ) " "Info: Total interconnect delay = 1.659 ns ( 81.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.018 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.378 ns) -0.018 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(0.771 ns) + CELL(0.378 ns) = -0.018 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.54 % ) " "Info: Total cell delay = 0.378 ns ( 18.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 81.46 % ) " "Info: Total interconnect delay = 1.661 ns ( 81.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns - Longest register register " "Info: - Longest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.018 ns) 0.431 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X11_Y35_N10 1 " "Info: 2: + IC(0.413 ns) + CELL(0.018 ns) = 0.431 ns; Loc. = LCCOMB_X11_Y35_N10; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.431 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.528 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X11_Y35_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.528 ns; Loc. = LCFF_X11_Y35_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 21.78 % ) " "Info: Total cell delay = 0.115 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.413 ns ( 78.22 % ) " "Info: Total interconnect delay = 0.413 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.528 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.528 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.413ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.020 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.528 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.528 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.413ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 1.742 ns " "Info: Slack time is 1.742 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.417 ns + Largest register register " "Info: + Largest register to register requirement is 2.417 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.667 ns + " "Info: + Setup relationship between source and destination is 2.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.141 ns + Largest " "Info: + Largest clock skew is -0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination -0.183 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is -0.183 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 7 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R13; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.378 ns) -0.183 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.607 ns) + CELL(0.378 ns) = -0.183 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.17 % ) " "Info: Total cell delay = 0.378 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 79.83 % ) " "Info: Total interconnect delay = 1.496 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.042 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.042 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.378 ns) -0.042 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y32_N25 6 " "Info: 3: + IC(0.747 ns) + CELL(0.378 ns) = -0.042 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.76 % ) " "Info: Total cell delay = 0.378 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 81.24 % ) " "Info: Total interconnect delay = 1.637 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.675 ns - Longest register register " "Info: - Longest register to register delay is 0.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y32_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.018 ns) 0.578 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N16 1 " "Info: 2: + IC(0.560 ns) + CELL(0.018 ns) = 0.578 ns; Loc. = LCCOMB_X60_Y34_N16; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.675 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.675 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 17.04 % ) " "Info: Total cell delay = 0.115 ns ( 17.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 82.96 % ) " "Info: Total interconnect delay = 0.560 ns ( 82.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.675 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.675 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.560ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.675 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.675 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.560ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3.065 ns " "Info: Slack time is 3.065 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.739 ns + Largest register register " "Info: + Largest register to register requirement is 3.739 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.152 ns + Largest " "Info: + Largest clock skew is -0.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination -0.194 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is -0.194 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 7 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R15; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.378 ns) -0.194 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N21 1 " "Info: 3: + IC(0.596 ns) + CELL(0.378 ns) = -0.194 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.974 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.29 % ) " "Info: Total cell delay = 0.378 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.485 ns ( 79.71 % ) " "Info: Total interconnect delay = 1.485 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.042 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.042 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.378 ns) -0.042 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y32_N25 6 " "Info: 3: + IC(0.747 ns) + CELL(0.378 ns) = -0.042 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.76 % ) " "Info: Total cell delay = 0.378 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 81.24 % ) " "Info: Total interconnect delay = 1.637 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.674 ns - Longest register register " "Info: - Longest register to register delay is 0.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y32_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.018 ns) 0.577 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N20 1 " "Info: 2: + IC(0.559 ns) + CELL(0.018 ns) = 0.577 ns; Loc. = LCCOMB_X60_Y34_N20; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.577 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.674 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.674 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 17.06 % ) " "Info: Total cell delay = 0.115 ns ( 17.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.559 ns ( 82.94 % ) " "Info: Total interconnect delay = 0.559 ns ( 82.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.674 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.674 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.559ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.194 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.674 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.674 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.559ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3.284 ns " "Info: Slack time is 3.284 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.060 ns + Largest register register " "Info: + Largest register to register requirement is 5.060 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.333 ns + " "Info: + Setup relationship between source and destination is 5.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.164 ns + Largest " "Info: + Largest clock skew is -0.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination -0.182 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is -0.182 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.378 ns) -0.182 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N21 1 " "Info: 3: + IC(0.608 ns) + CELL(0.378 ns) = -0.182 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.986 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.16 % ) " "Info: Total cell delay = 0.378 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 79.84 % ) " "Info: Total interconnect delay = 1.497 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.018 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.378 ns) -0.018 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(0.771 ns) + CELL(0.378 ns) = -0.018 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.54 % ) " "Info: Total cell delay = 0.378 ns ( 18.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 81.46 % ) " "Info: Total interconnect delay = 1.661 ns ( 81.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.776 ns - Longest register register " "Info: - Longest register to register delay is 1.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.018 ns) 1.679 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N20 1 " "Info: 2: + IC(1.661 ns) + CELL(0.018 ns) = 1.679 ns; Loc. = LCCOMB_X61_Y34_N20; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.679 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.776 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 1.776 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 6.48 % ) " "Info: Total cell delay = 0.115 ns ( 6.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 93.52 % ) " "Info: Total interconnect delay = 1.661 ns ( 93.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.661ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.182 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.661ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 4.608 ns " "Info: Slack time is 4.608 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.384 ns + Largest register register " "Info: + Largest register to register requirement is 6.384 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.667 ns + " "Info: + Setup relationship between source and destination is 6.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.174 ns + Largest " "Info: + Largest clock skew is -0.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination -0.192 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is -0.192 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.378 ns) -0.192 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N27 1 " "Info: 3: + IC(0.598 ns) + CELL(0.378 ns) = -0.192 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.976 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.27 % ) " "Info: Total cell delay = 0.378 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.487 ns ( 79.73 % ) " "Info: Total interconnect delay = 1.487 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.018 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.378 ns) -0.018 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(0.771 ns) + CELL(0.378 ns) = -0.018 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.54 % ) " "Info: Total cell delay = 0.378 ns ( 18.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 81.46 % ) " "Info: Total interconnect delay = 1.661 ns ( 81.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.776 ns - Longest register register " "Info: - Longest register to register delay is 1.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.018 ns) 1.679 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N26 1 " "Info: 2: + IC(1.661 ns) + CELL(0.018 ns) = 1.679 ns; Loc. = LCCOMB_X61_Y34_N26; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.679 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.776 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 1.776 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 6.48 % ) " "Info: Total cell delay = 0.115 ns ( 6.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 93.52 % ) " "Info: Total interconnect delay = 1.661 ns ( 93.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.661ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.192 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.018 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.776 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.661ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "0_RX_CLK register memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 475.29 MHz Internal " "Info: Clock \"0_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source register \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.472 ns + Longest register memory " "Info: + Longest register to memory delay is 1.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 1 REG LCFF_X3_Y66_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y66_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.167 ns) 0.307 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X3_Y66_N6 1 " "Info: 2: + IC(0.140 ns) + CELL(0.167 ns) = 0.307 ns; Loc. = LCCOMB_X3_Y66_N6; Fanout = 1; COMB Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.307 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.066 ns) 1.472 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X27_Y58 0 " "Info: 3: + IC(1.099 ns) + CELL(0.066 ns) = 1.472 ns; Loc. = M4K_X27_Y58; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.165 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 15.83 % ) " "Info: Total cell delay = 0.233 ns ( 15.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 84.17 % ) " "Info: Total interconnect delay = 1.239 ns ( 84.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.472 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.472 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.140ns 1.099ns } { 0.000ns 0.167ns 0.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.154 ns - Smallest " "Info: - Smallest clock skew is 0.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 1.831 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 1.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.317 ns) 1.831 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X27_Y58 0 " "Info: 2: + IC(1.056 ns) + CELL(0.317 ns) = 1.831 ns; Loc. = M4K_X27_Y58; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.373 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.775 ns ( 42.33 % ) " "Info: Total cell delay = 0.775 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 57.67 % ) " "Info: Total interconnect delay = 1.056 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.056ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 1.677 ns - Longest register " "Info: - Longest clock path from clock \"0_RX_CLK\" to source register is 1.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.378 ns) 1.677 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 2 REG LCFF_X3_Y66_N1 3 " "Info: 2: + IC(0.841 ns) + CELL(0.378 ns) = 1.677 ns; Loc. = LCFF_X3_Y66_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.219 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.836 ns ( 49.85 % ) " "Info: Total cell delay = 0.836 ns ( 49.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.841 ns ( 50.15 % ) " "Info: Total interconnect delay = 0.841 ns ( 50.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.677 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.677 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 0.841ns } { 0.000ns 0.458ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.056ns } { 0.000ns 0.458ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.677 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.677 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 0.841ns } { 0.000ns 0.458ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.472 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.472 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.140ns 1.099ns } { 0.000ns 0.167ns 0.066ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.056ns } { 0.000ns 0.458ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.677 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.677 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 0.841ns } { 0.000ns 0.458ns 0.378ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "1_RX_CLK memory memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"1_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X58_Y61 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X58_Y61; Fanout = 1; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X58_Y61 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X58_Y61; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 2.014 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 2.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.310 ns) 2.014 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X58_Y61 0 " "Info: 2: + IC(1.206 ns) + CELL(0.310 ns) = 2.014 ns; Loc. = M4K_X58_Y61; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.516 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.808 ns ( 40.12 % ) " "Info: Total cell delay = 0.808 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 59.88 % ) " "Info: Total interconnect delay = 1.206 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 0.498ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 2.021 ns - Longest memory " "Info: - Longest clock path from clock \"1_RX_CLK\" to source memory is 2.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.317 ns) 2.021 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X58_Y61 1 " "Info: 2: + IC(1.206 ns) + CELL(0.317 ns) = 2.021 ns; Loc. = M4K_X58_Y61; Fanout = 1; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.523 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 40.33 % ) " "Info: Total cell delay = 0.815 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 59.67 % ) " "Info: Total interconnect delay = 1.206 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 0.498ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 0.498ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "3_RX_CLK register GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 424.45 MHz 2.356 ns Internal " "Info: Clock \"3_RX_CLK\" has Internal fmax of 424.45 MHz between source register \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 2.356 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.829 ns + Longest register memory " "Info: + Longest register to memory delay is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 1 REG LCFF_X6_Y2_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y2_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.167 ns) 0.307 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X6_Y2_N6 1 " "Info: 2: + IC(0.140 ns) + CELL(0.167 ns) = 0.307 ns; Loc. = LCCOMB_X6_Y2_N6; Fanout = 1; COMB Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.307 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.066 ns) 2.829 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X27_Y48 0 " "Info: 3: + IC(2.456 ns) + CELL(0.066 ns) = 2.829 ns; Loc. = M4K_X27_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.522 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 8.24 % ) " "Info: Total cell delay = 0.233 ns ( 8.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.596 ns ( 91.76 % ) " "Info: Total interconnect delay = 2.596 ns ( 91.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.829 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.829 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.140ns 2.456ns } { 0.000ns 0.167ns 0.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.533 ns - Smallest " "Info: - Smallest clock skew is 0.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 2.960 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 2.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.317 ns) 2.960 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X27_Y48 0 " "Info: 2: + IC(2.195 ns) + CELL(0.317 ns) = 2.960 ns; Loc. = M4K_X27_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.512 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 25.84 % ) " "Info: Total cell delay = 0.765 ns ( 25.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 74.16 % ) " "Info: Total interconnect delay = 2.195 ns ( 74.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.960 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.960 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.195ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 2.427 ns - Longest register " "Info: - Longest clock path from clock \"3_RX_CLK\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.378 ns) 2.427 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 2 REG LCFF_X6_Y2_N1 3 " "Info: 2: + IC(1.601 ns) + CELL(0.378 ns) = 2.427 ns; Loc. = LCFF_X6_Y2_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.979 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.826 ns ( 34.03 % ) " "Info: Total cell delay = 0.826 ns ( 34.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.601 ns ( 65.97 % ) " "Info: Total interconnect delay = 1.601 ns ( 65.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.427 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.427 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.601ns } { 0.000ns 0.448ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.960 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.960 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.195ns } { 0.000ns 0.448ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.427 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.427 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.601ns } { 0.000ns 0.448ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.829 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.829 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.140ns 2.456ns } { 0.000ns 0.167ns 0.066ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.960 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.960 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.195ns } { 0.000ns 0.448ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.427 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.427 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.601ns } { 0.000ns 0.448ns 0.378ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 1.523 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 1.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.310 ns) 1.523 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.725 ns) + CELL(0.310 ns) = 1.523 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.798 ns ( 52.40 % ) " "Info: Total cell delay = 0.798 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.725 ns ( 47.60 % ) " "Info: Total interconnect delay = 0.725 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.523 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.523 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.725ns } { 0.000ns 0.488ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 1.530 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 1.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.317 ns) 1.530 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y4 1 " "Info: 2: + IC(0.725 ns) + CELL(0.317 ns) = 1.530 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.042 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.805 ns ( 52.61 % ) " "Info: Total cell delay = 0.805 ns ( 52.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.725 ns ( 47.39 % ) " "Info: Total interconnect delay = 0.725 ns ( 47.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.530 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.725ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.523 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.523 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.725ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.530 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.725ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.523 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.523 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.725ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.530 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.725ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|virtual_ir_scan_reg register sld_hub:auto_hub\|tdo 218.63 MHz 4.574 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 218.63 MHz between source register \"sld_hub:auto_hub\|virtual_ir_scan_reg\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 4.574 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.188 ns + Longest register register " "Info: + Longest register to register delay is 2.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|virtual_ir_scan_reg 1 REG LCFF_X45_Y57_N25 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y57_N25; Fanout = 44; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.120 ns) 0.878 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 2 COMB LCCOMB_X44_Y59_N8 18 " "Info: 2: + IC(0.758 ns) + CELL(0.120 ns) = 0.878 ns; Loc. = LCCOMB_X44_Y59_N8; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.878 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.126 ns) 1.380 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X45_Y60_N20 1 " "Info: 3: + IC(0.376 ns) + CELL(0.126 ns) = 1.380 ns; Loc. = LCCOMB_X45_Y60_N20; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.502 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.120 ns) 1.952 ns sld_hub:auto_hub\|tdo~1 4 COMB LCCOMB_X46_Y58_N0 1 " "Info: 4: + IC(0.452 ns) + CELL(0.120 ns) = 1.952 ns; Loc. = LCCOMB_X46_Y58_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.572 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.018 ns) 2.091 ns sld_hub:auto_hub\|tdo~5 5 COMB LCCOMB_X46_Y58_N4 1 " "Info: 5: + IC(0.121 ns) + CELL(0.018 ns) = 2.091 ns; Loc. = LCCOMB_X46_Y58_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.188 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X46_Y58_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 2.188 ns; Loc. = LCFF_X46_Y58_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.481 ns ( 21.98 % ) " "Info: Total cell delay = 0.481 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.707 ns ( 78.02 % ) " "Info: Total interconnect delay = 1.707 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.188 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.188 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.758ns 0.376ns 0.452ns 0.121ns 0.000ns } { 0.000ns 0.120ns 0.126ns 0.120ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 1.726 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 1.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.000 ns) 0.586 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.586 ns) + CELL(0.000 ns) = 0.586 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.378 ns) 1.726 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X46_Y58_N5 2 " "Info: 3: + IC(0.762 ns) + CELL(0.378 ns) = 1.726 ns; Loc. = LCFF_X46_Y58_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.140 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 21.90 % ) " "Info: Total cell delay = 0.378 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.348 ns ( 78.10 % ) " "Info: Total interconnect delay = 1.348 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.726 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.726 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.762ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 1.716 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 1.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.000 ns) 0.586 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.586 ns) + CELL(0.000 ns) = 0.586 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.378 ns) 1.716 ns sld_hub:auto_hub\|virtual_ir_scan_reg 3 REG LCFF_X45_Y57_N25 44 " "Info: 3: + IC(0.752 ns) + CELL(0.378 ns) = 1.716 ns; Loc. = LCFF_X45_Y57_N25; Fanout = 44; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.130 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 22.03 % ) " "Info: Total cell delay = 0.378 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.338 ns ( 77.97 % ) " "Info: Total interconnect delay = 1.338 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.716 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.716 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.586ns 0.752ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.726 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.726 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.762ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.716 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.716 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.586ns 0.752ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.188 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.188 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.758ns 0.376ns 0.452ns 0.121ns 0.000ns } { 0.000ns 0.120ns 0.126ns 0.120ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.726 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.726 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.762ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.716 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.716 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.586ns 0.752ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\] 1 REG LCFF_X53_Y53_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y53_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\]~feeder 2 COMB LCCOMB_X53_Y53_N18 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X53_Y53_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\] 3 REG LCFF_X53_Y53_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X53_Y53_N19; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.014 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.378 ns) 2.014 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\] 3 REG LCFF_X53_Y53_N19 1 " "Info: 3: + IC(0.746 ns) + CELL(0.378 ns) = 2.014 ns; Loc. = LCFF_X53_Y53_N19; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.124 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.77 % ) " "Info: Total cell delay = 0.378 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 81.23 % ) " "Info: Total interconnect delay = 1.636 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.014 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.378 ns) 2.014 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\] 3 REG LCFF_X53_Y53_N17 1 " "Info: 3: + IC(0.746 ns) + CELL(0.378 ns) = 2.014 ns; Loc. = LCFF_X53_Y53_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.124 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.77 % ) " "Info: Total cell delay = 0.378 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 81.23 % ) " "Info: Total interconnect delay = 1.636 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.014 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][97] {} } { 0.000ns 0.890ns 0.746ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[16\] register rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\] 209 ps " "Info: Minimum slack time is 209 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[16\]\" and destination register \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.894 ns + Shortest register register " "Info: + Shortest register to register delay is 3.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[16\] 1 REG LCFF_X21_Y40_N21 259 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y40_N21; Fanout = 259; REG Node = 'VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.018 ns) 2.648 ns rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|_~243 2 COMB LCCOMB_X28_Y44_N16 1 " "Info: 2: + IC(2.630 ns) + CELL(0.018 ns) = 2.648 ns; Loc. = LCCOMB_X28_Y44_N16; Fanout = 1; COMB Node = 'rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|_~243'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.648 ns" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|_~243 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.161 ns) 3.797 ns rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\]~feeder 3 COMB LCCOMB_X32_Y44_N4 1 " "Info: 3: + IC(0.988 ns) + CELL(0.161 ns) = 3.797 ns; Loc. = LCCOMB_X32_Y44_N4; Fanout = 1; COMB Node = 'rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|_~243 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1]~feeder } "NODE_NAME" } } { "db/mux_5me.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_5me.tdf" 30 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 3.894 ns rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\] 4 REG LCFF_X32_Y44_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 3.894 ns; Loc. = LCFF_X32_Y44_N5; Fanout = 1; REG Node = 'rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1]~feeder rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "db/mux_5me.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_5me.tdf" 30 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.276 ns ( 7.09 % ) " "Info: Total cell delay = 0.276 ns ( 7.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.618 ns ( 92.91 % ) " "Info: Total interconnect delay = 3.618 ns ( 92.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.894 ns" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|_~243 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1]~feeder rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.894 ns" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|_~243 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1]~feeder {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] {} } { 0.000ns 2.630ns 0.988ns 0.000ns } { 0.000ns 0.018ns 0.161ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.685 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.685 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.672 ns + Smallest " "Info: + Smallest clock skew is 3.672 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 5.687 ns + Longest register " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 5.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.440 ns) 2.090 ns tapdel10:inst13\|del1 3 REG LCFF_X29_Y36_N1 2 " "Info: 3: + IC(0.760 ns) + CELL(0.440 ns) = 2.090 ns; Loc. = LCFF_X29_Y36_N1; Fanout = 2; REG Node = 'tapdel10:inst13\|del1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.200 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 } "NODE_NAME" } } { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.440 ns) 2.704 ns vme_interface:inst2\|del80 4 REG LCFF_X28_Y36_N15 7 " "Info: 4: + IC(0.174 ns) + CELL(0.440 ns) = 2.704 ns; Loc. = LCFF_X28_Y36_N15; Fanout = 7; REG Node = 'vme_interface:inst2\|del80'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.614 ns" { tapdel10:inst13|del1 vme_interface:inst2|del80 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.000 ns) 4.552 ns vme_interface:inst2\|del80~clkctrl 5 COMB CLKCTRL_G10 3139 " "Info: 5: + IC(1.848 ns) + CELL(0.000 ns) = 4.552 ns; Loc. = CLKCTRL_G10; Fanout = 3139; COMB Node = 'vme_interface:inst2\|del80~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.848 ns" { vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.378 ns) 5.687 ns rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\] 6 REG LCFF_X32_Y44_N5 1 " "Info: 6: + IC(0.757 ns) + CELL(0.378 ns) = 5.687 ns; Loc. = LCFF_X32_Y44_N5; Fanout = 1; REG Node = 'rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\|external_latency_ffsa\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.135 ns" { vme_interface:inst2|del80~clkctrl rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "db/mux_5me.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_5me.tdf" 30 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 22.12 % ) " "Info: Total cell delay = 1.258 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 77.88 % ) " "Info: Total interconnect delay = 4.429 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] {} } { 0.000ns 0.890ns 0.760ns 0.174ns 1.848ns 0.757ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 2.015 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 2.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.378 ns) 2.015 ns VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X21_Y40_N21 259 " "Info: 3: + IC(0.747 ns) + CELL(0.378 ns) = 2.015 ns; Loc. = LCFF_X21_Y40_N21; Fanout = 259; REG Node = 'VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.76 % ) " "Info: Total cell delay = 0.378 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 81.24 % ) " "Info: Total interconnect delay = 1.637 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] {} } { 0.000ns 0.890ns 0.760ns 0.174ns 1.848ns 0.757ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "db/mux_5me.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_5me.tdf" 30 23 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] {} } { 0.000ns 0.890ns 0.760ns 0.174ns 1.848ns 0.757ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.894 ns" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|_~243 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1]~feeder rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.894 ns" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|_~243 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1]~feeder {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] {} } { 0.000ns 2.630ns 0.988ns 0.000ns } { 0.000ns 0.018ns 0.161ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.687 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] {} } { 0.000ns 0.890ns 0.760ns 0.174ns 1.848ns 0.757ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 215 ps " "Info: Minimum slack time is 215 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.228 ns + Shortest register register " "Info: + Shortest register to register delay is 0.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y33_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.018 ns) 0.131 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N24 1 " "Info: 2: + IC(0.113 ns) + CELL(0.018 ns) = 0.131 ns; Loc. = LCCOMB_X60_Y33_N24; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.131 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.228 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.228 ns; Loc. = LCFF_X60_Y33_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.44 % ) " "Info: Total cell delay = 0.115 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.113 ns ( 49.56 % ) " "Info: Total interconnect delay = 0.113 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 2.017 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 2.017 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N25 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = 2.017 ns; Loc. = LCFF_X60_Y33_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 source 2.017 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to source register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 2.017 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N17 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = 2.017 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] register fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\] 216 ps " "Info: Minimum slack time is 216 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.229 ns + Shortest register register " "Info: + Shortest register to register delay is 0.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X57_Y32_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y32_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.018 ns) 0.132 ns fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X57_Y32_N8 1 " "Info: 2: + IC(0.114 ns) + CELL(0.018 ns) = 0.132 ns; Loc. = LCCOMB_X57_Y32_N8; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.132 ns" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.229 ns fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X57_Y32_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.229 ns; Loc. = LCFF_X57_Y32_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.22 % ) " "Info: Total cell delay = 0.115 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.114 ns ( 49.78 % ) " "Info: Total interconnect delay = 0.114 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.333 ns " "Info: - Launch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 60.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 2.005 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 2.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.378 ns) 2.005 ns fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X57_Y32_N9 1 " "Info: 3: + IC(0.737 ns) + CELL(0.378 ns) = 2.005 ns; Loc. = LCFF_X57_Y32_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst43\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.115 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.85 % ) " "Info: Total cell delay = 0.378 ns ( 18.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 81.15 % ) " "Info: Total interconnect delay = 1.627 ns ( 81.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 source 2.005 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to source register is 2.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.378 ns) 2.005 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X57_Y32_N31 1 " "Info: 3: + IC(0.737 ns) + CELL(0.378 ns) = 2.005 ns; Loc. = LCFF_X57_Y32_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.115 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.85 % ) " "Info: Total cell delay = 0.378 ns ( 18.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 81.15 % ) " "Info: Total interconnect delay = 1.627 ns ( 81.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst43|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y34_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N18 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X60_Y34_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.667 ns " "Info: - Launch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 120.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination 1.874 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is 1.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 7 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R13; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.378 ns) 1.874 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.607 ns) + CELL(0.378 ns) = 1.874 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.17 % ) " "Info: Total cell delay = 0.378 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 79.83 % ) " "Info: Total interconnect delay = 1.496 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 source 1.874 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to source register is 1.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 7 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R13; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.378 ns) 1.874 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.607 ns) + CELL(0.378 ns) = 1.874 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.17 % ) " "Info: Total cell delay = 0.378 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 79.83 % ) " "Info: Total interconnect delay = 1.496 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 215 ps " "Info: Minimum slack time is 215 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.228 ns + Shortest register register " "Info: + Shortest register to register delay is 0.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y34_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.018 ns) 0.131 ns fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N22 1 " "Info: 2: + IC(0.113 ns) + CELL(0.018 ns) = 0.131 ns; Loc. = LCCOMB_X60_Y34_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.131 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.228 ns fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.228 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.44 % ) " "Info: Total cell delay = 0.115 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.113 ns ( 49.56 % ) " "Info: Total interconnect delay = 0.113 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination 1.863 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is 1.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 7 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R15; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.378 ns) 1.863 ns fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N23 1 " "Info: 3: + IC(0.596 ns) + CELL(0.378 ns) = 1.863 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.974 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.29 % ) " "Info: Total cell delay = 0.378 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.485 ns ( 79.71 % ) " "Info: Total interconnect delay = 1.485 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 source 1.863 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to source register is 1.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 7 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R15; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.378 ns) 1.863 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N21 1 " "Info: 3: + IC(0.596 ns) + CELL(0.378 ns) = 1.863 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.974 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.29 % ) " "Info: Total cell delay = 0.378 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.485 ns ( 79.71 % ) " "Info: Total interconnect delay = 1.485 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.863 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.596ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 215 ps " "Info: Minimum slack time is 215 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.228 ns + Shortest register register " "Info: + Shortest register to register delay is 0.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y34_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.018 ns) 0.131 ns fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N22 1 " "Info: 2: + IC(0.113 ns) + CELL(0.018 ns) = 0.131 ns; Loc. = LCCOMB_X61_Y34_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.131 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.228 ns fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.228 ns; Loc. = LCFF_X61_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.44 % ) " "Info: Total cell delay = 0.115 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.113 ns ( 49.56 % ) " "Info: Total interconnect delay = 0.113 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.333 ns " "Info: - Launch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 240.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination 1.875 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is 1.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.378 ns) 1.875 ns fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N23 1 " "Info: 3: + IC(0.608 ns) + CELL(0.378 ns) = 1.875 ns; Loc. = LCFF_X61_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.986 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.16 % ) " "Info: Total cell delay = 0.378 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 79.84 % ) " "Info: Total interconnect delay = 1.497 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 source 1.875 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to source register is 1.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.378 ns) 1.875 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N21 1 " "Info: 3: + IC(0.608 ns) + CELL(0.378 ns) = 1.875 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.986 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.16 % ) " "Info: Total cell delay = 0.378 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 79.84 % ) " "Info: Total interconnect delay = 1.497 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.875 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.608ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 216 ps " "Info: Minimum slack time is 216 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.229 ns + Shortest register register " "Info: + Shortest register to register delay is 0.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y34_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.018 ns) 0.132 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N24 1 " "Info: 2: + IC(0.114 ns) + CELL(0.018 ns) = 0.132 ns; Loc. = LCCOMB_X61_Y34_N24; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.132 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.229 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.229 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.22 % ) " "Info: Total cell delay = 0.115 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.114 ns ( 49.78 % ) " "Info: Total interconnect delay = 0.114 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.667 ns " "Info: - Launch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 300.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination 1.865 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is 1.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.378 ns) 1.865 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N25 1 " "Info: 3: + IC(0.598 ns) + CELL(0.378 ns) = 1.865 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.976 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.27 % ) " "Info: Total cell delay = 0.378 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.487 ns ( 79.73 % ) " "Info: Total interconnect delay = 1.487 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 source 1.865 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to source register is 1.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.378 ns) 1.865 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N27 1 " "Info: 3: + IC(0.598 ns) + CELL(0.378 ns) = 1.865 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.976 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.27 % ) " "Info: Total cell delay = 0.378 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.487 ns ( 79.73 % ) " "Info: Total interconnect delay = 1.487 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.865 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.598ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lv1b_pipeline:inst269\|lv1_cnt_ps\[5\] inputbus\[6\] master_clock0 8.874 ns register " "Info: tsu for register \"lv1b_pipeline:inst269\|lv1_cnt_ps\[5\]\" (data pin = \"inputbus\[6\]\", clock pin = \"master_clock0\") is 8.874 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.775 ns + Longest pin register " "Info: + Longest pin to register delay is 8.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns inputbus\[6\] 1 PIN PIN_AH32 5 " "Info: 1: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = PIN_AH32; Fanout = 5; PIN Node = 'inputbus\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[6] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(0.094 ns) 3.235 ns inst39~0 2 COMB LCCOMB_X7_Y26_N14 1 " "Info: 2: + IC(2.850 ns) + CELL(0.094 ns) = 3.235 ns; Loc. = LCCOMB_X7_Y26_N14; Fanout = 1; COMB Node = 'inst39~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.944 ns" { inputbus[6] inst39~0 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3424 8248 8312 3472 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.167 ns) 3.544 ns inst39~1 3 COMB LCCOMB_X7_Y26_N0 3 " "Info: 3: + IC(0.142 ns) + CELL(0.167 ns) = 3.544 ns; Loc. = LCCOMB_X7_Y26_N0; Fanout = 3; COMB Node = 'inst39~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.309 ns" { inst39~0 inst39~1 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3424 8248 8312 3472 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.170 ns) 5.104 ns lv1b_pipeline:inst269\|pipeline~252 4 COMB LCCOMB_X43_Y18_N0 49 " "Info: 4: + IC(1.390 ns) + CELL(0.170 ns) = 5.104 ns; Loc. = LCCOMB_X43_Y18_N0; Fanout = 49; COMB Node = 'lv1b_pipeline:inst269\|pipeline~252'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.560 ns" { inst39~1 lv1b_pipeline:inst269|pipeline~252 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.018 ns) 6.037 ns lv1b_pipeline:inst269\|Mux25~42 5 COMB LCCOMB_X69_Y14_N30 1 " "Info: 5: + IC(0.915 ns) + CELL(0.018 ns) = 6.037 ns; Loc. = LCCOMB_X69_Y14_N30; Fanout = 1; COMB Node = 'lv1b_pipeline:inst269\|Mux25~42'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { lv1b_pipeline:inst269|pipeline~252 lv1b_pipeline:inst269|Mux25~42 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.126 ns) 6.529 ns lv1b_pipeline:inst269\|Mux25~46 6 COMB LCCOMB_X70_Y18_N30 1 " "Info: 6: + IC(0.366 ns) + CELL(0.126 ns) = 6.529 ns; Loc. = LCCOMB_X70_Y18_N30; Fanout = 1; COMB Node = 'lv1b_pipeline:inst269\|Mux25~46'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.492 ns" { lv1b_pipeline:inst269|Mux25~42 lv1b_pipeline:inst269|Mux25~46 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.146 ns) + CELL(0.126 ns) 6.801 ns lv1b_pipeline:inst269\|Mux25~62 7 COMB LCCOMB_X70_Y18_N6 2 " "Info: 7: + IC(0.146 ns) + CELL(0.126 ns) = 6.801 ns; Loc. = LCCOMB_X70_Y18_N6; Fanout = 2; COMB Node = 'lv1b_pipeline:inst269\|Mux25~62'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { lv1b_pipeline:inst269|Mux25~46 lv1b_pipeline:inst269|Mux25~62 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.077 ns) 7.671 ns lv1b_pipeline:inst269\|Mux25~84DUPLICATE 8 COMB LCCOMB_X55_Y22_N22 17 " "Info: 8: + IC(0.793 ns) + CELL(0.077 ns) = 7.671 ns; Loc. = LCCOMB_X55_Y22_N22; Fanout = 17; COMB Node = 'lv1b_pipeline:inst269\|Mux25~84DUPLICATE'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.870 ns" { lv1b_pipeline:inst269|Mux25~62 lv1b_pipeline:inst269|Mux25~84DUPLICATE } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.120 ns) 8.678 ns lv1b_pipeline:inst269\|lv1_cnt_ps~14 9 COMB LCCOMB_X34_Y24_N8 1 " "Info: 9: + IC(0.887 ns) + CELL(0.120 ns) = 8.678 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 1; COMB Node = 'lv1b_pipeline:inst269\|lv1_cnt_ps~14'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.007 ns" { lv1b_pipeline:inst269|Mux25~84DUPLICATE lv1b_pipeline:inst269|lv1_cnt_ps~14 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 8.775 ns lv1b_pipeline:inst269\|lv1_cnt_ps\[5\] 10 REG LCFF_X34_Y24_N9 5 " "Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 8.775 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 5; REG Node = 'lv1b_pipeline:inst269\|lv1_cnt_ps\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { lv1b_pipeline:inst269|lv1_cnt_ps~14 lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 14.66 % ) " "Info: Total cell delay = 1.286 ns ( 14.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.489 ns ( 85.34 % ) " "Info: Total interconnect delay = 7.489 ns ( 85.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.775 ns" { inputbus[6] inst39~0 inst39~1 lv1b_pipeline:inst269|pipeline~252 lv1b_pipeline:inst269|Mux25~42 lv1b_pipeline:inst269|Mux25~46 lv1b_pipeline:inst269|Mux25~62 lv1b_pipeline:inst269|Mux25~84DUPLICATE lv1b_pipeline:inst269|lv1_cnt_ps~14 lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.775 ns" { inputbus[6] {} inputbus[6]~combout {} inst39~0 {} inst39~1 {} lv1b_pipeline:inst269|pipeline~252 {} lv1b_pipeline:inst269|Mux25~42 {} lv1b_pipeline:inst269|Mux25~46 {} lv1b_pipeline:inst269|Mux25~62 {} lv1b_pipeline:inst269|Mux25~84DUPLICATE {} lv1b_pipeline:inst269|lv1_cnt_ps~14 {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 0.000ns 2.850ns 0.142ns 1.390ns 0.915ns 0.366ns 0.146ns 0.793ns 0.887ns 0.000ns } { 0.000ns 0.291ns 0.094ns 0.167ns 0.170ns 0.018ns 0.126ns 0.126ns 0.077ns 0.120ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk0 -2.057 ns - " "Info: - Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.005 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.378 ns) 2.005 ns lv1b_pipeline:inst269\|lv1_cnt_ps\[5\] 3 REG LCFF_X34_Y24_N9 5 " "Info: 3: + IC(0.737 ns) + CELL(0.378 ns) = 2.005 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 5; REG Node = 'lv1b_pipeline:inst269\|lv1_cnt_ps\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.115 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.85 % ) " "Info: Total cell delay = 0.378 ns ( 18.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 81.15 % ) " "Info: Total interconnect delay = 1.627 ns ( 81.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.775 ns" { inputbus[6] inst39~0 inst39~1 lv1b_pipeline:inst269|pipeline~252 lv1b_pipeline:inst269|Mux25~42 lv1b_pipeline:inst269|Mux25~46 lv1b_pipeline:inst269|Mux25~62 lv1b_pipeline:inst269|Mux25~84DUPLICATE lv1b_pipeline:inst269|lv1_cnt_ps~14 lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.775 ns" { inputbus[6] {} inputbus[6]~combout {} inst39~0 {} inst39~1 {} lv1b_pipeline:inst269|pipeline~252 {} lv1b_pipeline:inst269|Mux25~42 {} lv1b_pipeline:inst269|Mux25~46 {} lv1b_pipeline:inst269|Mux25~62 {} lv1b_pipeline:inst269|Mux25~84DUPLICATE {} lv1b_pipeline:inst269|lv1_cnt_ps~14 {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 0.000ns 2.850ns 0.142ns 1.390ns 0.915ns 0.366ns 0.146ns 0.793ns 0.887ns 0.000ns } { 0.000ns 0.291ns 0.094ns 0.167ns 0.170ns 0.018ns 0.126ns 0.126ns 0.077ns 0.120ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.005 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 0.890ns 0.737ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_iack vme_data\[4\] tdc_vme:inst57\|m_ctrlreg24\[4\] 16.129 ns register " "Info: tco from clock \"_iack\" to destination pin \"vme_data\[4\]\" through register \"tdc_vme:inst57\|m_ctrlreg24\[4\]\" is 16.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_iack source 8.867 ns + Longest register " "Info: + Longest clock path from clock \"_iack\" to source register is 8.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns _iack 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = '_iack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _iack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.181 ns) 2.669 ns vme_interface:inst2\|_modsel~2 2 COMB LOOP LCCOMB_X26_Y37_N2 25 " "Info: 2: + IC(0.000 ns) + CELL(2.181 ns) = 2.669 ns; Loc. = LCCOMB_X26_Y37_N2; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X26_Y37_N2 " "Info: Loc. = LCCOMB_X26_Y37_N2; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.181 ns" { _iack vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.440 ns) 3.464 ns vme_interface:inst2\|vme_addr\[14\] 3 REG LCFF_X25_Y36_N11 1 " "Info: 3: + IC(0.355 ns) + CELL(0.440 ns) = 3.464 ns; Loc. = LCFF_X25_Y36_N11; Fanout = 1; REG Node = 'vme_interface:inst2\|vme_addr\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[14] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.147 ns) + CELL(0.167 ns) 3.778 ns tdc_vme:inst57\|vme_testdatamodewrite~0 4 COMB LCCOMB_X25_Y36_N18 7 " "Info: 4: + IC(0.147 ns) + CELL(0.167 ns) = 3.778 ns; Loc. = LCCOMB_X25_Y36_N18; Fanout = 7; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.314 ns" { vme_interface:inst2|vme_addr[14] tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.159 ns) + CELL(0.120 ns) 4.057 ns tdc_vme:inst57\|vme_testdatamodewrite~2 5 COMB LCCOMB_X25_Y36_N22 14 " "Info: 5: + IC(0.159 ns) + CELL(0.120 ns) = 4.057 ns; Loc. = LCCOMB_X25_Y36_N22; Fanout = 14; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.018 ns) 4.383 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X28_Y36_N10 1 " "Info: 6: + IC(0.308 ns) + CELL(0.018 ns) = 4.383 ns; Loc. = LCCOMB_X28_Y36_N10; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.326 ns" { tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.440 ns) 5.123 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X32_Y36_N7 6 " "Info: 7: + IC(0.300 ns) + CELL(0.440 ns) = 5.123 ns; Loc. = LCFF_X32_Y36_N7; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.740 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.077 ns) 5.510 ns tdc_vme:inst57\|m_ctrlwrite67~0 8 COMB LCCOMB_X28_Y36_N0 26 " "Info: 8: + IC(0.310 ns) + CELL(0.077 ns) = 5.510 ns; Loc. = LCCOMB_X28_Y36_N0; Fanout = 26; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite67~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.387 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.018 ns) 5.953 ns tdc_vme:inst57\|m_ctrlwrite24 9 COMB LCCOMB_X23_Y36_N20 1 " "Info: 9: + IC(0.425 ns) + CELL(0.018 ns) = 5.953 ns; Loc. = LCCOMB_X23_Y36_N20; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.443 ns" { tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite24 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.000 ns) 7.745 ns tdc_vme:inst57\|m_ctrlwrite24~clkctrl 10 COMB CLKCTRL_G15 32 " "Info: 10: + IC(1.792 ns) + CELL(0.000 ns) = 7.745 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.792 ns" { tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.378 ns) 8.867 ns tdc_vme:inst57\|m_ctrlreg24\[4\] 11 REG LCFF_X35_Y21_N11 2 " "Info: 11: + IC(0.744 ns) + CELL(0.378 ns) = 8.867 ns; Loc. = LCFF_X35_Y21_N11; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[4] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 236 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.327 ns ( 48.80 % ) " "Info: Total cell delay = 4.327 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.540 ns ( 51.20 % ) " "Info: Total interconnect delay = 4.540 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.867 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[14] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.867 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[14] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[4] {} } { 0.000ns 0.000ns 0.000ns 0.355ns 0.147ns 0.159ns 0.308ns 0.300ns 0.310ns 0.425ns 1.792ns 0.744ns } { 0.000ns 0.488ns 2.181ns 0.440ns 0.167ns 0.120ns 0.018ns 0.440ns 0.077ns 0.018ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 236 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.200 ns + Longest register pin " "Info: + Longest register to pin delay is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg24\[4\] 1 REG LCFF_X35_Y21_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y21_N11; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg24[4] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 236 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.126 ns) 0.927 ns tdc_vme:inst57\|dataout\[4\]~1520 2 COMB LCCOMB_X32_Y32_N10 1 " "Info: 2: + IC(0.801 ns) + CELL(0.126 ns) = 0.927 ns; Loc. = LCCOMB_X32_Y32_N10; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1520'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.927 ns" { tdc_vme:inst57|m_ctrlreg24[4] tdc_vme:inst57|dataout[4]~1520 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.170 ns) 1.423 ns tdc_vme:inst57\|dataout\[4\]~1521 3 COMB LCCOMB_X29_Y32_N20 1 " "Info: 3: + IC(0.326 ns) + CELL(0.170 ns) = 1.423 ns; Loc. = LCCOMB_X29_Y32_N20; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1521'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.496 ns" { tdc_vme:inst57|dataout[4]~1520 tdc_vme:inst57|dataout[4]~1521 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.167 ns) 2.567 ns tdc_vme:inst57\|dataout\[4\]~1528 4 COMB LCCOMB_X44_Y26_N24 1 " "Info: 4: + IC(0.977 ns) + CELL(0.167 ns) = 2.567 ns; Loc. = LCCOMB_X44_Y26_N24; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1528'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.144 ns" { tdc_vme:inst57|dataout[4]~1521 tdc_vme:inst57|dataout[4]~1528 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.077 ns) 3.216 ns tdc_vme:inst57\|dataout\[4\]~1529 5 COMB LCCOMB_X48_Y21_N22 1 " "Info: 5: + IC(0.572 ns) + CELL(0.077 ns) = 3.216 ns; Loc. = LCCOMB_X48_Y21_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1529'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.649 ns" { tdc_vme:inst57|dataout[4]~1528 tdc_vme:inst57|dataout[4]~1529 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.018 ns) 4.285 ns tdc_vme:inst57\|dataout\[4\]~1539 6 COMB LCCOMB_X28_Y28_N22 1 " "Info: 6: + IC(1.051 ns) + CELL(0.018 ns) = 4.285 ns; Loc. = LCCOMB_X28_Y28_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1539'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.069 ns" { tdc_vme:inst57|dataout[4]~1529 tdc_vme:inst57|dataout[4]~1539 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(1.055 ns) 7.200 ns vme_data\[4\] 7 PIN PIN_K18 0 " "Info: 7: + IC(1.860 ns) + CELL(1.055 ns) = 7.200 ns; Loc. = PIN_K18; Fanout = 0; PIN Node = 'vme_data\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.915 ns" { tdc_vme:inst57|dataout[4]~1539 vme_data[4] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 22.40 % ) " "Info: Total cell delay = 1.613 ns ( 22.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.587 ns ( 77.60 % ) " "Info: Total interconnect delay = 5.587 ns ( 77.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.200 ns" { tdc_vme:inst57|m_ctrlreg24[4] tdc_vme:inst57|dataout[4]~1520 tdc_vme:inst57|dataout[4]~1521 tdc_vme:inst57|dataout[4]~1528 tdc_vme:inst57|dataout[4]~1529 tdc_vme:inst57|dataout[4]~1539 vme_data[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.200 ns" { tdc_vme:inst57|m_ctrlreg24[4] {} tdc_vme:inst57|dataout[4]~1520 {} tdc_vme:inst57|dataout[4]~1521 {} tdc_vme:inst57|dataout[4]~1528 {} tdc_vme:inst57|dataout[4]~1529 {} tdc_vme:inst57|dataout[4]~1539 {} vme_data[4] {} } { 0.000ns 0.801ns 0.326ns 0.977ns 0.572ns 1.051ns 1.860ns } { 0.000ns 0.126ns 0.170ns 0.167ns 0.077ns 0.018ns 1.055ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.867 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[14] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.867 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[14] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[4] {} } { 0.000ns 0.000ns 0.000ns 0.355ns 0.147ns 0.159ns 0.308ns 0.300ns 0.310ns 0.425ns 1.792ns 0.744ns } { 0.000ns 0.488ns 2.181ns 0.440ns 0.167ns 0.120ns 0.018ns 0.440ns 0.077ns 0.018ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.200 ns" { tdc_vme:inst57|m_ctrlreg24[4] tdc_vme:inst57|dataout[4]~1520 tdc_vme:inst57|dataout[4]~1521 tdc_vme:inst57|dataout[4]~1528 tdc_vme:inst57|dataout[4]~1529 tdc_vme:inst57|dataout[4]~1539 vme_data[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.200 ns" { tdc_vme:inst57|m_ctrlreg24[4] {} tdc_vme:inst57|dataout[4]~1520 {} tdc_vme:inst57|dataout[4]~1521 {} tdc_vme:inst57|dataout[4]~1528 {} tdc_vme:inst57|dataout[4]~1529 {} tdc_vme:inst57|dataout[4]~1539 {} vme_data[4] {} } { 0.000ns 0.801ns 0.326ns 0.977ns 0.572ns 1.051ns 1.860ns } { 0.000ns 0.126ns 0.170ns 0.167ns 0.077ns 0.018ns 1.055ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[1\] _dtack 7.070 ns Longest " "Info: Longest tpd from source pin \"_ds\[1\]\" to destination pin \"_dtack\" is 7.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.508 ns) 0.508 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.508 ns) = 0.508 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.535 ns) 4.043 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X26_Y37_N26 7 " "Info: 2: + IC(0.000 ns) + CELL(3.535 ns) = 4.043 ns; Loc. = LCCOMB_X26_Y37_N26; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X26_Y37_N2 " "Info: Loc. = LCCOMB_X26_Y37_N2; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X26_Y37_N26 " "Info: Loc. = LCCOMB_X26_Y37_N26; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.535 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.018 ns) 4.794 ns vme_interface:inst2\|\$00002~1 3 COMB LCCOMB_X26_Y48_N28 1 " "Info: 3: + IC(0.733 ns) + CELL(0.018 ns) = 4.794 ns; Loc. = LCCOMB_X26_Y48_N28; Fanout = 1; COMB Node = 'vme_interface:inst2\|\$00002~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.751 ns" { vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 105 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(1.045 ns) 7.070 ns _dtack 4 PIN PIN_J20 0 " "Info: 4: + IC(1.231 ns) + CELL(1.045 ns) = 7.070 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = '_dtack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.276 ns" { vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 1064 1240 -856 "_dtack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.106 ns ( 72.22 % ) " "Info: Total cell delay = 5.106 ns ( 72.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.964 ns ( 27.78 % ) " "Info: Total interconnect delay = 1.964 ns ( 27.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.070 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.070 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} vme_interface:inst2|$00002~1 {} _dtack {} } { 0.000ns 0.000ns 0.000ns 0.733ns 1.231ns } { 0.000ns 0.508ns 3.535ns 0.018ns 1.045ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg22\[20\] vme_data\[20\] _iack 5.695 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg22\[20\]\" (data pin = \"vme_data\[20\]\", clock pin = \"_iack\") is 5.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_iack destination 8.812 ns + Longest register " "Info: + Longest clock path from clock \"_iack\" to destination register is 8.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns _iack 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = '_iack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _iack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.181 ns) 2.669 ns vme_interface:inst2\|_modsel~2 2 COMB LOOP LCCOMB_X26_Y37_N2 25 " "Info: 2: + IC(0.000 ns) + CELL(2.181 ns) = 2.669 ns; Loc. = LCCOMB_X26_Y37_N2; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X26_Y37_N2 " "Info: Loc. = LCCOMB_X26_Y37_N2; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.181 ns" { _iack vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.440 ns) 3.464 ns vme_interface:inst2\|vme_addr\[14\] 3 REG LCFF_X25_Y36_N11 1 " "Info: 3: + IC(0.355 ns) + CELL(0.440 ns) = 3.464 ns; Loc. = LCFF_X25_Y36_N11; Fanout = 1; REG Node = 'vme_interface:inst2\|vme_addr\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[14] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.147 ns) + CELL(0.167 ns) 3.778 ns tdc_vme:inst57\|vme_testdatamodewrite~0 4 COMB LCCOMB_X25_Y36_N18 7 " "Info: 4: + IC(0.147 ns) + CELL(0.167 ns) = 3.778 ns; Loc. = LCCOMB_X25_Y36_N18; Fanout = 7; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.314 ns" { vme_interface:inst2|vme_addr[14] tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.159 ns) + CELL(0.120 ns) 4.057 ns tdc_vme:inst57\|vme_testdatamodewrite~2 5 COMB LCCOMB_X25_Y36_N22 14 " "Info: 5: + IC(0.159 ns) + CELL(0.120 ns) = 4.057 ns; Loc. = LCCOMB_X25_Y36_N22; Fanout = 14; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.018 ns) 4.383 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X28_Y36_N10 1 " "Info: 6: + IC(0.308 ns) + CELL(0.018 ns) = 4.383 ns; Loc. = LCCOMB_X28_Y36_N10; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.326 ns" { tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.440 ns) 5.123 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X32_Y36_N7 6 " "Info: 7: + IC(0.300 ns) + CELL(0.440 ns) = 5.123 ns; Loc. = LCFF_X32_Y36_N7; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.740 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.077 ns) 5.510 ns tdc_vme:inst57\|m_ctrlwrite67~0 8 COMB LCCOMB_X28_Y36_N0 26 " "Info: 8: + IC(0.310 ns) + CELL(0.077 ns) = 5.510 ns; Loc. = LCCOMB_X28_Y36_N0; Fanout = 26; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite67~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.387 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.077 ns) 5.900 ns tdc_vme:inst57\|m_ctrlwrite22 9 COMB LCCOMB_X28_Y36_N30 1 " "Info: 9: + IC(0.313 ns) + CELL(0.077 ns) = 5.900 ns; Loc. = LCCOMB_X28_Y36_N30; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite22 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.000 ns) 7.678 ns tdc_vme:inst57\|m_ctrlwrite22~clkctrl 10 COMB CLKCTRL_G11 32 " "Info: 10: + IC(1.778 ns) + CELL(0.000 ns) = 7.678 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite22~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.778 ns" { tdc_vme:inst57|m_ctrlwrite22 tdc_vme:inst57|m_ctrlwrite22~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.378 ns) 8.812 ns tdc_vme:inst57\|m_ctrlreg22\[20\] 11 REG LCFF_X26_Y15_N17 2 " "Info: 11: + IC(0.756 ns) + CELL(0.378 ns) = 8.812 ns; Loc. = LCFF_X26_Y15_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg22\[20\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.134 ns" { tdc_vme:inst57|m_ctrlwrite22~clkctrl tdc_vme:inst57|m_ctrlreg22[20] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 234 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.386 ns ( 49.77 % ) " "Info: Total cell delay = 4.386 ns ( 49.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.426 ns ( 50.23 % ) " "Info: Total interconnect delay = 4.426 ns ( 50.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.812 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[14] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite22 tdc_vme:inst57|m_ctrlwrite22~clkctrl tdc_vme:inst57|m_ctrlreg22[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.812 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[14] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite22 {} tdc_vme:inst57|m_ctrlwrite22~clkctrl {} tdc_vme:inst57|m_ctrlreg22[20] {} } { 0.000ns 0.000ns 0.000ns 0.355ns 0.147ns 0.159ns 0.308ns 0.300ns 0.310ns 0.313ns 1.778ns 0.756ns } { 0.000ns 0.488ns 2.181ns 0.440ns 0.167ns 0.120ns 0.018ns 0.440ns 0.077ns 0.077ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 234 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.192 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[20\] 1 PIN PIN_AD19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AD19; Fanout = 1; PIN Node = 'vme_data\[20\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[20] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns vme_data~11 2 COMB IOC_X30_Y0_N2 58 " "Info: 2: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = IOC_X30_Y0_N2; Fanout = 58; COMB Node = 'vme_data~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.448 ns" { vme_data[20] vme_data~11 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.629 ns) + CELL(0.018 ns) 3.095 ns tdc_vme:inst57\|m_ctrlreg22\[20\]~feeder 3 COMB LCCOMB_X26_Y15_N16 1 " "Info: 3: + IC(2.629 ns) + CELL(0.018 ns) = 3.095 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlreg22\[20\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.647 ns" { vme_data~11 tdc_vme:inst57|m_ctrlreg22[20]~feeder } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 234 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 3.192 ns tdc_vme:inst57\|m_ctrlreg22\[20\] 4 REG LCFF_X26_Y15_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 3.192 ns; Loc. = LCFF_X26_Y15_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg22\[20\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { tdc_vme:inst57|m_ctrlreg22[20]~feeder tdc_vme:inst57|m_ctrlreg22[20] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 234 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.563 ns ( 17.64 % ) " "Info: Total cell delay = 0.563 ns ( 17.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.629 ns ( 82.36 % ) " "Info: Total interconnect delay = 2.629 ns ( 82.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.192 ns" { vme_data[20] vme_data~11 tdc_vme:inst57|m_ctrlreg22[20]~feeder tdc_vme:inst57|m_ctrlreg22[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.192 ns" { vme_data[20] {} vme_data~11 {} tdc_vme:inst57|m_ctrlreg22[20]~feeder {} tdc_vme:inst57|m_ctrlreg22[20] {} } { 0.000ns 0.000ns 2.629ns 0.000ns } { 0.000ns 0.448ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.812 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[14] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite22 tdc_vme:inst57|m_ctrlwrite22~clkctrl tdc_vme:inst57|m_ctrlreg22[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.812 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[14] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite22 {} tdc_vme:inst57|m_ctrlwrite22~clkctrl {} tdc_vme:inst57|m_ctrlreg22[20] {} } { 0.000ns 0.000ns 0.000ns 0.355ns 0.147ns 0.159ns 0.308ns 0.300ns 0.310ns 0.313ns 1.778ns 0.756ns } { 0.000ns 0.488ns 2.181ns 0.440ns 0.167ns 0.120ns 0.018ns 0.440ns 0.077ns 0.077ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.192 ns" { vme_data[20] vme_data~11 tdc_vme:inst57|m_ctrlreg22[20]~feeder tdc_vme:inst57|m_ctrlreg22[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.192 ns" { vme_data[20] {} vme_data~11 {} tdc_vme:inst57|m_ctrlreg22[20]~feeder {} tdc_vme:inst57|m_ctrlreg22[20] {} } { 0.000ns 0.000ns 2.629ns 0.000ns } { 0.000ns 0.448ns 0.018ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.340 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.340 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -5.390 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -5.390 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.050 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 2.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(1.111 ns) 2.050 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(0.939 ns) + CELL(1.111 ns) = 2.050 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 54.20 % ) " "Info: Total cell delay = 1.111 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 45.80 % ) " "Info: Total interconnect delay = 0.939 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.095 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.095 ns) 1.095 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.095 ns) = 1.095 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 100.00 % ) " "Info: Total cell delay = 1.095 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.095 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.095ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_FAST" "" "Info: All timing requirements were met for fast timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for fast timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "133 " "Warning: Found 133 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 396 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~3 " "Info: Detected gated clock \"tdc_vme:inst57\|_~3\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~0 " "Info: Detected gated clock \"tdc_vme:inst57\|_~0\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~7 " "Info: Detected gated clock \"tdc_vme:inst57\|_~7\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register lv1a_pipeline:inst116\|clus_err -2.27 ns " "Info: Slack time is -2.27 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "97.37 MHz 10.27 ns " "Info: Fmax is 97.37 MHz (period= 10.27 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.781 ns + Largest register register " "Info: + Largest register to register requirement is 7.781 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.035 ns + Largest " "Info: + Largest clock skew is -0.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.157 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.618 ns) 3.157 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X62_Y7_N27 2 " "Info: 3: + IC(1.236 ns) + CELL(0.618 ns) = 3.157 ns; Loc. = LCFF_X62_Y7_N27; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.854 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.58 % ) " "Info: Total cell delay = 0.618 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.539 ns ( 80.42 % ) " "Info: Total interconnect delay = 2.539 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.236ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.192 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.618 ns) 3.192 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X39_Y11_N3 1939 " "Info: 3: + IC(1.271 ns) + CELL(0.618 ns) = 3.192 ns; Loc. = LCFF_X39_Y11_N3; Fanout = 1939; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.889 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.36 % ) " "Info: Total cell delay = 0.618 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.574 ns ( 80.64 % ) " "Info: Total interconnect delay = 2.574 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.271ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.236ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.271ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.236ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.271ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.051 ns - Longest register register " "Info: - Longest register to register delay is 10.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X39_Y11_N3 1939 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y11_N3; Fanout = 1939; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.053 ns) 1.373 ns lv1a_pipeline:inst116\|pipeline~235 2 COMB LCCOMB_X44_Y4_N2 7 " "Info: 2: + IC(1.320 ns) + CELL(0.053 ns) = 1.373 ns; Loc. = LCCOMB_X44_Y4_N2; Fanout = 7; COMB Node = 'lv1a_pipeline:inst116\|pipeline~235'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.373 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~235 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.154 ns) 2.405 ns lv1a_pipeline:inst116\|Mux3~53 3 COMB LCCOMB_X48_Y8_N16 1 " "Info: 3: + IC(0.878 ns) + CELL(0.154 ns) = 2.405 ns; Loc. = LCCOMB_X48_Y8_N16; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux3~53'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.032 ns" { lv1a_pipeline:inst116|pipeline~235 lv1a_pipeline:inst116|Mux3~53 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 2.917 ns lv1a_pipeline:inst116\|Mux3~56 4 COMB LCCOMB_X48_Y8_N12 1 " "Info: 4: + IC(0.240 ns) + CELL(0.272 ns) = 2.917 ns; Loc. = LCCOMB_X48_Y8_N12; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux3~56'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.512 ns" { lv1a_pipeline:inst116|Mux3~53 lv1a_pipeline:inst116|Mux3~56 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.272 ns) 3.826 ns lv1a_pipeline:inst116\|Mux3~62 5 COMB LCCOMB_X49_Y5_N6 2 " "Info: 5: + IC(0.637 ns) + CELL(0.272 ns) = 3.826 ns; Loc. = LCCOMB_X49_Y5_N6; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux3~62'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.909 ns" { lv1a_pipeline:inst116|Mux3~56 lv1a_pipeline:inst116|Mux3~62 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 4.342 ns lv1a_pipeline:inst116\|Mux3~84 6 COMB LCCOMB_X49_Y5_N20 172 " "Info: 6: + IC(0.244 ns) + CELL(0.272 ns) = 4.342 ns; Loc. = LCCOMB_X49_Y5_N20; Fanout = 172; COMB Node = 'lv1a_pipeline:inst116\|Mux3~84'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.516 ns" { lv1a_pipeline:inst116|Mux3~62 lv1a_pipeline:inst116|Mux3~84 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.272 ns) 5.990 ns lv1a_pipeline:inst116\|raddr~6 7 COMB LCCOMB_X61_Y7_N14 48 " "Info: 7: + IC(1.376 ns) + CELL(0.272 ns) = 5.990 ns; Loc. = LCCOMB_X61_Y7_N14; Fanout = 48; COMB Node = 'lv1a_pipeline:inst116\|raddr~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.648 ns" { lv1a_pipeline:inst116|Mux3~84 lv1a_pipeline:inst116|raddr~6 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.272 ns) 7.369 ns lv1a_pipeline:inst116\|Mux6~311 8 COMB LCCOMB_X69_Y5_N14 1 " "Info: 8: + IC(1.107 ns) + CELL(0.272 ns) = 7.369 ns; Loc. = LCCOMB_X69_Y5_N14; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~311'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.379 ns" { lv1a_pipeline:inst116|raddr~6 lv1a_pipeline:inst116|Mux6~311 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.357 ns) 7.981 ns lv1a_pipeline:inst116\|Mux6~317 9 COMB LCCOMB_X69_Y5_N22 1 " "Info: 9: + IC(0.255 ns) + CELL(0.357 ns) = 7.981 ns; Loc. = LCCOMB_X69_Y5_N22; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~317'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.612 ns" { lv1a_pipeline:inst116|Mux6~311 lv1a_pipeline:inst116|Mux6~317 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.154 ns) 9.130 ns lv1a_pipeline:inst116\|Mux6~339 10 COMB LCCOMB_X62_Y7_N2 1 " "Info: 10: + IC(0.995 ns) + CELL(0.154 ns) = 9.130 ns; Loc. = LCCOMB_X62_Y7_N2; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~339'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { lv1a_pipeline:inst116|Mux6~317 lv1a_pipeline:inst116|Mux6~339 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 9.644 ns lv1a_pipeline:inst116\|Mux6~340 11 COMB LCCOMB_X62_Y7_N14 1 " "Info: 11: + IC(0.242 ns) + CELL(0.272 ns) = 9.644 ns; Loc. = LCCOMB_X62_Y7_N14; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.514 ns" { lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 9.896 ns lv1a_pipeline:inst116\|clus_err~0 12 COMB LCCOMB_X62_Y7_N26 1 " "Info: 12: + IC(0.199 ns) + CELL(0.053 ns) = 9.896 ns; Loc. = LCCOMB_X62_Y7_N26; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.252 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.051 ns lv1a_pipeline:inst116\|clus_err 13 REG LCFF_X62_Y7_N27 2 " "Info: 13: + IC(0.000 ns) + CELL(0.155 ns) = 10.051 ns; Loc. = LCFF_X62_Y7_N27; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 25.45 % ) " "Info: Total cell delay = 2.558 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.493 ns ( 74.55 % ) " "Info: Total interconnect delay = 7.493 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.051 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~235 lv1a_pipeline:inst116|Mux3~53 lv1a_pipeline:inst116|Mux3~56 lv1a_pipeline:inst116|Mux3~62 lv1a_pipeline:inst116|Mux3~84 lv1a_pipeline:inst116|raddr~6 lv1a_pipeline:inst116|Mux6~311 lv1a_pipeline:inst116|Mux6~317 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.051 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~235 {} lv1a_pipeline:inst116|Mux3~53 {} lv1a_pipeline:inst116|Mux3~56 {} lv1a_pipeline:inst116|Mux3~62 {} lv1a_pipeline:inst116|Mux3~84 {} lv1a_pipeline:inst116|raddr~6 {} lv1a_pipeline:inst116|Mux6~311 {} lv1a_pipeline:inst116|Mux6~317 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.320ns 0.878ns 0.240ns 0.637ns 0.244ns 1.376ns 1.107ns 0.255ns 0.995ns 0.242ns 0.199ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.272ns 0.272ns 0.272ns 0.272ns 0.272ns 0.357ns 0.154ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.236ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.192 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.271ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.051 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~235 lv1a_pipeline:inst116|Mux3~53 lv1a_pipeline:inst116|Mux3~56 lv1a_pipeline:inst116|Mux3~62 lv1a_pipeline:inst116|Mux3~84 lv1a_pipeline:inst116|raddr~6 lv1a_pipeline:inst116|Mux6~311 lv1a_pipeline:inst116|Mux6~317 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.051 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~235 {} lv1a_pipeline:inst116|Mux3~53 {} lv1a_pipeline:inst116|Mux3~56 {} lv1a_pipeline:inst116|Mux3~62 {} lv1a_pipeline:inst116|Mux3~84 {} lv1a_pipeline:inst116|raddr~6 {} lv1a_pipeline:inst116|Mux6~311 {} lv1a_pipeline:inst116|Mux6~317 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.320ns 0.878ns 0.240ns 0.637ns 0.244ns 1.376ns 1.107ns 0.255ns 0.995ns 0.242ns 0.199ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.272ns 0.272ns 0.272ns 0.272ns 0.272ns 0.357ns 0.154ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' 28627 " "Warning: Can't achieve timing requirement Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' along 28627 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|m_ctrlreg23\[16\] register VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\] 16.943 ns " "Info: Slack time is 16.943 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|m_ctrlreg23\[16\]\" and destination register \"VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "66.41 MHz 15.057 ns " "Info: Fmax is 66.41 MHz (period= 15.057 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.127 ns + Largest register register " "Info: + Largest register to register requirement is 20.127 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.689 ns + Largest " "Info: + Largest clock skew is -11.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 3.165 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 3.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 3.165 ns VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X59_Y19_N29 1 " "Info: 3: + IC(1.244 ns) + CELL(0.618 ns) = 3.165 ns; Loc. = LCFF_X59_Y19_N29; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.547 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 14.854 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 14.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.712 ns) 3.282 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y36_N31 6 " "Info: 3: + IC(1.267 ns) + CELL(0.712 ns) = 3.282 ns; Loc. = LCFF_X24_Y36_N31; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.979 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.712 ns) 4.212 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] 4 REG LCFF_X24_Y36_N19 313 " "Info: 4: + IC(0.218 ns) + CELL(0.712 ns) = 4.212 ns; Loc. = LCFF_X24_Y36_N19; Fanout = 313; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.930 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.296 ns) + CELL(0.346 ns) 6.854 ns tdc_vme:inst57\|vme_testmodewrite~0 5 COMB LCCOMB_X24_Y36_N30 31 " "Info: 5: + IC(2.296 ns) + CELL(0.346 ns) = 6.854 ns; Loc. = LCCOMB_X24_Y36_N30; Fanout = 31; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.642 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|vme_testmodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.346 ns) 7.767 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X28_Y36_N10 1 " "Info: 6: + IC(0.567 ns) + CELL(0.346 ns) = 7.767 ns; Loc. = LCCOMB_X28_Y36_N10; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.913 ns" { tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.712 ns) 8.983 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X32_Y36_N7 6 " "Info: 7: + IC(0.504 ns) + CELL(0.712 ns) = 8.983 ns; Loc. = LCFF_X32_Y36_N7; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.216 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.154 ns) 9.691 ns tdc_vme:inst57\|m_ctrlwrite67~0 8 COMB LCCOMB_X28_Y36_N0 26 " "Info: 8: + IC(0.554 ns) + CELL(0.154 ns) = 9.691 ns; Loc. = LCCOMB_X28_Y36_N0; Fanout = 26; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite67~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.708 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.053 ns) 11.133 ns tdc_vme:inst57\|m_ctrlwrite23 9 COMB LCCOMB_X20_Y36_N0 1 " "Info: 9: + IC(1.389 ns) + CELL(0.053 ns) = 11.133 ns; Loc. = LCCOMB_X20_Y36_N0; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.442 ns" { tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite23 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 12.950 ns tdc_vme:inst57\|m_ctrlwrite23~clkctrl 10 COMB CLKCTRL_G2 32 " "Info: 10: + IC(1.817 ns) + CELL(0.000 ns) = 12.950 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite23~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.817 ns" { tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.618 ns) 14.854 ns tdc_vme:inst57\|m_ctrlreg23\[16\] 11 REG LCFF_X14_Y31_N11 2 " "Info: 11: + IC(1.286 ns) + CELL(0.618 ns) = 14.854 ns; Loc. = LCFF_X14_Y31_N11; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg23\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.904 ns" { tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.653 ns ( 24.59 % ) " "Info: Total cell delay = 3.653 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.201 ns ( 75.41 % ) " "Info: Total interconnect delay = 11.201 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[16] {} } { 0.000ns 1.303ns 1.267ns 0.218ns 2.296ns 0.567ns 0.504ns 0.554ns 1.389ns 1.817ns 1.286ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.346ns 0.712ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[16] {} } { 0.000ns 1.303ns 1.267ns 0.218ns 2.296ns 0.567ns 0.504ns 0.554ns 1.389ns 1.817ns 1.286ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.346ns 0.712ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[16] {} } { 0.000ns 1.303ns 1.267ns 0.218ns 2.296ns 0.567ns 0.504ns 0.554ns 1.389ns 1.817ns 1.286ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.346ns 0.712ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.184 ns - Longest register register " "Info: - Longest register to register delay is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg23\[16\] 1 REG LCFF_X14_Y31_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y31_N11; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg23\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg23[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.976 ns) + CELL(0.053 ns) 3.029 ns VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\]~feeder 2 COMB LCCOMB_X59_Y19_N28 1 " "Info: 2: + IC(2.976 ns) + CELL(0.053 ns) = 3.029 ns; Loc. = LCCOMB_X59_Y19_N28; Fanout = 1; COMB Node = 'VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.029 ns" { tdc_vme:inst57|m_ctrlreg23[16] VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.184 ns VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X59_Y19_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.184 ns; Loc. = LCFF_X59_Y19_N29; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst23\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16]~feeder VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 6.53 % ) " "Info: Total cell delay = 0.208 ns ( 6.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.976 ns ( 93.47 % ) " "Info: Total interconnect delay = 2.976 ns ( 93.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.184 ns" { tdc_vme:inst57|m_ctrlreg23[16] VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16]~feeder VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.184 ns" { tdc_vme:inst57|m_ctrlreg23[16] {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16]~feeder {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 2.976ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.854 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[16] {} } { 0.000ns 1.303ns 1.267ns 0.218ns 2.296ns 0.567ns 0.504ns 0.554ns 1.389ns 1.817ns 1.286ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.346ns 0.712ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.184 ns" { tdc_vme:inst57|m_ctrlreg23[16] VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16]~feeder VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.184 ns" { tdc_vme:inst57|m_ctrlreg23[16] {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16]~feeder {} VME_thing:inst69|dff32:inst23|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 2.976ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 4.692 ns " "Info: Slack time is 4.692 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "302.3 MHz 3.308 ns " "Info: Fmax is 302.3 MHz (period= 3.308 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.770 ns + Largest register register " "Info: + Largest register to register requirement is 7.770 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns + Largest " "Info: + Largest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 0.111 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 0.111 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N31 1 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 0.111 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.157 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.157 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.618 ns) 0.157 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(1.292 ns) + CELL(0.618 ns) = 0.157 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.910 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.23 % ) " "Info: Total cell delay = 0.618 ns ( 19.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.595 ns ( 80.77 % ) " "Info: Total interconnect delay = 2.595 ns ( 80.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.078 ns - Longest register register " "Info: - Longest register to register delay is 3.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.769 ns) + CELL(0.309 ns) 3.078 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X60_Y33_N31 1 " "Info: 2: + IC(2.769 ns) + CELL(0.309 ns) = 3.078 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 10.04 % ) " "Info: Total cell delay = 0.309 ns ( 10.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.769 ns ( 89.96 % ) " "Info: Total interconnect delay = 2.769 ns ( 89.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.078 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 2.769ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.078 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 2.769ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 159 ps " "Info: Slack time is 159 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.145 ns + Largest register register " "Info: + Largest register to register requirement is 1.145 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.333 ns + " "Info: + Setup relationship between source and destination is 1.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 0.153 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 0.153 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.618 ns) 0.153 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X11_Y35_N11 1 " "Info: 3: + IC(1.288 ns) + CELL(0.618 ns) = 0.153 ns; Loc. = LCFF_X11_Y35_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.906 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.26 % ) " "Info: Total cell delay = 0.618 ns ( 19.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.591 ns ( 80.74 % ) " "Info: Total interconnect delay = 2.591 ns ( 80.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.157 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.157 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.618 ns) 0.157 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(1.292 ns) + CELL(0.618 ns) = 0.157 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.910 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.23 % ) " "Info: Total cell delay = 0.618 ns ( 19.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.595 ns ( 80.77 % ) " "Info: Total interconnect delay = 2.595 ns ( 80.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.986 ns - Longest register register " "Info: - Longest register to register delay is 0.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.053 ns) 0.831 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X11_Y35_N10 1 " "Info: 2: + IC(0.778 ns) + CELL(0.053 ns) = 0.831 ns; Loc. = LCCOMB_X11_Y35_N10; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.831 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.986 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X11_Y35_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.986 ns; Loc. = LCFF_X11_Y35_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 21.10 % ) " "Info: Total cell delay = 0.208 ns ( 21.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.778 ns ( 78.90 % ) " "Info: Total interconnect delay = 0.778 ns ( 78.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.986 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.986 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.778ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.986 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.986 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.778ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 972 ps " "Info: Slack time is 972 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.234 ns + Largest register register " "Info: + Largest register to register requirement is 2.234 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.667 ns + " "Info: + Setup relationship between source and destination is 2.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.249 ns + Largest " "Info: + Largest clock skew is -0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination -0.140 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is -0.140 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 7 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R13; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.618 ns) -0.140 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.998 ns) + CELL(0.618 ns) = -0.140 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.298 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.109 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.109 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 0.109 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y32_N25 6 " "Info: 3: + IC(1.244 ns) + CELL(0.618 ns) = 0.109 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.862 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.547 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.262 ns - Longest register register " "Info: - Longest register to register delay is 1.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y32_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.053 ns) 1.107 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N16 1 " "Info: 2: + IC(1.054 ns) + CELL(0.053 ns) = 1.107 ns; Loc. = LCCOMB_X60_Y34_N16; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.107 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.262 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.262 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 16.48 % ) " "Info: Total cell delay = 0.208 ns ( 16.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 83.52 % ) " "Info: Total interconnect delay = 1.054 ns ( 83.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.262 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.262 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.054ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.262 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.262 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.054ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 2.293 ns " "Info: Slack time is 2.293 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.554 ns + Largest register register " "Info: + Largest register to register requirement is 3.554 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.262 ns + Largest " "Info: + Largest clock skew is -0.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination -0.153 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is -0.153 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 7 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R15; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.618 ns) -0.153 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N21 1 " "Info: 3: + IC(0.985 ns) + CELL(0.618 ns) = -0.153 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.603 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.29 % ) " "Info: Total cell delay = 0.618 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 78.71 % ) " "Info: Total interconnect delay = 2.285 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.109 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.109 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 0.109 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y32_N25 6 " "Info: 3: + IC(1.244 ns) + CELL(0.618 ns) = 0.109 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.862 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.547 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.261 ns - Longest register register " "Info: - Longest register to register delay is 1.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y32_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y32_N25; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.053 ns) 1.106 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N20 1 " "Info: 2: + IC(1.053 ns) + CELL(0.053 ns) = 1.106 ns; Loc. = LCCOMB_X60_Y34_N20; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.106 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.261 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.261 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 16.49 % ) " "Info: Total cell delay = 0.208 ns ( 16.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 83.51 % ) " "Info: Total interconnect delay = 1.053 ns ( 83.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.261 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.053ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.153 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.261 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.053ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 1.842 ns " "Info: Slack time is 1.842 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.853 ns + Largest register register " "Info: + Largest register to register requirement is 4.853 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.333 ns + " "Info: + Setup relationship between source and destination is 5.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.296 ns + Largest " "Info: + Largest clock skew is -0.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination -0.139 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is -0.139 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.618 ns) -0.139 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N21 1 " "Info: 3: + IC(0.999 ns) + CELL(0.618 ns) = -0.139 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.617 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.299 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.157 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.157 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.618 ns) 0.157 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(1.292 ns) + CELL(0.618 ns) = 0.157 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.910 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.23 % ) " "Info: Total cell delay = 0.618 ns ( 19.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.595 ns ( 80.77 % ) " "Info: Total interconnect delay = 2.595 ns ( 80.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.011 ns - Longest register register " "Info: - Longest register to register delay is 3.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.053 ns) 2.856 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N20 1 " "Info: 2: + IC(2.803 ns) + CELL(0.053 ns) = 2.856 ns; Loc. = LCCOMB_X61_Y34_N20; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.856 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.011 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.011 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 6.91 % ) " "Info: Total cell delay = 0.208 ns ( 6.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.803 ns ( 93.09 % ) " "Info: Total interconnect delay = 2.803 ns ( 93.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.011 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.011 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 2.803ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.139 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.011 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.011 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 2.803ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3.164 ns " "Info: Slack time is 3.164 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.174 ns + Largest register register " "Info: + Largest register to register requirement is 6.174 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.667 ns + " "Info: + Setup relationship between source and destination is 6.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.309 ns + Largest " "Info: + Largest clock skew is -0.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination -0.152 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is -0.152 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.618 ns) -0.152 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N27 1 " "Info: 3: + IC(0.986 ns) + CELL(0.618 ns) = -0.152 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.604 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.28 % ) " "Info: Total cell delay = 0.618 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.286 ns ( 78.72 % ) " "Info: Total interconnect delay = 2.286 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.157 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.157 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.618 ns) 0.157 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X9_Y34_N1 6 " "Info: 3: + IC(1.292 ns) + CELL(0.618 ns) = 0.157 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.910 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.23 % ) " "Info: Total cell delay = 0.618 ns ( 19.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.595 ns ( 80.77 % ) " "Info: Total interconnect delay = 2.595 ns ( 80.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.010 ns - Longest register register " "Info: - Longest register to register delay is 3.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X9_Y34_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y34_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.802 ns) + CELL(0.053 ns) 2.855 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N26 1 " "Info: 2: + IC(2.802 ns) + CELL(0.053 ns) = 2.855 ns; Loc. = LCCOMB_X61_Y34_N26; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.855 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.010 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.010 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 6.91 % ) " "Info: Total cell delay = 0.208 ns ( 6.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.802 ns ( 93.09 % ) " "Info: Total interconnect delay = 2.802 ns ( 93.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.010 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.010 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 2.802ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.152 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.157 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.292ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.010 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.010 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 2.802ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "0_RX_CLK register GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 378.64 MHz 2.641 ns Internal " "Info: Clock \"0_RX_CLK\" has Internal fmax of 378.64 MHz between source register \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 2.641 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.595 ns + Longest register memory " "Info: + Longest register to memory delay is 2.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 1 REG LCFF_X3_Y66_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y66_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.357 ns) 0.612 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X3_Y66_N6 1 " "Info: 2: + IC(0.255 ns) + CELL(0.357 ns) = 0.612 ns; Loc. = LCCOMB_X3_Y66_N6; Fanout = 1; COMB Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.612 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.103 ns) 2.595 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X27_Y58 0 " "Info: 3: + IC(1.880 ns) + CELL(0.103 ns) = 2.595 ns; Loc. = M4K_X27_Y58; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.983 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 17.73 % ) " "Info: Total cell delay = 0.460 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 82.27 % ) " "Info: Total interconnect delay = 2.135 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.595 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.595 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.255ns 1.880ns } { 0.000ns 0.357ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.070 ns - Smallest " "Info: - Smallest clock skew is 0.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 2.960 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 2.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.481 ns) 2.960 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X27_Y58 0 " "Info: 2: + IC(1.662 ns) + CELL(0.481 ns) = 2.960 ns; Loc. = M4K_X27_Y58; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 43.85 % ) " "Info: Total cell delay = 1.298 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 56.15 % ) " "Info: Total interconnect delay = 1.662 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.960 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.960 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.662ns } { 0.000ns 0.817ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 2.890 ns - Longest register " "Info: - Longest clock path from clock \"0_RX_CLK\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.618 ns) 2.890 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 2 REG LCFF_X3_Y66_N1 3 " "Info: 2: + IC(1.455 ns) + CELL(0.618 ns) = 2.890 ns; Loc. = LCFF_X3_Y66_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.073 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 49.65 % ) " "Info: Total cell delay = 1.435 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.455 ns ( 50.35 % ) " "Info: Total interconnect delay = 1.455 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.890 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.890 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.960 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.960 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.662ns } { 0.000ns 0.817ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.890 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.890 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.595 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.595 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.255ns 1.880ns } { 0.000ns 0.357ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.960 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.960 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.662ns } { 0.000ns 0.817ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.890 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.890 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "1_RX_CLK register GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 386.25 MHz 2.589 ns Internal " "Info: Clock \"1_RX_CLK\" has Internal fmax of 386.25 MHz between source register \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 2.589 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.652 ns + Longest register memory " "Info: + Longest register to memory delay is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 1 REG LCFF_X83_Y68_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X83_Y68_N7; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.154 ns) 0.381 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X83_Y68_N22 1 " "Info: 2: + IC(0.227 ns) + CELL(0.154 ns) = 0.381 ns; Loc. = LCCOMB_X83_Y68_N22; Fanout = 1; COMB Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.381 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.103 ns) 2.652 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X58_Y61 0 " "Info: 3: + IC(2.168 ns) + CELL(0.103 ns) = 2.652 ns; Loc. = M4K_X58_Y61; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.271 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.257 ns ( 9.69 % ) " "Info: Total cell delay = 0.257 ns ( 9.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.395 ns ( 90.31 % ) " "Info: Total interconnect delay = 2.395 ns ( 90.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.652 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.652 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.227ns 2.168ns } { 0.000ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.179 ns - Smallest " "Info: - Smallest clock skew is 0.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 3.305 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 3.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.481 ns) 3.305 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X58_Y61 0 " "Info: 2: + IC(1.967 ns) + CELL(0.481 ns) = 3.305 ns; Loc. = M4K_X58_Y61; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.448 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 40.48 % ) " "Info: Total cell delay = 1.338 ns ( 40.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 59.52 % ) " "Info: Total interconnect delay = 1.967 ns ( 59.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.305 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.305 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.967ns } { 0.000ns 0.857ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 3.126 ns - Longest register " "Info: - Longest clock path from clock \"1_RX_CLK\" to source register is 3.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.618 ns) 3.126 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 2 REG LCFF_X83_Y68_N7 3 " "Info: 2: + IC(1.651 ns) + CELL(0.618 ns) = 3.126 ns; Loc. = LCFF_X83_Y68_N7; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.269 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 47.18 % ) " "Info: Total cell delay = 1.475 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.651 ns ( 52.82 % ) " "Info: Total interconnect delay = 1.651 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.126 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.126 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.651ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.305 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.305 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.967ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.126 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.126 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.651ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.652 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.652 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.227ns 2.168ns } { 0.000ns 0.154ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.305 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.305 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.967ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.126 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.126 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.651ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "3_RX_CLK register GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\] memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1 204.58 MHz 4.888 ns Internal " "Info: Clock \"3_RX_CLK\" has Internal fmax of 204.58 MHz between source register \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\]\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1\" (period= 4.888 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.271 ns + Longest register memory " "Info: + Longest register to memory delay is 5.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\] 1 REG LCFF_X6_Y2_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y2_N13; Fanout = 6; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.168 ns) + CELL(0.103 ns) 5.271 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1 2 MEM M4K_X27_Y48 0 " "Info: 2: + IC(5.168 ns) + CELL(0.103 ns) = 5.271 ns; Loc. = M4K_X27_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.271 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.103 ns ( 1.95 % ) " "Info: Total cell delay = 0.103 ns ( 1.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.168 ns ( 98.05 % ) " "Info: Total interconnect delay = 5.168 ns ( 98.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.271 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.271 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 5.168ns } { 0.000ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.499 ns - Smallest " "Info: - Smallest clock skew is 0.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 4.622 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 4.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(0.481 ns) 4.622 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1 2 MEM M4K_X27_Y48 0 " "Info: 2: + IC(3.334 ns) + CELL(0.481 ns) = 4.622 ns; Loc. = M4K_X27_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.815 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 27.87 % ) " "Info: Total cell delay = 1.288 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.334 ns ( 72.13 % ) " "Info: Total interconnect delay = 3.334 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.622 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.622 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 0.000ns 3.334ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 4.123 ns - Longest register " "Info: - Longest clock path from clock \"3_RX_CLK\" to source register is 4.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.698 ns) + CELL(0.618 ns) 4.123 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\] 2 REG LCFF_X6_Y2_N13 6 " "Info: 2: + IC(2.698 ns) + CELL(0.618 ns) = 4.123 ns; Loc. = LCFF_X6_Y2_N13; Fanout = 6; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.316 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 34.56 % ) " "Info: Total cell delay = 1.425 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.698 ns ( 65.44 % ) " "Info: Total interconnect delay = 2.698 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} } { 0.000ns 0.000ns 2.698ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.622 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.622 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 0.000ns 3.334ns } { 0.000ns 0.807ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} } { 0.000ns 0.000ns 2.698ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.271 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.271 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 5.168ns } { 0.000ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.622 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.622 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 0.000ns 3.334ns } { 0.000ns 0.807ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} } { 0.000ns 0.000ns 2.698ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.903 ns) 1.903 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 100.00 % ) " "Info: Total cell delay = 1.903 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 2.615 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.472 ns) 2.615 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(1.296 ns) + CELL(0.472 ns) = 2.615 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.768 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 50.44 % ) " "Info: Total cell delay = 1.319 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 49.56 % ) " "Info: Total interconnect delay = 1.296 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.615 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.615 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.296ns } { 0.000ns 0.847ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 2.624 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.481 ns) 2.624 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y4 1 " "Info: 2: + IC(1.296 ns) + CELL(0.481 ns) = 2.624 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 50.61 % ) " "Info: Total cell delay = 1.328 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 49.39 % ) " "Info: Total interconnect delay = 1.296 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.296ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.615 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.615 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.296ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.296ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.615 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.615 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.296ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.296ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|virtual_ir_scan_reg register sld_hub:auto_hub\|tdo 115.5 MHz 8.658 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 115.5 MHz between source register \"sld_hub:auto_hub\|virtual_ir_scan_reg\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 8.658 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.153 ns + Longest register register " "Info: + Longest register to register delay is 4.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|virtual_ir_scan_reg 1 REG LCFF_X45_Y57_N25 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y57_N25; Fanout = 44; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.272 ns) 1.725 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 2 COMB LCCOMB_X44_Y59_N8 18 " "Info: 2: + IC(1.453 ns) + CELL(0.272 ns) = 1.725 ns; Loc. = LCCOMB_X44_Y59_N8; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.725 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.272 ns) 2.646 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X45_Y60_N20 1 " "Info: 3: + IC(0.649 ns) + CELL(0.272 ns) = 2.646 ns; Loc. = LCCOMB_X45_Y60_N20; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.921 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.272 ns) 3.740 ns sld_hub:auto_hub\|tdo~1 4 COMB LCCOMB_X46_Y58_N0 1 " "Info: 4: + IC(0.822 ns) + CELL(0.272 ns) = 3.740 ns; Loc. = LCCOMB_X46_Y58_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.094 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.998 ns sld_hub:auto_hub\|tdo~5 5 COMB LCCOMB_X46_Y58_N4 1 " "Info: 5: + IC(0.205 ns) + CELL(0.053 ns) = 3.998 ns; Loc. = LCCOMB_X46_Y58_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.153 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X46_Y58_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 4.153 ns; Loc. = LCFF_X46_Y58_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.024 ns ( 24.66 % ) " "Info: Total cell delay = 1.024 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.129 ns ( 75.34 % ) " "Info: Total interconnect delay = 3.129 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.153 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.153 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.453ns 0.649ns 0.822ns 0.205ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.823 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.618 ns) 2.823 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X46_Y58_N5 2 " "Info: 3: + IC(1.289 ns) + CELL(0.618 ns) = 2.823 ns; Loc. = LCFF_X46_Y58_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.907 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.89 % ) " "Info: Total cell delay = 0.618 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.205 ns ( 78.11 % ) " "Info: Total interconnect delay = 2.205 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.823 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.823 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.289ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.815 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.618 ns) 2.815 ns sld_hub:auto_hub\|virtual_ir_scan_reg 3 REG LCFF_X45_Y57_N25 44 " "Info: 3: + IC(1.281 ns) + CELL(0.618 ns) = 2.815 ns; Loc. = LCFF_X45_Y57_N25; Fanout = 44; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.899 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.95 % ) " "Info: Total cell delay = 0.618 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 78.05 % ) " "Info: Total interconnect delay = 2.197 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.815 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.815 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.916ns 1.281ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.823 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.823 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.289ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.815 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.815 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.916ns 1.281ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.153 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.153 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.453ns 0.649ns 0.822ns 0.205ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.823 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.823 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.289ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.815 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.815 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.916ns 1.281ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\] 1 REG LCFF_X45_Y61_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y61_N3; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~5 2 COMB LCCOMB_X45_Y61_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X45_Y61_N2; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5 } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\] 3 REG LCFF_X45_Y61_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X45_Y61_N3; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.201 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.618 ns) 3.201 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\] 3 REG LCFF_X45_Y61_N3 4 " "Info: 3: + IC(1.280 ns) + CELL(0.618 ns) = 3.201 ns; Loc. = LCFF_X45_Y61_N3; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.898 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.31 % ) " "Info: Total cell delay = 0.618 ns ( 19.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.583 ns ( 80.69 % ) " "Info: Total interconnect delay = 2.583 ns ( 80.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} } { 0.000ns 1.303ns 1.280ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.201 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.618 ns) 3.201 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\] 3 REG LCFF_X45_Y61_N3 4 " "Info: 3: + IC(1.280 ns) + CELL(0.618 ns) = 3.201 ns; Loc. = LCFF_X45_Y61_N3; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.898 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.31 % ) " "Info: Total cell delay = 0.618 ns ( 19.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.583 ns ( 80.69 % ) " "Info: Total interconnect delay = 2.583 ns ( 80.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} } { 0.000ns 1.303ns 1.280ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} } { 0.000ns 1.303ns 1.280ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} } { 0.000ns 1.303ns 1.280ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.201 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] {} } { 0.000ns 1.303ns 1.280ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 554 ps " "Info: Minimum slack time is 554 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" and destination register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns + Shortest register register " "Info: + Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 1 REG LCFF_X24_Y36_N27 1729 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y36_N27; Fanout = 1729; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5 2 COMB LCCOMB_X24_Y36_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X24_Y36_N26; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.512 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 3 REG LCFF_X24_Y36_N27 1729 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X24_Y36_N27; Fanout = 1729; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 4.118 ns + Longest register " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 4.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.712 ns) 3.282 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y36_N31 6 " "Info: 3: + IC(1.267 ns) + CELL(0.712 ns) = 3.282 ns; Loc. = LCFF_X24_Y36_N31; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.979 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 4.118 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X24_Y36_N27 1729 " "Info: 4: + IC(0.218 ns) + CELL(0.618 ns) = 4.118 ns; Loc. = LCFF_X24_Y36_N27; Fanout = 1729; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.836 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.30 % ) " "Info: Total cell delay = 1.330 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.788 ns ( 67.70 % ) " "Info: Total interconnect delay = 2.788 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.267ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 4.118 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 4.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3095 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3095; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.712 ns) 3.282 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y36_N31 6 " "Info: 3: + IC(1.267 ns) + CELL(0.712 ns) = 3.282 ns; Loc. = LCFF_X24_Y36_N31; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.979 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 4.118 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X24_Y36_N27 1729 " "Info: 4: + IC(0.218 ns) + CELL(0.618 ns) = 4.118 ns; Loc. = LCFF_X24_Y36_N27; Fanout = 1729; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.836 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.30 % ) " "Info: Total cell delay = 1.330 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.788 ns ( 67.70 % ) " "Info: Total interconnect delay = 2.788 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.267ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.267ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.267ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.267ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 353 ps " "Info: Minimum slack time is 353 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.408 ns + Shortest register register " "Info: + Shortest register to register delay is 0.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y33_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.253 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N24 1 " "Info: 2: + IC(0.200 ns) + CELL(0.053 ns) = 0.253 ns; Loc. = LCCOMB_X60_Y33_N24; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.408 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.408 ns; Loc. = LCFF_X60_Y33_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.98 % ) " "Info: Total cell delay = 0.208 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 49.02 % ) " "Info: Total interconnect delay = 0.200 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 3.167 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 3.167 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N25 1 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 3.167 ns; Loc. = LCFF_X60_Y33_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 source 3.167 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to source register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 3.167 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N17 1 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 3.167 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 354 ps " "Info: Minimum slack time is 354 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.409 ns + Shortest register register " "Info: + Shortest register to register delay is 0.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X11_Y35_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y35_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 0.254 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X11_Y35_N2 1 " "Info: 2: + IC(0.201 ns) + CELL(0.053 ns) = 0.254 ns; Loc. = LCCOMB_X11_Y35_N2; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.254 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.409 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X11_Y35_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.409 ns; Loc. = LCFF_X11_Y35_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.86 % ) " "Info: Total cell delay = 0.208 ns ( 50.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.201 ns ( 49.14 % ) " "Info: Total interconnect delay = 0.201 ns ( 49.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.409 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.409 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.201ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.333 ns " "Info: - Launch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 60.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 3.209 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 3.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.618 ns) 3.209 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X11_Y35_N3 1 " "Info: 3: + IC(1.288 ns) + CELL(0.618 ns) = 3.209 ns; Loc. = LCFF_X11_Y35_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.906 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.26 % ) " "Info: Total cell delay = 0.618 ns ( 19.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.591 ns ( 80.74 % ) " "Info: Total interconnect delay = 2.591 ns ( 80.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 source 3.209 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to source register is 3.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.618 ns) 3.209 ns fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X11_Y35_N31 1 " "Info: 3: + IC(1.288 ns) + CELL(0.618 ns) = 3.209 ns; Loc. = LCFF_X11_Y35_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.906 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.26 % ) " "Info: Total cell delay = 0.618 ns ( 19.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.591 ns ( 80.74 % ) " "Info: Total interconnect delay = 2.591 ns ( 80.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.409 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.409 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.201ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.209 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 350 ps " "Info: Minimum slack time is 350 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.405 ns + Shortest register register " "Info: + Shortest register to register delay is 0.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y34_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 0.250 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N18 1 " "Info: 2: + IC(0.197 ns) + CELL(0.053 ns) = 0.250 ns; Loc. = LCCOMB_X60_Y34_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.250 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.405 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.405 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 51.36 % ) " "Info: Total cell delay = 0.208 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.197 ns ( 48.64 % ) " "Info: Total interconnect delay = 0.197 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.667 ns " "Info: - Launch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 120.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination 2.916 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 7 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R13; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.618 ns) 2.916 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.998 ns) + CELL(0.618 ns) = 2.916 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.298 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 source 2.916 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to source register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 7 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R13; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.618 ns) 2.916 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.998 ns) + CELL(0.618 ns) = 2.916 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.298 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 353 ps " "Info: Minimum slack time is 353 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.408 ns + Shortest register register " "Info: + Shortest register to register delay is 0.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y34_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.253 ns fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y34_N22 1 " "Info: 2: + IC(0.200 ns) + CELL(0.053 ns) = 0.253 ns; Loc. = LCCOMB_X60_Y34_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.408 ns fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.408 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.98 % ) " "Info: Total cell delay = 0.208 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 49.02 % ) " "Info: Total interconnect delay = 0.200 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination 2.903 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 7 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R15; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.618 ns) 2.903 ns fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N23 1 " "Info: 3: + IC(0.985 ns) + CELL(0.618 ns) = 2.903 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.603 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.29 % ) " "Info: Total cell delay = 0.618 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 78.71 % ) " "Info: Total interconnect delay = 2.285 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 source 2.903 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to source register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 2; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 7 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R15; Fanout = 7; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.618 ns) 2.903 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N21 1 " "Info: 3: + IC(0.985 ns) + CELL(0.618 ns) = 2.903 ns; Loc. = LCFF_X60_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.603 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.29 % ) " "Info: Total cell delay = 0.618 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 78.71 % ) " "Info: Total interconnect delay = 2.285 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.903 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.985ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 353 ps " "Info: Minimum slack time is 353 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.408 ns + Shortest register register " "Info: + Shortest register to register delay is 0.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y34_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.253 ns fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N22 1 " "Info: 2: + IC(0.200 ns) + CELL(0.053 ns) = 0.253 ns; Loc. = LCCOMB_X61_Y34_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.408 ns fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.408 ns; Loc. = LCFF_X61_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.98 % ) " "Info: Total cell delay = 0.208 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 49.02 % ) " "Info: Total interconnect delay = 0.200 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.333 ns " "Info: - Launch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 240.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination 2.917 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.618 ns) 2.917 ns fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N23 1 " "Info: 3: + IC(0.999 ns) + CELL(0.618 ns) = 2.917 ns; Loc. = LCFF_X61_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.617 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.299 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 source 2.917 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to source register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.618 ns) 2.917 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N21 1 " "Info: 3: + IC(0.999 ns) + CELL(0.618 ns) = 2.917 ns; Loc. = LCFF_X61_Y34_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.617 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.299 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.917 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.999ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 355 ps " "Info: Minimum slack time is 355 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns + Shortest register register " "Info: + Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y34_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 0.255 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N24 1 " "Info: 2: + IC(0.202 ns) + CELL(0.053 ns) = 0.255 ns; Loc. = LCCOMB_X61_Y34_N24; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.410 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.410 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.73 % ) " "Info: Total cell delay = 0.208 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.202 ns ( 49.27 % ) " "Info: Total interconnect delay = 0.202 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.667 ns " "Info: - Launch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 300.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination 2.904 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.618 ns) 2.904 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N25 1 " "Info: 3: + IC(0.986 ns) + CELL(0.618 ns) = 2.904 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.604 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.28 % ) " "Info: Total cell delay = 0.618 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.286 ns ( 78.72 % ) " "Info: Total interconnect delay = 2.286 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 source 2.904 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to source register is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.618 ns) 2.904 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N27 1 " "Info: 3: + IC(0.986 ns) + CELL(0.618 ns) = 2.904 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.604 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.28 % ) " "Info: Total cell delay = 0.618 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.286 ns ( 78.72 % ) " "Info: Total interconnect delay = 2.286 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.904 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.986ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lv1b_pipeline:inst269\|lv1_cnt_ps\[5\] inputbus\[6\] master_clock0 15.278 ns register " "Info: tsu for register \"lv1b_pipeline:inst269\|lv1_cnt_ps\[5\]\" (data pin = \"inputbus\[6\]\", clock pin = \"master_clock0\") is 15.278 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.309 ns + Longest pin register " "Info: + Longest pin to register delay is 15.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.511 ns) 0.511 ns inputbus\[6\] 1 PIN PIN_AH32 5 " "Info: 1: + IC(0.000 ns) + CELL(0.511 ns) = 0.511 ns; Loc. = PIN_AH32; Fanout = 5; PIN Node = 'inputbus\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[6] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.793 ns) + CELL(0.228 ns) 5.532 ns inst39~0 2 COMB LCCOMB_X7_Y26_N14 1 " "Info: 2: + IC(4.793 ns) + CELL(0.228 ns) = 5.532 ns; Loc. = LCCOMB_X7_Y26_N14; Fanout = 1; COMB Node = 'inst39~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.021 ns" { inputbus[6] inst39~0 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3424 8248 8312 3472 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.357 ns) 6.135 ns inst39~1 3 COMB LCCOMB_X7_Y26_N0 3 " "Info: 3: + IC(0.246 ns) + CELL(0.357 ns) = 6.135 ns; Loc. = LCCOMB_X7_Y26_N0; Fanout = 3; COMB Node = 'inst39~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.603 ns" { inst39~0 inst39~1 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3424 8248 8312 3472 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.535 ns) + CELL(0.378 ns) 9.048 ns lv1b_pipeline:inst269\|pipeline~252 4 COMB LCCOMB_X43_Y18_N0 49 " "Info: 4: + IC(2.535 ns) + CELL(0.378 ns) = 9.048 ns; Loc. = LCCOMB_X43_Y18_N0; Fanout = 49; COMB Node = 'lv1b_pipeline:inst269\|pipeline~252'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.913 ns" { inst39~1 lv1b_pipeline:inst269|pipeline~252 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.053 ns) 10.617 ns lv1b_pipeline:inst269\|Mux25~42 5 COMB LCCOMB_X69_Y14_N30 1 " "Info: 5: + IC(1.516 ns) + CELL(0.053 ns) = 10.617 ns; Loc. = LCCOMB_X69_Y14_N30; Fanout = 1; COMB Node = 'lv1b_pipeline:inst269\|Mux25~42'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.569 ns" { lv1b_pipeline:inst269|pipeline~252 lv1b_pipeline:inst269|Mux25~42 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.272 ns) 11.494 ns lv1b_pipeline:inst269\|Mux25~46 6 COMB LCCOMB_X70_Y18_N30 1 " "Info: 6: + IC(0.605 ns) + CELL(0.272 ns) = 11.494 ns; Loc. = LCCOMB_X70_Y18_N30; Fanout = 1; COMB Node = 'lv1b_pipeline:inst269\|Mux25~46'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { lv1b_pipeline:inst269|Mux25~42 lv1b_pipeline:inst269|Mux25~46 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 12.008 ns lv1b_pipeline:inst269\|Mux25~62 7 COMB LCCOMB_X70_Y18_N6 2 " "Info: 7: + IC(0.242 ns) + CELL(0.272 ns) = 12.008 ns; Loc. = LCCOMB_X70_Y18_N6; Fanout = 2; COMB Node = 'lv1b_pipeline:inst269\|Mux25~62'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.514 ns" { lv1b_pipeline:inst269|Mux25~46 lv1b_pipeline:inst269|Mux25~62 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.154 ns) 13.437 ns lv1b_pipeline:inst269\|Mux25~84DUPLICATE 8 COMB LCCOMB_X55_Y22_N22 17 " "Info: 8: + IC(1.275 ns) + CELL(0.154 ns) = 13.437 ns; Loc. = LCCOMB_X55_Y22_N22; Fanout = 17; COMB Node = 'lv1b_pipeline:inst269\|Mux25~84DUPLICATE'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.429 ns" { lv1b_pipeline:inst269|Mux25~62 lv1b_pipeline:inst269|Mux25~84DUPLICATE } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.272 ns) 15.154 ns lv1b_pipeline:inst269\|lv1_cnt_ps~14 9 COMB LCCOMB_X34_Y24_N8 1 " "Info: 9: + IC(1.445 ns) + CELL(0.272 ns) = 15.154 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 1; COMB Node = 'lv1b_pipeline:inst269\|lv1_cnt_ps~14'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.717 ns" { lv1b_pipeline:inst269|Mux25~84DUPLICATE lv1b_pipeline:inst269|lv1_cnt_ps~14 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 15.309 ns lv1b_pipeline:inst269\|lv1_cnt_ps\[5\] 10 REG LCFF_X34_Y24_N9 5 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 15.309 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 5; REG Node = 'lv1b_pipeline:inst269\|lv1_cnt_ps\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { lv1b_pipeline:inst269|lv1_cnt_ps~14 lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 17.32 % ) " "Info: Total cell delay = 2.652 ns ( 17.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.657 ns ( 82.68 % ) " "Info: Total interconnect delay = 12.657 ns ( 82.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.309 ns" { inputbus[6] inst39~0 inst39~1 lv1b_pipeline:inst269|pipeline~252 lv1b_pipeline:inst269|Mux25~42 lv1b_pipeline:inst269|Mux25~46 lv1b_pipeline:inst269|Mux25~62 lv1b_pipeline:inst269|Mux25~84DUPLICATE lv1b_pipeline:inst269|lv1_cnt_ps~14 lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.309 ns" { inputbus[6] {} inputbus[6]~combout {} inst39~0 {} inst39~1 {} lv1b_pipeline:inst269|pipeline~252 {} lv1b_pipeline:inst269|Mux25~42 {} lv1b_pipeline:inst269|Mux25~46 {} lv1b_pipeline:inst269|Mux25~62 {} lv1b_pipeline:inst269|Mux25~84DUPLICATE {} lv1b_pipeline:inst269|lv1_cnt_ps~14 {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 0.000ns 4.793ns 0.246ns 2.535ns 1.516ns 0.605ns 0.242ns 1.275ns 1.445ns 0.000ns } { 0.000ns 0.511ns 0.228ns 0.357ns 0.378ns 0.053ns 0.272ns 0.272ns 0.154ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk0 -3.056 ns - " "Info: - Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.177 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16783 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16783; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.618 ns) 3.177 ns lv1b_pipeline:inst269\|lv1_cnt_ps\[5\] 3 REG LCFF_X34_Y24_N9 5 " "Info: 3: + IC(1.256 ns) + CELL(0.618 ns) = 3.177 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 5; REG Node = 'lv1b_pipeline:inst269\|lv1_cnt_ps\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.45 % ) " "Info: Total cell delay = 0.618 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.559 ns ( 80.55 % ) " "Info: Total interconnect delay = 2.559 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.177 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.177 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 1.303ns 1.256ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.309 ns" { inputbus[6] inst39~0 inst39~1 lv1b_pipeline:inst269|pipeline~252 lv1b_pipeline:inst269|Mux25~42 lv1b_pipeline:inst269|Mux25~46 lv1b_pipeline:inst269|Mux25~62 lv1b_pipeline:inst269|Mux25~84DUPLICATE lv1b_pipeline:inst269|lv1_cnt_ps~14 lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.309 ns" { inputbus[6] {} inputbus[6]~combout {} inst39~0 {} inst39~1 {} lv1b_pipeline:inst269|pipeline~252 {} lv1b_pipeline:inst269|Mux25~42 {} lv1b_pipeline:inst269|Mux25~46 {} lv1b_pipeline:inst269|Mux25~62 {} lv1b_pipeline:inst269|Mux25~84DUPLICATE {} lv1b_pipeline:inst269|lv1_cnt_ps~14 {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 0.000ns 4.793ns 0.246ns 2.535ns 1.516ns 0.605ns 0.242ns 1.275ns 1.445ns 0.000ns } { 0.000ns 0.511ns 0.228ns 0.357ns 0.378ns 0.053ns 0.272ns 0.272ns 0.154ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.177 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|lv1_cnt_ps[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.177 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|lv1_cnt_ps[5] {} } { 0.000ns 1.303ns 1.256ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_iack vme_data\[6\] tdc_vme:inst57\|m_ctrlreg65\[6\] 28.906 ns register " "Info: tco from clock \"_iack\" to destination pin \"vme_data\[6\]\" through register \"tdc_vme:inst57\|m_ctrlreg65\[6\]\" is 28.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_iack source 14.462 ns + Longest register " "Info: + Longest clock path from clock \"_iack\" to source register is 14.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns _iack 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = '_iack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _iack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.465 ns) 4.312 ns vme_interface:inst2\|_modsel~2 2 COMB LOOP LCCOMB_X26_Y37_N2 25 " "Info: 2: + IC(0.000 ns) + CELL(3.465 ns) = 4.312 ns; Loc. = LCCOMB_X26_Y37_N2; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X26_Y37_N2 " "Info: Loc. = LCCOMB_X26_Y37_N2; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.465 ns" { _iack vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.712 ns) 5.627 ns vme_interface:inst2\|vme_addr\[17\] 3 REG LCFF_X25_Y36_N17 1 " "Info: 3: + IC(0.603 ns) + CELL(0.712 ns) = 5.627 ns; Loc. = LCFF_X25_Y36_N17; Fanout = 1; REG Node = 'vme_interface:inst2\|vme_addr\[17\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.315 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[17] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 6.268 ns tdc_vme:inst57\|vme_testdatamodewrite~0 4 COMB LCCOMB_X25_Y36_N18 7 " "Info: 4: + IC(0.263 ns) + CELL(0.378 ns) = 6.268 ns; Loc. = LCCOMB_X25_Y36_N18; Fanout = 7; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { vme_interface:inst2|vme_addr[17] tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.272 ns) 6.813 ns tdc_vme:inst57\|vme_testdatamodewrite~2 5 COMB LCCOMB_X25_Y36_N22 14 " "Info: 5: + IC(0.273 ns) + CELL(0.272 ns) = 6.813 ns; Loc. = LCCOMB_X25_Y36_N22; Fanout = 14; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.545 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.053 ns) 7.400 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X28_Y36_N10 1 " "Info: 6: + IC(0.534 ns) + CELL(0.053 ns) = 7.400 ns; Loc. = LCCOMB_X28_Y36_N10; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.587 ns" { tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.712 ns) 8.616 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X32_Y36_N7 6 " "Info: 7: + IC(0.504 ns) + CELL(0.712 ns) = 8.616 ns; Loc. = LCFF_X32_Y36_N7; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.216 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.154 ns) 9.324 ns tdc_vme:inst57\|m_ctrlwrite67~0 8 COMB LCCOMB_X28_Y36_N0 26 " "Info: 8: + IC(0.554 ns) + CELL(0.154 ns) = 9.324 ns; Loc. = LCCOMB_X28_Y36_N0; Fanout = 26; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite67~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.708 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.639 ns) + CELL(0.053 ns) 12.016 ns tdc_vme:inst57\|m_ctrlwrite65 9 COMB LCCOMB_X38_Y36_N4 32 " "Info: 9: + IC(2.639 ns) + CELL(0.053 ns) = 12.016 ns; Loc. = LCCOMB_X38_Y36_N4; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite65'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.692 ns" { tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite65 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.618 ns) 14.462 ns tdc_vme:inst57\|m_ctrlreg65\[6\] 10 REG LCFF_X39_Y36_N19 2 " "Info: 10: + IC(1.828 ns) + CELL(0.618 ns) = 14.462 ns; Loc. = LCFF_X39_Y36_N19; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg65\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.446 ns" { tdc_vme:inst57|m_ctrlwrite65 tdc_vme:inst57|m_ctrlreg65[6] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 277 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.264 ns ( 50.23 % ) " "Info: Total cell delay = 7.264 ns ( 50.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.198 ns ( 49.77 % ) " "Info: Total interconnect delay = 7.198 ns ( 49.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.462 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[17] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite65 tdc_vme:inst57|m_ctrlreg65[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.462 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[17] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite65 {} tdc_vme:inst57|m_ctrlreg65[6] {} } { 0.000ns 0.000ns 0.000ns 0.603ns 0.263ns 0.273ns 0.534ns 0.504ns 0.554ns 2.639ns 1.828ns } { 0.000ns 0.847ns 3.465ns 0.712ns 0.378ns 0.272ns 0.053ns 0.712ns 0.154ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 277 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.350 ns + Longest register pin " "Info: + Longest register to pin delay is 14.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg65\[6\] 1 REG LCFF_X39_Y36_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y36_N19; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg65\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg65[6] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 277 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.378 ns) 2.356 ns tdc_vme:inst57\|dataout\[6\]~1418 2 COMB LCCOMB_X39_Y27_N16 1 " "Info: 2: + IC(1.978 ns) + CELL(0.378 ns) = 2.356 ns; Loc. = LCCOMB_X39_Y27_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[6\]~1418'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { tdc_vme:inst57|m_ctrlreg65[6] tdc_vme:inst57|dataout[6]~1418 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.272 ns) 4.013 ns tdc_vme:inst57\|dataout\[6\]~1419 3 COMB LCCOMB_X53_Y24_N16 1 " "Info: 3: + IC(1.385 ns) + CELL(0.272 ns) = 4.013 ns; Loc. = LCCOMB_X53_Y24_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[6\]~1419'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.657 ns" { tdc_vme:inst57|dataout[6]~1418 tdc_vme:inst57|dataout[6]~1419 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.357 ns) 5.018 ns tdc_vme:inst57\|dataout\[6\]~1420 4 COMB LCCOMB_X52_Y28_N8 1 " "Info: 4: + IC(0.648 ns) + CELL(0.357 ns) = 5.018 ns; Loc. = LCCOMB_X52_Y28_N8; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[6\]~1420'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.005 ns" { tdc_vme:inst57|dataout[6]~1419 tdc_vme:inst57|dataout[6]~1420 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.378 ns) 7.432 ns tdc_vme:inst57\|dataout\[6\]~1421 5 COMB LCCOMB_X40_Y16_N2 1 " "Info: 5: + IC(2.036 ns) + CELL(0.378 ns) = 7.432 ns; Loc. = LCCOMB_X40_Y16_N2; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[6\]~1421'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.414 ns" { tdc_vme:inst57|dataout[6]~1420 tdc_vme:inst57|dataout[6]~1421 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.378 ns) 9.676 ns tdc_vme:inst57\|dataout\[6\]~1429 6 COMB LCCOMB_X29_Y27_N2 1 " "Info: 6: + IC(1.866 ns) + CELL(0.378 ns) = 9.676 ns; Loc. = LCCOMB_X29_Y27_N2; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[6\]~1429'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.244 ns" { tdc_vme:inst57|dataout[6]~1421 tdc_vme:inst57|dataout[6]~1429 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.702 ns) + CELL(1.972 ns) 14.350 ns vme_data\[6\] 7 PIN PIN_B20 0 " "Info: 7: + IC(2.702 ns) + CELL(1.972 ns) = 14.350 ns; Loc. = PIN_B20; Fanout = 0; PIN Node = 'vme_data\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.674 ns" { tdc_vme:inst57|dataout[6]~1429 vme_data[6] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.735 ns ( 26.03 % ) " "Info: Total cell delay = 3.735 ns ( 26.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.615 ns ( 73.97 % ) " "Info: Total interconnect delay = 10.615 ns ( 73.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.350 ns" { tdc_vme:inst57|m_ctrlreg65[6] tdc_vme:inst57|dataout[6]~1418 tdc_vme:inst57|dataout[6]~1419 tdc_vme:inst57|dataout[6]~1420 tdc_vme:inst57|dataout[6]~1421 tdc_vme:inst57|dataout[6]~1429 vme_data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.350 ns" { tdc_vme:inst57|m_ctrlreg65[6] {} tdc_vme:inst57|dataout[6]~1418 {} tdc_vme:inst57|dataout[6]~1419 {} tdc_vme:inst57|dataout[6]~1420 {} tdc_vme:inst57|dataout[6]~1421 {} tdc_vme:inst57|dataout[6]~1429 {} vme_data[6] {} } { 0.000ns 1.978ns 1.385ns 0.648ns 2.036ns 1.866ns 2.702ns } { 0.000ns 0.378ns 0.272ns 0.357ns 0.378ns 0.378ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.462 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[17] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite65 tdc_vme:inst57|m_ctrlreg65[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.462 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[17] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite65 {} tdc_vme:inst57|m_ctrlreg65[6] {} } { 0.000ns 0.000ns 0.000ns 0.603ns 0.263ns 0.273ns 0.534ns 0.504ns 0.554ns 2.639ns 1.828ns } { 0.000ns 0.847ns 3.465ns 0.712ns 0.378ns 0.272ns 0.053ns 0.712ns 0.154ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.350 ns" { tdc_vme:inst57|m_ctrlreg65[6] tdc_vme:inst57|dataout[6]~1418 tdc_vme:inst57|dataout[6]~1419 tdc_vme:inst57|dataout[6]~1420 tdc_vme:inst57|dataout[6]~1421 tdc_vme:inst57|dataout[6]~1429 vme_data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.350 ns" { tdc_vme:inst57|m_ctrlreg65[6] {} tdc_vme:inst57|dataout[6]~1418 {} tdc_vme:inst57|dataout[6]~1419 {} tdc_vme:inst57|dataout[6]~1420 {} tdc_vme:inst57|dataout[6]~1421 {} tdc_vme:inst57|dataout[6]~1429 {} vme_data[6] {} } { 0.000ns 1.978ns 1.385ns 0.648ns 2.036ns 1.866ns 2.702ns } { 0.000ns 0.378ns 0.272ns 0.357ns 0.378ns 0.378ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[1\] _dtack 12.478 ns Longest " "Info: Longest tpd from source pin \"_ds\[1\]\" to destination pin \"_dtack\" is 12.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.060 ns) 6.927 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X26_Y37_N26 7 " "Info: 2: + IC(0.000 ns) + CELL(6.060 ns) = 6.927 ns; Loc. = LCCOMB_X26_Y37_N26; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X26_Y37_N2 " "Info: Loc. = LCCOMB_X26_Y37_N2; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X26_Y37_N26 " "Info: Loc. = LCCOMB_X26_Y37_N26; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.060 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.053 ns) 8.273 ns vme_interface:inst2\|\$00002~1 3 COMB LCCOMB_X26_Y48_N28 1 " "Info: 3: + IC(1.293 ns) + CELL(0.053 ns) = 8.273 ns; Loc. = LCCOMB_X26_Y48_N28; Fanout = 1; COMB Node = 'vme_interface:inst2\|\$00002~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.346 ns" { vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 105 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.273 ns) + CELL(1.932 ns) 12.478 ns _dtack 4 PIN PIN_J20 0 " "Info: 4: + IC(2.273 ns) + CELL(1.932 ns) = 12.478 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = '_dtack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.205 ns" { vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 1064 1240 -856 "_dtack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.912 ns ( 71.42 % ) " "Info: Total cell delay = 8.912 ns ( 71.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.566 ns ( 28.58 % ) " "Info: Total interconnect delay = 3.566 ns ( 28.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.478 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.478 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} vme_interface:inst2|$00002~1 {} _dtack {} } { 0.000ns 0.000ns 0.000ns 1.293ns 2.273ns } { 0.000ns 0.867ns 6.060ns 0.053ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg20\[26\] vme_data\[26\] _iack 9.602 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg20\[26\]\" (data pin = \"vme_data\[26\]\", clock pin = \"_iack\") is 9.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_iack destination 14.595 ns + Longest register " "Info: + Longest clock path from clock \"_iack\" to destination register is 14.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns _iack 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = '_iack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _iack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.465 ns) 4.312 ns vme_interface:inst2\|_modsel~2 2 COMB LOOP LCCOMB_X26_Y37_N2 25 " "Info: 2: + IC(0.000 ns) + CELL(3.465 ns) = 4.312 ns; Loc. = LCCOMB_X26_Y37_N2; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X26_Y37_N2 " "Info: Loc. = LCCOMB_X26_Y37_N2; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.465 ns" { _iack vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.712 ns) 5.627 ns vme_interface:inst2\|vme_addr\[17\] 3 REG LCFF_X25_Y36_N17 1 " "Info: 3: + IC(0.603 ns) + CELL(0.712 ns) = 5.627 ns; Loc. = LCFF_X25_Y36_N17; Fanout = 1; REG Node = 'vme_interface:inst2\|vme_addr\[17\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.315 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[17] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 6.268 ns tdc_vme:inst57\|vme_testdatamodewrite~0 4 COMB LCCOMB_X25_Y36_N18 7 " "Info: 4: + IC(0.263 ns) + CELL(0.378 ns) = 6.268 ns; Loc. = LCCOMB_X25_Y36_N18; Fanout = 7; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { vme_interface:inst2|vme_addr[17] tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.272 ns) 6.813 ns tdc_vme:inst57\|vme_testdatamodewrite~2 5 COMB LCCOMB_X25_Y36_N22 14 " "Info: 5: + IC(0.273 ns) + CELL(0.272 ns) = 6.813 ns; Loc. = LCCOMB_X25_Y36_N22; Fanout = 14; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.545 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.053 ns) 7.400 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X28_Y36_N10 1 " "Info: 6: + IC(0.534 ns) + CELL(0.053 ns) = 7.400 ns; Loc. = LCCOMB_X28_Y36_N10; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.587 ns" { tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.712 ns) 8.616 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X32_Y36_N7 6 " "Info: 7: + IC(0.504 ns) + CELL(0.712 ns) = 8.616 ns; Loc. = LCFF_X32_Y36_N7; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.216 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.154 ns) 9.324 ns tdc_vme:inst57\|m_ctrlwrite67~0 8 COMB LCCOMB_X28_Y36_N0 26 " "Info: 8: + IC(0.554 ns) + CELL(0.154 ns) = 9.324 ns; Loc. = LCCOMB_X28_Y36_N0; Fanout = 26; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite67~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.708 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.272 ns) 10.826 ns tdc_vme:inst57\|m_ctrlwrite20 9 COMB LCCOMB_X23_Y36_N24 1 " "Info: 9: + IC(1.230 ns) + CELL(0.272 ns) = 10.826 ns; Loc. = LCCOMB_X23_Y36_N24; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.502 ns" { tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.000 ns) 12.674 ns tdc_vme:inst57\|m_ctrlwrite20~clkctrl 10 COMB CLKCTRL_G1 32 " "Info: 10: + IC(1.848 ns) + CELL(0.000 ns) = 12.674 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.848 ns" { tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.618 ns) 14.595 ns tdc_vme:inst57\|m_ctrlreg20\[26\] 11 REG LCFF_X33_Y14_N17 2 " "Info: 11: + IC(1.303 ns) + CELL(0.618 ns) = 14.595 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[26\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.921 ns" { tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.483 ns ( 51.27 % ) " "Info: Total cell delay = 7.483 ns ( 51.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.112 ns ( 48.73 % ) " "Info: Total interconnect delay = 7.112 ns ( 48.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.595 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[17] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.595 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[17] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.000ns 0.000ns 0.603ns 0.263ns 0.273ns 0.534ns 0.504ns 0.554ns 1.230ns 1.848ns 1.303ns } { 0.000ns 0.847ns 3.465ns 0.712ns 0.378ns 0.272ns 0.053ns 0.712ns 0.154ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.142 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[26\] 1 PIN PIN_AH19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AH19; Fanout = 1; PIN Node = 'vme_data\[26\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[26] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns vme_data~5 2 COMB IOC_X33_Y0_N1 58 " "Info: 2: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = IOC_X33_Y0_N1; Fanout = 58; COMB Node = 'vme_data~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.827 ns" { vme_data[26] vme_data~5 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.107 ns) + CELL(0.053 ns) 4.987 ns tdc_vme:inst57\|m_ctrlreg20\[26\]~feeder 3 COMB LCCOMB_X33_Y14_N16 1 " "Info: 3: + IC(4.107 ns) + CELL(0.053 ns) = 4.987 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlreg20\[26\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.160 ns" { vme_data~5 tdc_vme:inst57|m_ctrlreg20[26]~feeder } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.142 ns tdc_vme:inst57\|m_ctrlreg20\[26\] 4 REG LCFF_X33_Y14_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.142 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[26\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { tdc_vme:inst57|m_ctrlreg20[26]~feeder tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 20.13 % ) " "Info: Total cell delay = 1.035 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 79.87 % ) " "Info: Total interconnect delay = 4.107 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.142 ns" { vme_data[26] vme_data~5 tdc_vme:inst57|m_ctrlreg20[26]~feeder tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.142 ns" { vme_data[26] {} vme_data~5 {} tdc_vme:inst57|m_ctrlreg20[26]~feeder {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.000ns 4.107ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.595 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[17] tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testdatamodewrite~2 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite67~0 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.595 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[17] {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testdatamodewrite~2 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite67~0 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.000ns 0.000ns 0.603ns 0.263ns 0.273ns 0.534ns 0.504ns 0.554ns 1.230ns 1.848ns 1.303ns } { 0.000ns 0.847ns 3.465ns 0.712ns 0.378ns 0.272ns 0.053ns 0.712ns 0.154ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.142 ns" { vme_data[26] vme_data~5 tdc_vme:inst57|m_ctrlreg20[26]~feeder tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.142 ns" { vme_data[26] {} vme_data~5 {} tdc_vme:inst57|m_ctrlreg20[26]~feeder {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.000ns 4.107ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.062 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.062 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -6.389 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -6.389 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.327 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(2.026 ns) 3.327 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(1.301 ns) + CELL(2.026 ns) = 3.327 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 60.90 % ) " "Info: Total cell delay = 2.026 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 39.10 % ) " "Info: Total interconnect delay = 1.301 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.982 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.982 ns) 1.982 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.982 ns) = 1.982 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 100.00 % ) " "Info: Total cell delay = 1.982 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.982 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Info: Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 02:41:53 2023 " "Info: Processing ended: Thu May 11 02:41:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
