<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>enclab</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>sys_top_v2nfc_4_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>iSystemClock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iSystemClock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ISYSTEMCLOCK.ASSOCIATED_RESET">iReset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ISYSTEMCLOCK.ASSOCIATED_BUSIF">v2nfc_if</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ISYSTEMCLOCK.FREQ_HZ">6.66667e+07</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ISYSTEMCLOCK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ISYSTEMCLOCK.CLK_DOMAIN">sys_top_processing_system7_0_0_FCLK_CLK1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ISYSTEMCLOCK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>iReset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iReset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.IRESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>v2nfc_if</spirit:name>
      <spirit:busType spirit:vendor="enclab" spirit:library="user" spirit:name="v2nfc_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="enclab" spirit:library="user" spirit:name="v2nfc_if_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Opcode</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iOpcode</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TargetID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iTargetID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SourceID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iSourceID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Address</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iAddress</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Length</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iLength</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CMDValid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iCMDValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CMDReady</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oCMDReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WriteData</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iWriteData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WriteLast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iWriteLast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WriteValid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iWriteValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WriteReady</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oWriteReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ReadData</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oReadData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ReadLast</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oReadLast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ReadValid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oReadValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ReadReady</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iReadReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>nand_if</spirit:name>
      <spirit:busType spirit:vendor="enclab" spirit:library="user" spirit:name="nand_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="enclab" spirit:library="user" spirit:name="nand_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_DQS_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IO_NAND_DQS_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_DQS_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IO_NAND_DQS_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_DQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IO_NAND_DQ</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_CE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>O_NAND_CE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>O_NAND_WE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_RE_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>O_NAND_RE_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_RE_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>O_NAND_RE_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_RB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>I_NAND_RB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_WP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>O_NAND_WP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_ALE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>O_NAND_ALE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>NAND_CLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>O_NAND_CLE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>NFC_Toggle_Top_DDR100</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Aug 27 14:25:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4a40f58d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4a40f58d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sys_top_v2nfc_4_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Aug 27 14:25:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4a40f58d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>NFC_Toggle_Top_DDR100</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Aug 27 14:25:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0adb73ee</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sys_top_v2nfc_4_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Aug 27 14:25:05 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0adb73ee</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Aug 27 14:30:02 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4a40f58d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>iSystemClock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDelayRefClock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iOutputDrivingClock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iOutputStrobeClock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iReset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iOpcode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iTargetID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iSourceID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iAddress</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iLength</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iCMDValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oCMDReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iWriteData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iWriteLast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iWriteValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oWriteReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oReadData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oReadLast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oReadValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iReadReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oReadyBusy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NumberOfWays&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IO_NAND_DQS_P</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IO_NAND_DQS_N</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IO_NAND_DQ</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>O_NAND_CE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NumberOfWays&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>O_NAND_WE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>O_NAND_RE_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>O_NAND_RE_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>O_NAND_ALE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>O_NAND_CLE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I_NAND_RB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NumberOfWays&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>O_NAND_WP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQSIDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQSIDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ0IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ0IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ1IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ1IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ2IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ2IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ3IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ3IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ4IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ4IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ5IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ5IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ6IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ6IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ7IDelayTap</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iDQ7IDelayTapLoad</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>IDelayValue</spirit:name>
        <spirit:displayName>Idelayvalue</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IDelayValue">17</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DQIDelayValue</spirit:name>
        <spirit:displayName>DQidelayvalue</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DQIDelayValue">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>InputClockBufferType</spirit:name>
        <spirit:displayName>Inputclockbuffertype</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.InputClockBufferType">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NumberOfWays</spirit:name>
        <spirit:displayName>Numberofways</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NumberOfWays">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BufferType</spirit:name>
        <spirit:displayName>Buffertype</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BufferType">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IDelayCtrlInst</spirit:name>
        <spirit:displayName>Idelayctrlinst</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IDelayCtrlInst">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DQIDelayInst</spirit:name>
        <spirit:displayName>DQidelayinst</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DQIDelayInst">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_B_erase.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_P_program.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_P_read_AW30h.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_P_read_DT00h.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_N_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_getFT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_readST.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_setFT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_SCC_N_poe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_SCC_PI_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_SCC_PO_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_bCMDMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_bCMD_IDLE.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_bCMD_manager.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_way_CE_timer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_CAL_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_DI_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_DO_tADL_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_IDLE_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_PHYOutMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_PHY_B_Reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_PIR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_POR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_TIMER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_Top_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Physical_Input_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Physical_Output_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Pinpad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Top_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NFC_Toggle_Top_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_single_cmd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_readID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/sys_top_v2nfc_4_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_B_erase.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_P_program.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_P_read_AW30h.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_P_read_DT00h.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_N_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_getFT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_readST.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_setFT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_SCC_N_poe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_SCC_PI_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_SCC_PO_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_bCMDMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_bCMD_IDLE.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_bCMD_manager.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_way_CE_timer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_CAL_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_DI_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_DO_tADL_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_IDLE_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_PHYOutMux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_PHY_B_Reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_PIR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_POR.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_TIMER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPM_Toggle_Top_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Physical_Input_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Physical_Output_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Pinpad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPhy_Toggle_Top_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NFC_Toggle_Top_DDR100.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_BNC_single_cmd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0157/src/NPCG_Toggle_MNC_readID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/sys_top_v2nfc_4_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sys_top_v2nfc_4_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_top_v2nfc_4_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_top_v2nfc_4_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_top_v2nfc_4_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_top_v2nfc_4_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Toggle NAND Flash Controller</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>IDelayValue</spirit:name>
      <spirit:displayName>DQS IDelay Value</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IDelayValue" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">17</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>InputClockBufferType</spirit:name>
      <spirit:displayName>Input Clock Buffer Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.InputClockBufferType" spirit:minimum="0" spirit:maximum="3" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NumberOfWays</spirit:name>
      <spirit:displayName>Number Of NAND CEs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NumberOfWays" spirit:minimum="0" spirit:maximum="8" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BufferType</spirit:name>
      <spirit:displayName>Buffer Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BufferType" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sys_top_v2nfc_4_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IDelayCtrlInst</spirit:name>
      <spirit:displayName>IDelayCtrl Instantiation</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IDelayCtrlInst" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DQIDelayValue</spirit:name>
      <spirit:displayName>DQ IDelay Value</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DQIDelayValue" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DQIDelayInst</spirit:name>
      <spirit:displayName>DQ IDelay Instantiation</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DQIDelayInst" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>V2 NAND Flash Controller</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72148376_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203f11d_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be87eb9_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c73584_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639d08b1_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf7800_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62219ae2_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648d90d6_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326da6cb_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9d79ae_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c461f1_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc3535c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e14426_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66db8f8a_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c738b79_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351ab7ad_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab38287_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110390fd_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5be4aa_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556a7696_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b171b53_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f35cedd_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7a0332_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41706a1c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725ffb29_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9f1d6e_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405b8f2e_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1100500c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518446f8_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de5dab2_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6143aa68_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ab0861_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f69002c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e26d59_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718d25bb_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a345c4_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d5b6cb_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a30c58e_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2323712_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c7781c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41598f82_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3d6f19_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28286ae5_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2792d682_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee3f706_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2097cb8b_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a49bc6e_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11609034_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21da3942_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758dbd2a_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cc3102_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c76dc1_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b90b5_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c373ff_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35be49a6_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85b45b7_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad3519f_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a25189_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f3502f_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370ab12f_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abde40e_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb8c10c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b6c86c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffbc35a_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391a19c0_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333c0a00_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bb93e3_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7269c454_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce63907_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cff06bc_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264df3a9_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554e12c8_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788be1df_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee57310_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d25af90_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d068211_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771b61bc_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7b43b_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174a36d3_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750588ce_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7008c6e6_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b40bb9_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f546744_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfe02d2_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c06d203_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fcc1a_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc0275f_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce7eeea_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f21b717_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e94d188_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552bfb16_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f2b46b_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac32fd8_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c504985_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54036533_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b58fa8_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7ed172_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7016c0_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107f0bab_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a11d30_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4dd700_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f257732_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eaaa972_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c893ef_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67121383_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4a5a11_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1171eb7b_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26edea7c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dab9de5_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c6e40c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425750c9_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3950d330_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57468d4e_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771f78a8_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afc781c_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f7333_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479d4822_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24134283_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76201d98_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f825ac5_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5373ee_ARCHIVE_LOCATION">d:/Project/cosm-plus/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26cc7ede_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74be4d4d_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4919b140_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e2b1f1_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f458e6_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b97e7e_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708b8674_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84d5c64_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449524e3_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ffc397_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afc7297_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766c4686_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678bc7dd_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b00711e_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5186814a_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a625c4_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0065d2_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503bfd32_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc8cad1_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c0de99_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca7ee9_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b13a4_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435dda44_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc7c6d3_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a1f25b_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6492ff_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bac801a_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dce231d_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69441d20_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9490726_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5403613a_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9fcbb1_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf2f99e_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6428646c_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca1615b_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbcb3be_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347ea70d_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7305ae46_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5815da_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7474a6_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37da43da_ARCHIVE_LOCATION">d:/Project/cosm-plus-pecc/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc4f37a_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a987c20_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ce1344_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99c68da_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2860a023_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2458e70c_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142f2e17_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558e3f1c_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7026af_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7f04e1_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498c7eaa_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c05701_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edf3b01_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e48a5cc_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451a02ba_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380c9d2f_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a2a9c5_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513b505e_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5d49ca_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58851f5_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af6e05b_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f021eb_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c4a140_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc077d_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a59919_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed47b64_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4be815_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2a6cc2_ARCHIVE_LOCATION">d:/Project/cosm/ip-repo/v2nfc</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ISYSTEMCLOCK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ISYSTEMCLOCK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DQIDelayInst" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DQIDelayValue" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.IDelayCtrlInst" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.IDelayValue" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.InputClockBufferType" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a04766f8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="13e8441d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c228f29a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="416de08f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8ec56a7c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
