Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 22:13:46 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.964        0.000                      0                 1522        0.024        0.000                      0                 1522       54.305        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.964        0.000                      0                 1518        0.024        0.000                      0                 1518       54.305        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.835        0.000                      0                    4        0.776        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.019ns  (logic 60.091ns (58.330%)  route 42.928ns (41.670%))
  Logic Levels:           317  (CARRY4=284 LUT2=3 LUT3=22 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.046   105.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   105.737 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.467   106.205    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.326   106.531 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.921   107.452    sm/D_states_q[4]_i_2_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.576 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.593   108.169    sm/D_states_d__0[4]
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X40Y7          FDSE (Setup_fdse_C_D)       -0.067   116.133    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -108.169    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.193ns  (logic 59.800ns (58.517%)  route 42.393ns (41.483%))
  Logic Levels:           316  (CARRY4=284 LUT2=2 LUT3=22 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.934   105.507    display/M_alum_out[0]
    SLICE_X48Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.631 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.753   106.384    sm/ram_reg[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I2_O)        0.153   106.537 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.806   107.343    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -107.343    
  -------------------------------------------------------------------
                         slack                                  8.122    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.745ns  (logic 60.091ns (58.486%)  route 42.654ns (41.514%))
  Logic Levels:           317  (CARRY4=284 LUT2=3 LUT3=22 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.046   105.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   105.737 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.840   106.577    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.326   106.903 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.366   107.269    sm/D_states_q[1]_i_5_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.124   107.393 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.502   107.895    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X35Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X35Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.067   116.044    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                        -107.895    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.617ns  (logic 60.091ns (58.558%)  route 42.526ns (41.442%))
  Logic Levels:           317  (CARRY4=284 LUT2=3 LUT3=22 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.046   105.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   105.737 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.840   106.577    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.326   106.903 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.361   107.264    sm/D_states_q[1]_i_5_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.124   107.388 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.768    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X35Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X35Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.062   116.049    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.049    
                         arrival time                        -107.768    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.529ns  (logic 60.129ns (58.646%)  route 42.400ns (41.354%))
  Logic Levels:           317  (CARRY4=284 LUT2=2 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.057   105.630    sm/D_states_q_reg[4]_0[0]
    SLICE_X37Y8          LUT3 (Prop_lut3_I1_O)        0.150   105.780 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.415   106.196    sm/D_states_q[3]_i_10_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.332   106.528 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.648   107.176    sm/D_states_q[3]_i_2_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.300 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   107.679    sm/D_states_d__0[3]
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444   115.960    sm/clk
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X39Y7          FDSE (Setup_fdse_C_D)       -0.067   116.117    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -107.679    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.520ns  (logic 60.091ns (58.614%)  route 42.429ns (41.386%))
  Logic Levels:           317  (CARRY4=284 LUT2=3 LUT3=22 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.046   105.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   105.737 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.840   106.577    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.326   106.903 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.643   107.546    sm/D_states_q[1]_i_5_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.124   107.670 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.670    sm/D_states_d__0[1]
    SLICE_X35Y8          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X35Y8          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)        0.031   116.142    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -107.670    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.997ns  (logic 59.771ns (58.601%)  route 42.226ns (41.399%))
  Logic Levels:           316  (CARRY4=284 LUT2=2 LUT3=22 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.934   105.507    display/M_alum_out[0]
    SLICE_X48Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.631 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.753   106.384    sm/ram_reg[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I0_O)        0.124   106.508 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.639   107.147    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -107.147    
  -------------------------------------------------------------------
                         slack                                  8.520    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.124ns  (logic 60.091ns (58.841%)  route 42.033ns (41.159%))
  Logic Levels:           317  (CARRY4=284 LUT2=3 LUT3=22 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.046   105.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   105.737 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.507   106.245    sm/D_states_q[4]_i_8_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I2_O)        0.326   106.571 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.580   107.150    sm/D_states_q[2]_i_4_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124   107.274 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.274    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X35Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X35Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y9          FDRE (Setup_fdre_C_D)        0.031   116.141    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -107.274    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.121ns  (logic 60.091ns (58.843%)  route 42.030ns (41.157%))
  Logic Levels:           317  (CARRY4=284 LUT2=2 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.077   105.650    sm/D_states_q_reg[4]_0[0]
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.116   105.766 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.601   106.367    sm/D_states_q[2]_i_19_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.328   106.695 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.452   107.147    sm/D_states_q[2]_i_6_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124   107.271 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.271    sm/D_states_d__0[2]
    SLICE_X35Y9          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X35Y9          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y9          FDRE (Setup_fdre_C_D)        0.029   116.139    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -107.272    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.122ns  (logic 60.091ns (58.842%)  route 42.031ns (41.158%))
  Logic Levels:           317  (CARRY4=284 LUT2=3 LUT3=22 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.255     6.861    sm/D_states_q[6]
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.979     7.990    sm/D_states_q[7]_i_6_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.326     8.316 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.855     9.171    sm/ram_reg_i_152_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.316    10.611    L_reg/M_sm_ra1[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.159    11.894    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.148    12.042 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.714    12.756    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.328    13.084 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.084    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.616 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.616    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.730    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.009    13.853    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.967    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.081    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.195    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.309    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.694 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.091    15.786    alum/temp_out0[31]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.373    16.159 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.159    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.691 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.700    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.928    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.042    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.156    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.270 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.270    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.384 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.541 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.929    18.470    alum/temp_out0[30]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.799 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.799    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.332 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.458    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.692 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.043 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.043    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.160 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.317 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.188    21.504    alum/temp_out0[29]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.292 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.292    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.406 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.406    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.520 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.520    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.634 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.009    22.643    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.985    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.099    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.149    24.406    alum/temp_out0[28]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.735 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.735    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.268 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.385 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.385    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.502 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.502    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.619 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.736 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.736    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.853 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.862    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.096 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.096    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.253 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.301    alum/temp_out0[27]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.633 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.633    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.183 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.183    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.297 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.297    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.411    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.525    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.639    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.753    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.876    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.990 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.147 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.342    alum/temp_out0[26]
    SLICE_X52Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.142 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.142    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.259 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.259    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.376 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.376    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.493 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.493    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.610    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.727    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.844    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.970    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.127 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.154    33.281    alum/temp_out0[25]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    33.613 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.613    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.163 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.163    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.277 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.277    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.391 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.391    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.505 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.505    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.619 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.619    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.733    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.961    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.118 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.919    36.037    alum/temp_out0[24]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.366 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.366    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.899 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.899    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.133 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.133    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.250 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.250    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.367 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.484 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.484    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.601 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.601    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.718 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.718    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.875 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.755    38.630    alum/temp_out0[23]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.332    38.962 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.962    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.512 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.512    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.626 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.626    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.740 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.740    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.854 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.854    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.968 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.977    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.091 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.091    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.205 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.205    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.319 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.319    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.476 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.986    41.462    alum/temp_out0[22]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.791 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.791    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.341 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.578    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.920    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.034    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.148 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.148    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.305 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.020    44.326    alum/temp_out0[21]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.111 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.111    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.225 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    45.234    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.348 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.348    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.462 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.462    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.075 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.918    46.993    alum/temp_out0[20]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.322 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.322    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.872 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.872    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.986 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.995    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.109 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.109    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.337    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.451    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.565    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.679 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.836 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.148    49.984    alum/temp_out0[19]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.313 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.313    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.863 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.863    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.977 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.977    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.091 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.091    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.205 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.205    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.319 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.328    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.442 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.442    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.556 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.556    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.670 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.827 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.768    alum/temp_out0[18]
    SLICE_X42Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    53.568 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.568    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.685 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.802 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.802    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.919 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.036 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.045    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.162 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.162    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.279 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.279    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.396 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.396    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.553 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.936    55.489    alum/temp_out0[17]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    55.821 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.821    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.371 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.371    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.485 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.485    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.599 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.608    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.722    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.836    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.950    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.064    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.221 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.970    58.191    alum/temp_out0[16]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    58.520 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.070 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    59.079    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.649 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.649    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.763 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.920 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.944    60.864    alum/temp_out0[15]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    61.193 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.193    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.743 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.743    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.857 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.866    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.980    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.208    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.322 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.322    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.436 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.707 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.260    63.967    alum/temp_out0[14]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.767 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.767    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.884 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.001 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.001    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.118 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.235 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.352 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.352    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.469 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.586 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.595    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.752 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.149    66.901    alum/temp_out0[13]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.689 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.689    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.803 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.803    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.917 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.917    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.031 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.031    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.145 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.145    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.259 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.259    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.373 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.373    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.487 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.644 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.098    69.742    alum/temp_out0[12]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.071 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.071    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.621 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.621    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.735 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.735    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.849 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.576 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    72.667    alum/temp_out0[11]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.452 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.452    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.566 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.566    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.680 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.680    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.794 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.794    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.908 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.908    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.022 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.136 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.136    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.250 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.250    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.407 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.987    75.394    alum/temp_out0[10]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_49/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    76.255 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.255    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.369 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.369    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.483 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.483    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.597 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.711 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.711    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.825 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.825    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.939 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.096 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    78.049    alum/temp_out0[9]
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.849 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.849    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.966 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.966    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.083 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.200 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.200    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.317 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.551 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.551    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.668 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.825 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.123    80.948    alum/temp_out0[8]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.736 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.420 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.420    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.534 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.534    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.691 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.049    83.741    alum/temp_out0[7]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.070 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.070    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.603 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.720 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.837 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.837    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.954 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.954    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.071 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.071    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.188 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.188    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.305 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.305    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.422 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.422    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.579 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.070    86.649    alum/temp_out0[6]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    86.981 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.981    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.531    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.645    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.759    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.873 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.873    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.987 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.987    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.101 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.101    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.215 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.215    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.329 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.329    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.486 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    89.414    alum/temp_out0[5]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.214 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.214    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.331 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.331    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.448 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.565 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.565    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.799 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.799    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.916 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.033 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.033    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.190 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.097    92.287    alum/temp_out0[4]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    92.619 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.619    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.169 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.625 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.625    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.739 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.739    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.853 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.853    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.967 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.967    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.124 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.926    95.050    alum/temp_out0[3]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    95.379 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.379    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.929 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.929    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.884 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.053    97.937    alum/temp_out0[2]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.266 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.266    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.816 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.816    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.930 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.930    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.044 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.044    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.158 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.158    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.272 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.272    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.386 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.386    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.500 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.500    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.614 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.614    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.771 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.996   100.767    alum/temp_out0[1]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.096 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.096    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.646 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.646    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.760 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.760    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.874 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.988 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.988    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.102 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.102    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.216    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.330    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.601 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.438   103.040    sm/temp_out0[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.369 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.544   103.913    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.037 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.449    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.573 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.046   105.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   105.737 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.507   106.245    sm/D_states_q[4]_i_8_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I2_O)        0.326   106.571 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.578   107.148    sm/D_states_q[2]_i_4_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124   107.272 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.272    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X35Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X35Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y9          FDRE (Setup_fdre_C_D)        0.031   116.141    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -107.272    
  -------------------------------------------------------------------
                         slack                                  8.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sr2/clk
    SLICE_X31Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sr2/clk
    SLICE_X31Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sr2/clk
    SLICE_X31Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sr2/clk
    SLICE_X31Y5          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.848%)  route 0.276ns (66.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.924    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.848%)  route 0.276ns (66.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.924    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.848%)  route 0.276ns (66.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.924    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.848%)  route 0.276ns (66.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.924    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.556     1.500    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y31         FDRE                                         r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.697    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X39Y31         FDRE                                         r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.823     2.013    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y31         FDRE                                         r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.075     1.575    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    cond_butt_next_play/sync/clk
    SLICE_X29Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.703    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X29Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.075     1.581    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y10   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y10   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y11   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y11   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y15   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y19   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y19   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.835ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.704ns (12.199%)  route 5.067ns (87.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.593     8.197    sm/D_states_q_reg[0]_rep_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.882    10.204    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592    10.919    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                104.835    

Slack (MET) :             104.835ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.704ns (12.199%)  route 5.067ns (87.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.593     8.197    sm/D_states_q_reg[0]_rep_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.882    10.204    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592    10.919    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                104.835    

Slack (MET) :             104.835ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.704ns (12.199%)  route 5.067ns (87.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.593     8.197    sm/D_states_q_reg[0]_rep_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.882    10.204    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592    10.919    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                104.835    

Slack (MET) :             104.835ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.704ns (12.199%)  route 5.067ns (87.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         2.593     8.197    sm/D_states_q_reg[0]_rep_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.882    10.204    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.592    10.919    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                104.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.952%)  route 0.531ns (74.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sm/clk
    SLICE_X35Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.336     1.983    sm/D_states_q[5]
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.028 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.222    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.952%)  route 0.531ns (74.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sm/clk
    SLICE_X35Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.336     1.983    sm/D_states_q[5]
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.028 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.222    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.952%)  route 0.531ns (74.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sm/clk
    SLICE_X35Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.336     1.983    sm/D_states_q[5]
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.028 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.222    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.952%)  route 0.531ns (74.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    sm/clk
    SLICE_X35Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.336     1.983    sm/D_states_q[5]
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.028 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.195     2.222    fifo_reset_cond/AS[0]
    SLICE_X32Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X32Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X32Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.776    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.592ns  (logic 11.979ns (32.735%)  route 24.614ns (67.265%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.004     7.608    L_reg/M_sm_pac[3]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.760 f  L_reg/L_1ba9ee19_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.545     8.305    L_reg/L_1ba9ee19_remainder0_carry_i_25_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.631 f  L_reg/L_1ba9ee19_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.913     9.544    L_reg/L_1ba9ee19_remainder0_carry_i_12_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.148     9.692 f  L_reg/L_1ba9ee19_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.132    L_reg/L_1ba9ee19_remainder0_carry_i_20_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.328    10.460 r  L_reg/L_1ba9ee19_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.268    L_reg/L_1ba9ee19_remainder0_carry_i_10_n_0
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.392 r  L_reg/L_1ba9ee19_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.942 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.164 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.064    13.228    L_reg/L_1ba9ee19_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.325    13.553 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.124    14.677    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y5          LUT5 (Prop_lut5_I2_O)        0.326    15.003 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.799    15.803    L_reg/i__carry_i_25__0_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.927 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.873    16.800    L_reg/i__carry_i_22_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.948 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.052    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.825    19.180    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.000    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.955 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    21.770    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.073 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.709    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.833 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.264    24.097    L_reg/i__carry_i_14_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.249 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.700    L_reg/i__carry_i_25_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.026 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.809    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.037    26.996    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.150 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.688    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.015 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.015    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.548 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.548    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.665 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.988 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.002    29.990    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.306    30.296 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.010    31.307    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.431 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.832    32.263    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124    32.387 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.149    32.536    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.660 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.199    33.859    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I3_O)        0.152    34.011 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.952    37.963    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.741 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.741    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.046ns  (logic 11.741ns (32.572%)  route 24.305ns (67.428%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.004     7.608    L_reg/M_sm_pac[3]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.760 f  L_reg/L_1ba9ee19_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.545     8.305    L_reg/L_1ba9ee19_remainder0_carry_i_25_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.631 f  L_reg/L_1ba9ee19_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.913     9.544    L_reg/L_1ba9ee19_remainder0_carry_i_12_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.148     9.692 f  L_reg/L_1ba9ee19_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.132    L_reg/L_1ba9ee19_remainder0_carry_i_20_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.328    10.460 r  L_reg/L_1ba9ee19_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.268    L_reg/L_1ba9ee19_remainder0_carry_i_10_n_0
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.392 r  L_reg/L_1ba9ee19_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.942 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.164 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.064    13.228    L_reg/L_1ba9ee19_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.325    13.553 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.124    14.677    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y5          LUT5 (Prop_lut5_I2_O)        0.326    15.003 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.799    15.803    L_reg/i__carry_i_25__0_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.927 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.873    16.800    L_reg/i__carry_i_22_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.948 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.052    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.825    19.180    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.000    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.955 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    21.770    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.073 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.709    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.833 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.264    24.097    L_reg/i__carry_i_14_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.249 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.700    L_reg/i__carry_i_25_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.026 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.809    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.037    26.996    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.150 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.688    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.015 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.015    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.548 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.548    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.665 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.988 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.002    29.990    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.306    30.296 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.010    31.307    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.431 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.832    32.263    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124    32.387 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.149    32.536    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.660 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.199    33.859    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I3_O)        0.124    33.983 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.644    37.627    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.195 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.195    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.891ns  (logic 12.120ns (33.768%)  route 23.771ns (66.232%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.840     7.510    L_reg/M_sm_timer[13]
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.660 f  L_reg/L_1ba9ee19_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.846     8.506    L_reg/L_1ba9ee19_remainder0_carry_i_23__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_1ba9ee19_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.586     9.420    L_reg/L_1ba9ee19_remainder0_carry_i_12__1_n_0
    SLICE_X53Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.570 f  L_reg/L_1ba9ee19_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.238    L_reg/L_1ba9ee19_remainder0_carry_i_20__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.598 r  L_reg/L_1ba9ee19_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.974    11.572    L_reg/L_1ba9ee19_remainder0_carry_i_10__1_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I1_O)        0.326    11.898 r  L_reg/L_1ba9ee19_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.898    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.431 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.431    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.650 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    13.633    L_reg/L_1ba9ee19_remainder0_3[4]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.323    13.956 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.837    14.794    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.326    15.120 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.572    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.150    15.722 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.887    16.608    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.354    16.962 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.805    17.768    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.122 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.734    18.855    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.183 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.703    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.210 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.210    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.324    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.563 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.859    21.421    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.302    21.723 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.607    22.330    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.454 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.709    23.164    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.150    23.314 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.704    24.018    L_reg/i__carry_i_13__3_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I1_O)        0.355    24.373 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.649    25.022    L_reg/i__carry_i_18__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.146 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.824    25.970    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.116 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.708    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.036 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.586 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.586    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.825 f  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    28.641    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.302    28.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.437    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.561 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.012    30.573    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.697 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.487    31.184    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.124    31.308 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.029    32.337    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.150    32.487 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.858    37.344    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.105 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.105    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.678ns  (logic 11.889ns (33.321%)  route 23.790ns (66.679%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.840     7.510    L_reg/M_sm_timer[13]
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.660 f  L_reg/L_1ba9ee19_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.846     8.506    L_reg/L_1ba9ee19_remainder0_carry_i_23__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_1ba9ee19_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.586     9.420    L_reg/L_1ba9ee19_remainder0_carry_i_12__1_n_0
    SLICE_X53Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.570 f  L_reg/L_1ba9ee19_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.238    L_reg/L_1ba9ee19_remainder0_carry_i_20__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.598 r  L_reg/L_1ba9ee19_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.974    11.572    L_reg/L_1ba9ee19_remainder0_carry_i_10__1_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I1_O)        0.326    11.898 r  L_reg/L_1ba9ee19_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.898    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.431 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.431    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.650 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    13.633    L_reg/L_1ba9ee19_remainder0_3[4]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.323    13.956 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.837    14.794    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.326    15.120 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.572    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.150    15.722 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.887    16.608    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.354    16.962 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.805    17.768    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.122 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.734    18.855    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.183 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.703    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.210 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.210    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.324    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.563 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.859    21.421    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.302    21.723 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.607    22.330    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.454 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.709    23.164    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.150    23.314 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.704    24.018    L_reg/i__carry_i_13__3_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I1_O)        0.355    24.373 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.649    25.022    L_reg/i__carry_i_18__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.146 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.824    25.970    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.116 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.708    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.036 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.586 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.586    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.825 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    28.641    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.302    28.943 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.437    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.561 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.012    30.573    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.697 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.741    31.438    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.124    31.562 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.075    32.637    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.124    32.761 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.576    37.337    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.893 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.893    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.709ns  (logic 11.746ns (32.895%)  route 23.962ns (67.105%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.004     7.608    L_reg/M_sm_pac[3]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.760 f  L_reg/L_1ba9ee19_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.545     8.305    L_reg/L_1ba9ee19_remainder0_carry_i_25_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.631 f  L_reg/L_1ba9ee19_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.913     9.544    L_reg/L_1ba9ee19_remainder0_carry_i_12_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.148     9.692 f  L_reg/L_1ba9ee19_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.132    L_reg/L_1ba9ee19_remainder0_carry_i_20_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.328    10.460 r  L_reg/L_1ba9ee19_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.268    L_reg/L_1ba9ee19_remainder0_carry_i_10_n_0
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.392 r  L_reg/L_1ba9ee19_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.942 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.164 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.064    13.228    L_reg/L_1ba9ee19_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.325    13.553 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.124    14.677    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y5          LUT5 (Prop_lut5_I2_O)        0.326    15.003 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.799    15.803    L_reg/i__carry_i_25__0_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.927 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.873    16.800    L_reg/i__carry_i_22_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.948 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.052    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.825    19.180    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.000    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.955 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    21.770    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.073 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.709    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.833 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.264    24.097    L_reg/i__carry_i_14_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.249 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.700    L_reg/i__carry_i_25_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.026 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.809    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.037    26.996    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.150 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.688    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.015 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.015    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.548 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.548    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.665 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.988 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.002    29.990    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.306    30.296 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.010    31.307    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.431 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.590    32.021    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I2_O)        0.124    32.145 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.444    32.589    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    32.713 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.934    33.646    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.124    33.770 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.514    37.284    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.857 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.857    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.202ns  (logic 12.118ns (34.424%)  route 23.084ns (65.576%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.840     7.510    L_reg/M_sm_timer[13]
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.660 f  L_reg/L_1ba9ee19_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.846     8.506    L_reg/L_1ba9ee19_remainder0_carry_i_23__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_1ba9ee19_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.586     9.420    L_reg/L_1ba9ee19_remainder0_carry_i_12__1_n_0
    SLICE_X53Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.570 f  L_reg/L_1ba9ee19_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.238    L_reg/L_1ba9ee19_remainder0_carry_i_20__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.598 r  L_reg/L_1ba9ee19_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.974    11.572    L_reg/L_1ba9ee19_remainder0_carry_i_10__1_n_0
    SLICE_X52Y4          LUT4 (Prop_lut4_I1_O)        0.326    11.898 r  L_reg/L_1ba9ee19_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.898    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.431 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.431    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.650 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    13.633    L_reg/L_1ba9ee19_remainder0_3[4]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.323    13.956 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.837    14.794    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.326    15.120 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.572    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.150    15.722 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.887    16.608    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.354    16.962 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.805    17.768    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.122 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.734    18.855    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.183 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.519    19.703    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.210 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.210    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.324    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.563 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.859    21.421    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.302    21.723 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.607    22.330    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.454 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.709    23.164    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y2          LUT2 (Prop_lut2_I0_O)        0.150    23.314 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.704    24.018    L_reg/i__carry_i_13__3_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I1_O)        0.355    24.373 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.649    25.022    L_reg/i__carry_i_18__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.146 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.824    25.970    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.116 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.708    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.036 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.586 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.586    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.825 r  timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    28.641    timerseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.302    28.943 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.437    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.561 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.687    30.248    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.372 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    31.043    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.167 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.063    32.230    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I3_O)        0.152    32.382 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.278    36.660    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.416 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.416    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.167ns  (logic 11.945ns (33.968%)  route 23.222ns (66.032%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.004     7.608    L_reg/M_sm_pac[3]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.760 f  L_reg/L_1ba9ee19_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.545     8.305    L_reg/L_1ba9ee19_remainder0_carry_i_25_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.631 f  L_reg/L_1ba9ee19_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.913     9.544    L_reg/L_1ba9ee19_remainder0_carry_i_12_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.148     9.692 f  L_reg/L_1ba9ee19_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.132    L_reg/L_1ba9ee19_remainder0_carry_i_20_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.328    10.460 r  L_reg/L_1ba9ee19_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.268    L_reg/L_1ba9ee19_remainder0_carry_i_10_n_0
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.392 r  L_reg/L_1ba9ee19_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.942 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.164 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.064    13.228    L_reg/L_1ba9ee19_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.325    13.553 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.124    14.677    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y5          LUT5 (Prop_lut5_I2_O)        0.326    15.003 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.799    15.803    L_reg/i__carry_i_25__0_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.927 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.873    16.800    L_reg/i__carry_i_22_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.948 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.052    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.825    19.180    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.000    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.955 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    21.770    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.073 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.709    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.833 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.264    24.097    L_reg/i__carry_i_14_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.249 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.700    L_reg/i__carry_i_25_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.026 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.809    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.037    26.996    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.150 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.688    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.015 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.015    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.548 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.548    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.665 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.988 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.002    29.990    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.306    30.296 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.010    31.307    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.431 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.832    32.263    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124    32.387 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.149    32.536    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.660 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.191    33.851    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I2_O)        0.152    34.003 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.568    36.571    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.744    40.315 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.315    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.163ns  (logic 11.696ns (33.262%)  route 23.467ns (66.738%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.004     7.608    L_reg/M_sm_pac[3]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.760 f  L_reg/L_1ba9ee19_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.545     8.305    L_reg/L_1ba9ee19_remainder0_carry_i_25_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.631 f  L_reg/L_1ba9ee19_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.913     9.544    L_reg/L_1ba9ee19_remainder0_carry_i_12_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.148     9.692 f  L_reg/L_1ba9ee19_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.132    L_reg/L_1ba9ee19_remainder0_carry_i_20_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.328    10.460 r  L_reg/L_1ba9ee19_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.268    L_reg/L_1ba9ee19_remainder0_carry_i_10_n_0
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.392 r  L_reg/L_1ba9ee19_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.942 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.164 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.064    13.228    L_reg/L_1ba9ee19_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.325    13.553 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.124    14.677    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y5          LUT5 (Prop_lut5_I2_O)        0.326    15.003 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.799    15.803    L_reg/i__carry_i_25__0_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.927 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.873    16.800    L_reg/i__carry_i_22_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.948 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.052    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.825    19.180    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.000    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.955 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    21.770    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.073 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.709    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.833 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.264    24.097    L_reg/i__carry_i_14_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.249 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.700    L_reg/i__carry_i_25_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.026 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.809    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.037    26.996    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.150 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.688    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.015 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.015    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.548 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.548    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.665 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.988 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.002    29.990    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.306    30.296 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.010    31.307    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.431 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.832    32.263    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124    32.387 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.149    32.536    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.660 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.191    33.851    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I3_O)        0.124    33.975 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.813    36.788    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    40.311 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.311    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.116ns  (logic 11.711ns (33.351%)  route 23.405ns (66.649%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.004     7.608    L_reg/M_sm_pac[3]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.760 f  L_reg/L_1ba9ee19_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.545     8.305    L_reg/L_1ba9ee19_remainder0_carry_i_25_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.631 f  L_reg/L_1ba9ee19_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.913     9.544    L_reg/L_1ba9ee19_remainder0_carry_i_12_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.148     9.692 f  L_reg/L_1ba9ee19_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.132    L_reg/L_1ba9ee19_remainder0_carry_i_20_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.328    10.460 r  L_reg/L_1ba9ee19_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.268    L_reg/L_1ba9ee19_remainder0_carry_i_10_n_0
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.392 r  L_reg/L_1ba9ee19_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.942 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.164 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.064    13.228    L_reg/L_1ba9ee19_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.325    13.553 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.124    14.677    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y5          LUT5 (Prop_lut5_I2_O)        0.326    15.003 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.799    15.803    L_reg/i__carry_i_25__0_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.927 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.873    16.800    L_reg/i__carry_i_22_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.948 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.052    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.825    19.180    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.000    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.955 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    21.770    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.073 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.709    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.833 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.264    24.097    L_reg/i__carry_i_14_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.249 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.700    L_reg/i__carry_i_25_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.026 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.809    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.037    26.996    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.150 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.688    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.015 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.015    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.548 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.548    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.665 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.988 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.002    29.990    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.306    30.296 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.010    31.307    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.431 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.747    32.177    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.124    32.301 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.173    32.474    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.598 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.115    33.713    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I1_O)        0.124    33.837 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.889    36.726    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.265 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.265    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.115ns  (logic 11.935ns (33.988%)  route 23.180ns (66.012%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.004     7.608    L_reg/M_sm_pac[3]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.760 f  L_reg/L_1ba9ee19_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.545     8.305    L_reg/L_1ba9ee19_remainder0_carry_i_25_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.631 f  L_reg/L_1ba9ee19_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.913     9.544    L_reg/L_1ba9ee19_remainder0_carry_i_12_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.148     9.692 f  L_reg/L_1ba9ee19_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.132    L_reg/L_1ba9ee19_remainder0_carry_i_20_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.328    10.460 r  L_reg/L_1ba9ee19_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.268    L_reg/L_1ba9ee19_remainder0_carry_i_10_n_0
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.392 r  L_reg/L_1ba9ee19_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.942 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.164 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.064    13.228    L_reg/L_1ba9ee19_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.325    13.553 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.124    14.677    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y5          LUT5 (Prop_lut5_I2_O)        0.326    15.003 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.799    15.803    L_reg/i__carry_i_25__0_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.927 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.873    16.800    L_reg/i__carry_i_22_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.948 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.052    17.999    L_reg/i__carry_i_19_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.825    19.180    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.000    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.955 f  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    21.770    L_reg/L_1ba9ee19_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.073 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.709    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.833 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.264    24.097    L_reg/i__carry_i_14_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.249 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.700    L_reg/i__carry_i_25_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.026 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.809    25.835    L_reg/i__carry_i_20_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    25.959 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.037    26.996    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.150 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.688    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.015 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.015    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.548 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.548    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.665 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.665    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.988 r  aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.002    29.990    aseg_driver/decimal_renderer/L_1ba9ee19_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.306    30.296 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.010    31.307    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.431 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.747    32.177    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.124    32.301 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.173    32.474    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.598 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.115    33.713    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I1_O)        0.154    33.867 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.665    36.532    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    40.264 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.264    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.431ns (64.730%)  route 0.780ns (35.270%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X63Y18         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.254     1.927    bseg_driver/ctr/S[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.972 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.497    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.742 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.742    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.433ns (64.498%)  route 0.789ns (35.502%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X63Y18         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.307     1.980    bseg_driver/ctr/S[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.025 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.507    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.754 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.754    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.471ns (64.682%)  route 0.803ns (35.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X63Y18         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.307     1.980    bseg_driver/ctr/S[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.045     2.025 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.521    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.806 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.806    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.458ns (64.005%)  route 0.820ns (35.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.588     1.532    bseg_driver/ctr/clk
    SLICE_X63Y18         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.254     1.927    bseg_driver/ctr/S[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.975 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.540    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.809 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.809    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.407ns (56.601%)  route 1.079ns (43.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X49Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.079     2.728    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.994 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.994    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.432ns (57.604%)  route 1.054ns (42.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X50Y10         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.054     2.726    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.994 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.994    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.383ns (55.560%)  route 1.107ns (44.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.565     1.509    display/clk
    SLICE_X50Y9          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=8, routed)           1.107     2.779    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.999 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.999    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.407ns (56.429%)  route 1.087ns (43.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    display/clk
    SLICE_X49Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.087     2.735    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     4.002 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.002    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.432ns (58.022%)  route 1.036ns (41.978%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.701 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.337     2.038    aseg_driver/ctr/S[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.045     2.083 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.782    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.005 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.005    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.442ns (58.319%)  route 1.031ns (41.681%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.390     2.091    aseg_driver/ctr/S[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.136 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.776    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.010 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.010    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 1.643ns (28.338%)  route 4.155ns (71.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.156     4.675    reset_cond/butt_reset_IBUF
    SLICE_X53Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.799 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.999     5.797    reset_cond/M_reset_cond_in
    SLICE_X58Y8          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.517     4.922    reset_cond/clk
    SLICE_X58Y8          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.643ns (28.359%)  route 4.150ns (71.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.156     4.675    reset_cond/butt_reset_IBUF
    SLICE_X53Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.799 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.994     5.793    reset_cond/M_reset_cond_in
    SLICE_X59Y8          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.517     4.922    reset_cond/clk
    SLICE_X59Y8          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.643ns (29.605%)  route 3.906ns (70.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.156     4.675    reset_cond/butt_reset_IBUF
    SLICE_X53Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.799 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.751     5.549    reset_cond/M_reset_cond_in
    SLICE_X57Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.451     4.856    reset_cond/clk
    SLICE_X57Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.643ns (29.605%)  route 3.906ns (70.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.156     4.675    reset_cond/butt_reset_IBUF
    SLICE_X53Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.799 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.751     5.549    reset_cond/M_reset_cond_in
    SLICE_X57Y9          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.451     4.856    reset_cond/clk
    SLICE_X57Y9          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 1.640ns (39.385%)  route 2.524ns (60.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.524     4.040    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.164    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y31         FDRE                                         r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.435     4.840    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y31         FDRE                                         r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 1.641ns (39.501%)  route 2.514ns (60.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.514     4.031    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X29Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.155 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.155    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X29Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446     4.851    cond_butt_next_play/sync/clk
    SLICE_X29Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.981ns  (logic 1.474ns (37.018%)  route 2.507ns (62.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.507     3.981    butt_cond/sync/D[0]
    SLICE_X34Y63         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.429     4.833    butt_cond/sync/clk
    SLICE_X34Y63         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.630ns (41.586%)  route 2.290ns (58.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.290     3.796    forLoop_idx_0_197017831[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.920 r  forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.920    forLoop_idx_0_197017831[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y19         FDRE                                         r  forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.436     4.841    forLoop_idx_0_197017831[0].cond_butt_dirs/sync/clk
    SLICE_X42Y19         FDRE                                         r  forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.639ns (43.117%)  route 2.162ns (56.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.162     3.676    forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.800 r  forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.800    forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.431     4.836    forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/clk
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 1.658ns (44.231%)  route 2.091ns (55.769%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.091     3.625    forLoop_idx_0_197017831[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.749 r  forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.749    forLoop_idx_0_197017831[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y28         FDRE                                         r  forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.433     4.838    forLoop_idx_0_197017831[2].cond_butt_dirs/sync/clk
    SLICE_X32Y28         FDRE                                         r  forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_197017831[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.313ns (29.603%)  route 0.744ns (70.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.744     1.012    forLoop_idx_0_197017831[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.057 r  forLoop_idx_0_197017831[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.057    forLoop_idx_0_197017831[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y11         FDRE                                         r  forLoop_idx_0_197017831[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    forLoop_idx_0_197017831[1].cond_butt_dirs/sync/clk
    SLICE_X14Y11         FDRE                                         r  forLoop_idx_0_197017831[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_197017831[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.341ns (28.630%)  route 0.851ns (71.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.851     1.147    forLoop_idx_0_197017831[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  forLoop_idx_0_197017831[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.192    forLoop_idx_0_197017831[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_197017831[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_197017831[3].cond_butt_dirs/sync/clk
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_197017831[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.347ns (26.903%)  route 0.942ns (73.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.942     1.244    forLoop_idx_0_197017831[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.289 r  forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.289    forLoop_idx_0_197017831[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y28         FDRE                                         r  forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_197017831[2].cond_butt_dirs/sync/clk
    SLICE_X32Y28         FDRE                                         r  forLoop_idx_0_197017831[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.319ns (24.474%)  route 0.984ns (75.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.984     1.258    forLoop_idx_0_197017831[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.303    forLoop_idx_0_197017831[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y19         FDRE                                         r  forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.823     2.013    forLoop_idx_0_197017831[0].cond_butt_dirs/sync/clk
    SLICE_X42Y19         FDRE                                         r  forLoop_idx_0_197017831[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.327ns (24.913%)  route 0.986ns (75.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.986     1.268    forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.313 r  forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.313    forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.819     2.009    forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/clk
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_779616765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.242ns (17.536%)  route 1.136ns (82.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.378    butt_cond/sync/D[0]
    SLICE_X34Y63         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.823     2.013    butt_cond/sync/clk
    SLICE_X34Y63         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.330ns (23.152%)  route 1.095ns (76.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.095     1.380    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X29Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.425 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.425    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X29Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X29Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.329ns (22.681%)  route 1.120ns (77.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.120     1.404    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.449 r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.449    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y31         FDRE                                         r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.823     2.013    forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y31         FDRE                                         r  forLoop_idx_0_779616765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.331ns (16.560%)  route 1.669ns (83.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.676    reset_cond/butt_reset_IBUF
    SLICE_X53Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.721 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.280     2.001    reset_cond/M_reset_cond_in
    SLICE_X57Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.836     2.026    reset_cond/clk
    SLICE_X57Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.331ns (16.560%)  route 1.669ns (83.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.390     1.676    reset_cond/butt_reset_IBUF
    SLICE_X53Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.721 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.280     2.001    reset_cond/M_reset_cond_in
    SLICE_X57Y9          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.836     2.026    reset_cond/clk
    SLICE_X57Y9          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





