 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: cpld288                             Date: 10-27-2025,  5:50PM
Device Used: XC2C32A-6-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
22 /32  ( 69%) 31  /112  ( 28%) 27  /80   ( 34%) 22 /32  ( 69%) 3  /33  (  9%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    17/40    19/56     0/16    0/1      0/1      0/1      0/1
FB2       6/16     10/40    12/56     2/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    22/32     27/80    31/112    2/32    0/2      0/2      0/2      0/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/0

Signal 'clk_in' mapped onto global clock net GCK2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     0      1
Input         :    0           0    |  I/O              :     2     24
Output        :    2           2    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    1           1    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total      3           3

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'cpld288.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk_in' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 2 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
carrier_out         1     2     1    FB2_12  8     I/O       O       LVCMOS18           FAST TFF     RESET
bpsk_out            9     7     1    FB2_13  12    I/O       O       LVCMOS18           FAST DFF     RESET

** 20 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
counter_14k<2>      1     2     FB1_1   TFF     RESET
counter_14k<3>      1     3     FB1_2   TFF     RESET
counter_14k<4>      1     4     FB1_3   TFF     RESET
counter_14k<6>      1     6     FB1_4   TFF     RESET
counter_14k<7>      1     7     FB1_5   TFF     RESET
counter_14k<8>      1     8     FB1_6   TFF     RESET
counter_14k<5>      5     10    FB1_7   TFF     RESET
counter_14k<9>      2     10    FB1_8   TFF     RESET
cycle_counter<0>    1     10    FB1_9   TFF     RESET
cycle_counter<1>    1     11    FB1_10  TFF     RESET
cycle_counter<2>    1     12    FB1_11  TFF     RESET
cycle_counter<3>    1     13    FB1_12  TFF     RESET
cycle_counter<4>    1     14    FB1_13  TFF     RESET
cycle_counter<5>    1     15    FB1_14  TFF     RESET
cycle_counter<6>    1     16    FB1_15  TFF     RESET
cycle_counter<7>    1     17    FB1_16  TFF     RESET
counter_14k<1>      1     1     FB2_11  TFF     RESET
counter_14k<0>      0     0     FB2_14  TFF     RESET
carrier_acc<6>      0     0     FB2_15  TFF     RESET
carrier_acc<7>      1     1     FB2_16  TFF     RESET

** 1 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
clk_in              1    FB2_7   1     GCK/I/O   GCK     LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               17/23
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   19/37
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
counter_14k<2>                1     FB1_1   38   I/O     (b)               
counter_14k<3>                1     FB1_2   37   I/O     (b)               
counter_14k<4>                1     FB1_3   36   I/O     (b)               
counter_14k<6>                1     FB1_4   34   GTS/I/O (b)               
counter_14k<7>                1     FB1_5   33   GTS/I/O (b)               
counter_14k<8>                1     FB1_6   32   GTS/I/O (b)               
counter_14k<5>                5     FB1_7   31   GTS/I/O (b)               
counter_14k<9>                2     FB1_8   30   GSR/I/O (b)               
cycle_counter<0>              1     FB1_9   29   I/O     (b)               
cycle_counter<1>              1     FB1_10  28   I/O     (b)               
cycle_counter<2>              1     FB1_11  27   I/O     (b)               
cycle_counter<3>              1     FB1_12  23   I/O     (b)               
cycle_counter<4>              1     FB1_13  22   I/O     (b)               
cycle_counter<5>              1     FB1_14  21   I/O     (b)               
cycle_counter<6>              1     FB1_15  20   I/O     (b)               
cycle_counter<7>              1     FB1_16  19   I/O     (b)               

Signals Used by Logic in Function Block
  1: counter_14k<0>     7: counter_14k<6>    13: cycle_counter<2> 
  2: counter_14k<1>     8: counter_14k<7>    14: cycle_counter<3> 
  3: counter_14k<2>     9: counter_14k<8>    15: cycle_counter<4> 
  4: counter_14k<3>    10: counter_14k<9>    16: cycle_counter<5> 
  5: counter_14k<4>    11: cycle_counter<0>  17: cycle_counter<6> 
  6: counter_14k<5>    12: cycle_counter<1> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
counter_14k<2>    XX...................................... 2       
counter_14k<3>    XXX..................................... 3       
counter_14k<4>    XXXX.................................... 4       
counter_14k<6>    XXXXXX.................................. 6       
counter_14k<7>    XXXXXXX................................. 7       
counter_14k<8>    XXXXXXXX................................ 8       
counter_14k<5>    XXXXXXXXXX.............................. 10      
counter_14k<9>    XXXXXXXXXX.............................. 10      
cycle_counter<0>  XXXXXXXXXX.............................. 10      
cycle_counter<1>  XXXXXXXXXXX............................. 11      
cycle_counter<2>  XXXXXXXXXXXX............................ 12      
cycle_counter<3>  XXXXXXXXXXXXX........................... 13      
cycle_counter<4>  XXXXXXXXXXXXXX.......................... 14      
cycle_counter<5>  XXXXXXXXXXXXXXX......................... 15      
cycle_counter<6>  XXXXXXXXXXXXXXXX........................ 16      
cycle_counter<7>  XXXXXXXXXXXXXXXXX....................... 17      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               10/30
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   12/44
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
(unused)                      0     FB2_2   40   I/O           
(unused)                      0     FB2_3   41   I/O           
(unused)                      0     FB2_4   42   I/O           
(unused)                      0     FB2_5   43   GCK/I/O       
(unused)                      0     FB2_6   44   GCK/I/O       
(unused)                      0     FB2_7   1    GCK/I/O GCK   
(unused)                      0     FB2_8   2    I/O           
(unused)                      0     FB2_9   3    I/O           
(unused)                      0     FB2_10  5    I/O           
counter_14k<1>                1     FB2_11  6    I/O     (b)               
carrier_out                   1     FB2_12  8    I/O     O                 
bpsk_out                      9     FB2_13  12   I/O     O                 
counter_14k<0>                0     FB2_14  13   I/O     (b)               
carrier_acc<6>                0     FB2_15  14   I/O     (b)               
carrier_acc<7>                1     FB2_16  16   I/O     (b)               

Signals Used by Logic in Function Block
  1: carrier_acc<6>     5: cycle_counter<0>   8: cycle_counter<3> 
  2: carrier_acc<7>     6: cycle_counter<1>   9: cycle_counter<4> 
  3: carrier_out        7: cycle_counter<2>  10: cycle_counter<7> 
  4: counter_14k<0>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
counter_14k<1>    ...X.................................... 1       
carrier_out       XX...................................... 2       
bpsk_out          ..X.XXXXXX.............................. 7       
counter_14k<0>    ........................................ 0       
carrier_acc<6>    ........................................ 0       
carrier_acc<7>    X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_bpsk_out: FDCPE port map (bpsk_out,bpsk_out_D,clk_in,'0','0','1');
bpsk_out_D <= (carrier_out AND NOT cycle_counter(7))
	XOR ((NOT cycle_counter(7) AND cycle_counter(0) AND 
	NOT cycle_counter(2) AND cycle_counter(4))
	OR (NOT cycle_counter(7) AND cycle_counter(3) AND 
	NOT cycle_counter(1) AND NOT cycle_counter(2))
	OR (NOT cycle_counter(7) AND cycle_counter(3) AND 
	NOT cycle_counter(1) AND NOT cycle_counter(4))
	OR (NOT cycle_counter(7) AND NOT cycle_counter(0) AND 
	cycle_counter(3) AND NOT cycle_counter(2) AND NOT cycle_counter(4))
	OR (NOT cycle_counter(7) AND NOT cycle_counter(0) AND 
	NOT cycle_counter(3) AND cycle_counter(2) AND NOT cycle_counter(4))
	OR (NOT cycle_counter(7) AND NOT cycle_counter(3) AND 
	cycle_counter(1) AND NOT cycle_counter(2) AND cycle_counter(4))
	OR (NOT cycle_counter(7) AND NOT cycle_counter(3) AND 
	NOT cycle_counter(1) AND cycle_counter(2) AND cycle_counter(4))
	OR (NOT cycle_counter(7) AND NOT cycle_counter(0) AND 
	cycle_counter(3) AND cycle_counter(1) AND cycle_counter(2) AND 
	cycle_counter(4)));

FTCPE_carrier_acc6: FTCPE port map (carrier_acc(6),'0',clk_in,'0','0','1');

FTCPE_carrier_acc7: FTCPE port map (carrier_acc(7),carrier_acc(6),clk_in,'0','0','1');

FTCPE_carrier_out: FTCPE port map (carrier_out,carrier_out_T,clk_in,'0','0','1');
carrier_out_T <= (carrier_acc(6) AND carrier_acc(7));

FTCPE_counter_14k0: FTCPE port map (counter_14k(0),'0',clk_in,'0','0','1');

FTCPE_counter_14k1: FTCPE port map (counter_14k(1),counter_14k(0),clk_in,'0','0','1');

FTCPE_counter_14k2: FTCPE port map (counter_14k(2),counter_14k_T(2),clk_in,'0','0','1');
counter_14k_T(2) <= (counter_14k(0) AND counter_14k(1));

FTCPE_counter_14k3: FTCPE port map (counter_14k(3),counter_14k_T(3),clk_in,'0','0','1');
counter_14k_T(3) <= (counter_14k(0) AND counter_14k(1) AND counter_14k(2));

FTCPE_counter_14k4: FTCPE port map (counter_14k(4),counter_14k_T(4),clk_in,'0','0','1');
counter_14k_T(4) <= (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3));

FTCPE_counter_14k5: FTCPE port map (counter_14k(5),counter_14k_T(5),clk_in,'0','0','1');
counter_14k_T(5) <= ((counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(5))
	OR (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(6))
	OR (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(7))
	OR (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(8))
	OR (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND NOT counter_14k(9)));

FTCPE_counter_14k6: FTCPE port map (counter_14k(6),counter_14k_T(6),clk_in,'0','0','1');
counter_14k_T(6) <= (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(5));

FTCPE_counter_14k7: FTCPE port map (counter_14k(7),counter_14k_T(7),clk_in,'0','0','1');
counter_14k_T(7) <= (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(5) AND counter_14k(6));

FTCPE_counter_14k8: FTCPE port map (counter_14k(8),counter_14k_T(8),clk_in,'0','0','1');
counter_14k_T(8) <= (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(5) AND counter_14k(6) AND 
	counter_14k(7));

FTCPE_counter_14k9: FTCPE port map (counter_14k(9),counter_14k_T(9),clk_in,'0','0','1');
counter_14k_T(9) <= ((counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND counter_14k(5) AND counter_14k(6) AND 
	counter_14k(7) AND counter_14k(8))
	OR (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND NOT counter_14k(5) AND NOT counter_14k(6) AND 
	NOT counter_14k(7) AND NOT counter_14k(8) AND counter_14k(9)));

FTCPE_cycle_counter0: FTCPE port map (cycle_counter(0),cycle_counter_T(0),clk_in,'0','0','1');
cycle_counter_T(0) <= (counter_14k(0) AND counter_14k(1) AND counter_14k(2) AND 
	counter_14k(3) AND counter_14k(4) AND NOT counter_14k(5) AND NOT counter_14k(6) AND 
	NOT counter_14k(7) AND NOT counter_14k(8) AND counter_14k(9));

FTCPE_cycle_counter1: FTCPE port map (cycle_counter(1),cycle_counter_T(1),clk_in,'0','0','1');
cycle_counter_T(1) <= (cycle_counter(0) AND counter_14k(0) AND 
	counter_14k(1) AND counter_14k(2) AND counter_14k(3) AND counter_14k(4) AND 
	NOT counter_14k(5) AND NOT counter_14k(6) AND NOT counter_14k(7) AND NOT counter_14k(8) AND 
	counter_14k(9));

FTCPE_cycle_counter2: FTCPE port map (cycle_counter(2),cycle_counter_T(2),clk_in,'0','0','1');
cycle_counter_T(2) <= (cycle_counter(0) AND counter_14k(0) AND 
	counter_14k(1) AND counter_14k(2) AND counter_14k(3) AND counter_14k(4) AND 
	NOT counter_14k(5) AND NOT counter_14k(6) AND NOT counter_14k(7) AND NOT counter_14k(8) AND 
	counter_14k(9) AND cycle_counter(1));

FTCPE_cycle_counter3: FTCPE port map (cycle_counter(3),cycle_counter_T(3),clk_in,'0','0','1');
cycle_counter_T(3) <= (cycle_counter(0) AND counter_14k(0) AND 
	counter_14k(1) AND counter_14k(2) AND counter_14k(3) AND counter_14k(4) AND 
	NOT counter_14k(5) AND NOT counter_14k(6) AND NOT counter_14k(7) AND NOT counter_14k(8) AND 
	counter_14k(9) AND cycle_counter(1) AND cycle_counter(2));

FTCPE_cycle_counter4: FTCPE port map (cycle_counter(4),cycle_counter_T(4),clk_in,'0','0','1');
cycle_counter_T(4) <= (cycle_counter(0) AND counter_14k(0) AND 
	counter_14k(1) AND counter_14k(2) AND counter_14k(3) AND counter_14k(4) AND 
	NOT counter_14k(5) AND NOT counter_14k(6) AND NOT counter_14k(7) AND NOT counter_14k(8) AND 
	counter_14k(9) AND cycle_counter(3) AND cycle_counter(1) AND 
	cycle_counter(2));

FTCPE_cycle_counter5: FTCPE port map (cycle_counter(5),cycle_counter_T(5),clk_in,'0','0','1');
cycle_counter_T(5) <= (cycle_counter(0) AND counter_14k(0) AND 
	counter_14k(1) AND counter_14k(2) AND counter_14k(3) AND counter_14k(4) AND 
	NOT counter_14k(5) AND NOT counter_14k(6) AND NOT counter_14k(7) AND NOT counter_14k(8) AND 
	counter_14k(9) AND cycle_counter(3) AND cycle_counter(1) AND 
	cycle_counter(2) AND cycle_counter(4));

FTCPE_cycle_counter6: FTCPE port map (cycle_counter(6),cycle_counter_T(6),clk_in,'0','0','1');
cycle_counter_T(6) <= (cycle_counter(0) AND counter_14k(0) AND 
	counter_14k(1) AND counter_14k(2) AND counter_14k(3) AND counter_14k(4) AND 
	NOT counter_14k(5) AND NOT counter_14k(6) AND NOT counter_14k(7) AND NOT counter_14k(8) AND 
	counter_14k(9) AND cycle_counter(3) AND cycle_counter(1) AND 
	cycle_counter(2) AND cycle_counter(4) AND cycle_counter(5));

FTCPE_cycle_counter7: FTCPE port map (cycle_counter(7),cycle_counter_T(7),clk_in,'0','0','1');
cycle_counter_T(7) <= (cycle_counter(0) AND counter_14k(0) AND 
	counter_14k(1) AND counter_14k(2) AND counter_14k(3) AND counter_14k(4) AND 
	NOT counter_14k(5) AND NOT counter_14k(6) AND NOT counter_14k(7) AND NOT counter_14k(8) AND 
	counter_14k(9) AND cycle_counter(3) AND cycle_counter(1) AND 
	cycle_counter(2) AND cycle_counter(4) AND cycle_counter(5) AND 
	cycle_counter(6));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C32A-6-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C32A-6-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 clk_in                           23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCCIO-UNUSED                  
  5 KPR                              27 KPR                           
  6 KPR                              28 KPR                           
  7 VCCIO-1.8                        29 KPR                           
  8 carrier_out                      30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 bpsk_out                         34 KPR                           
 13 KPR                              35 VCCAUX                        
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 KPR                           
 20 KPR                              42 KPR                           
 21 KPR                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c32a-6-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
