<profile>

<section name = "Vitis HLS Report for 'RNI'" level="0">
<item name = "Date">Mon Mar 18 20:33:26 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">B_RNI_HLS</item>
<item name = "Solution">RNI (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.559 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282">RNI_Pipeline_VITIS_LOOP_29_2, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_inner_layer_fu_295">inner_layer, 6, 132351, 60.000 ns, 1.324 ms, 6, 132351, no</column>
<column name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312">RNI_Pipeline_WEIGHTS_LOOP, 2, 260, 20.000 ns, 2.600 us, 2, 260, no</column>
<column name="grp_RNI_Pipeline_RESET_LOOP_fu_328">RNI_Pipeline_RESET_LOOP, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_23_1">?, ?, 97 ~ 268979, -, -, inf, no</column>
<column name=" + NEURONS_LOOP">64, 4256, 4 ~ 266, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 1, 633, 1141, -</column>
<column name="Memory">1, -, 43, 13, 0</column>
<column name="Multiplexer">-, -, -, 314, -</column>
<column name="Register">-, -, 109, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_RNI_Pipeline_RESET_LOOP_fu_328">RNI_Pipeline_RESET_LOOP, 0, 0, 8, 55, 0</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282">RNI_Pipeline_VITIS_LOOP_29_2, 0, 0, 37, 104, 0</column>
<column name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312">RNI_Pipeline_WEIGHTS_LOOP, 0, 1, 156, 250, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_inner_layer_fu_295">inner_layer, 1, 0, 396, 692, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="NEURONS_MEMBRANE_U">NEURONS_MEMBRANE_RAM_AUTO_1R1W, 0, 8, 5, 0, 40, 8, 1, 320</column>
<column name="NEURONS_STATE_U">NEURONS_STATE_RAM_AUTO_1R1W, 0, 1, 1, 0, 40, 1, 1, 40</column>
<column name="NEURONS_INDEX_U">inner_layer_NEURONS_INDEX_ROM_AUTO_1R, 0, 18, 1, 0, 5, 6, 1, 30</column>
<column name="WEIGHTS_U">inner_layer_Pipeline_WEIGHTS_LOOP_WEIGHTS_ROM_AUTO_1R, 1, 0, 0, 0, 256, 8, 1, 2048</column>
<column name="WEIGHTS_INDEX_U">inner_layer_WEIGHTS_INDEX_ROM_AUTO_1R, 0, 16, 6, 0, 41, 8, 1, 328</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_i_i67_i_fu_397_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln54_fu_377_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln54_fu_371_p2">icmp, 0, 0, 14, 5, 6</column>
<column name="icmp_ln56_fu_428_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln61_fu_443_p2">icmp, 0, 0, 15, 8, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="NEURONS_INDEX_address0">14, 3, 3, 9</column>
<column name="NEURONS_MEMBRANE_address0">20, 4, 6, 24</column>
<column name="NEURONS_MEMBRANE_ce0">14, 3, 1, 3</column>
<column name="NEURONS_MEMBRANE_d0">20, 4, 8, 32</column>
<column name="NEURONS_MEMBRANE_we0">14, 3, 1, 3</column>
<column name="NEURONS_STATE_address0">20, 4, 6, 24</column>
<column name="NEURONS_STATE_ce0">20, 4, 1, 4</column>
<column name="NEURONS_STATE_d0">20, 4, 1, 4</column>
<column name="NEURONS_STATE_we0">20, 4, 1, 4</column>
<column name="WEIGHTS_INDEX_address0">14, 3, 6, 18</column>
<column name="WEIGHTS_address0">14, 3, 8, 24</column>
<column name="WEIGHTS_ce0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="empty_26_reg_273">9, 2, 8, 16</column>
<column name="grp_inner_layer_fu_295_layer_index_val">14, 3, 2, 6</column>
<column name="input_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="neuron_index_reg_262">9, 2, 5, 10</column>
<column name="output_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="NEURONS_INDEX_load_reg_560">6, 0, 6, 0</column>
<column name="NEURONS_MEMBRANE_addr_reg_555">5, 0, 6, 1</column>
<column name="NEURONS_MEMBRANE_load_reg_568">8, 0, 8, 0</column>
<column name="add_ln54_reg_535">5, 0, 5, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="empty_26_reg_273">8, 0, 8, 0</column>
<column name="grp_RNI_Pipeline_RESET_LOOP_fu_328_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_inner_layer_fu_295_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln61_reg_582">1, 0, 1, 0</column>
<column name="input_list_0_01_fu_122">8, 0, 8, 0</column>
<column name="input_list_1_02_fu_126">8, 0, 8, 0</column>
<column name="input_list_2_03_fu_130">8, 0, 8, 0</column>
<column name="input_list_3_04_fu_134">8, 0, 8, 0</column>
<column name="neuron_index_reg_262">5, 0, 5, 0</column>
<column name="trunc_ln25_reg_515">8, 0, 8, 0</column>
<column name="trunc_ln56_reg_574">7, 0, 7, 0</column>
<column name="zext_ln54_reg_540">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, RNI, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, RNI, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, RNI, return value</column>
<column name="input_stream_TDATA">in, 32, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TDEST">in, 6, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TKEEP">in, 4, axis, input_stream_V_keep_V, pointer</column>
<column name="input_stream_TSTRB">in, 4, axis, input_stream_V_strb_V, pointer</column>
<column name="input_stream_TUSER">in, 2, axis, input_stream_V_user_V, pointer</column>
<column name="input_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TID">in, 5, axis, input_stream_V_id_V, pointer</column>
<column name="output_stream_TDATA">out, 32, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TVALID">out, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TREADY">in, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TDEST">out, 6, axis, output_stream_V_dest_V, pointer</column>
<column name="output_stream_TKEEP">out, 4, axis, output_stream_V_keep_V, pointer</column>
<column name="output_stream_TSTRB">out, 4, axis, output_stream_V_strb_V, pointer</column>
<column name="output_stream_TUSER">out, 2, axis, output_stream_V_user_V, pointer</column>
<column name="output_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TID">out, 5, axis, output_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
