Warning (10268): Verilog HDL information at trabalho_pratico2.v(111): always construct contains both blocking and non-blocking assignments File: C:/Users/Micro/Desktop/tp_27_11/FPGA/trabalho_pratico2.v Line: 111
