#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Oct 17 10:46:59 2025
# Process ID         : 7984
# Current directory  : D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/synth_1/design_1_wrapper.vds
# Journal file       : D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/synth_1\vivado.jou
# Running On         : uBpret
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i3-10110U CPU @ 2.10GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 8340 MB
# Swap memory        : 8906 MB
# Total Virtual      : 17246 MB
# Available Virtual  : 3067 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 497.496 ; gain = 210.941
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 522.055 ; gain = 24.559
Command: read_checkpoint -auto_incremental -incremental D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1276.609 ; gain = 492.762
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:94]
WARNING: [Synth 8-8943] 'jtag_axi_v1_2_22_jtag_axi' is not compiled in library 'jtag_axi' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/synth/design_1_jtag_axi_0_0.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/synth/design_1.vhd:49]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/synth/design_1.vhd:441]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 2 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1255' bound to instance 'U0' of component 'axi_gpio' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-226] default block is never used [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:833]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS4' of component 'xpm_cdc_array_single' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:851]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS5' of component 'xpm_cdc_array_single' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:87]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/synth/design_1.vhd:467]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1246]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1284]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1284]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1284]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1284]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1284]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1246]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1544]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1544]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1GOYQYZ' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1786]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00arn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00arn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00awn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00awn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00bn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00bn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00rn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00rn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00wn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00wn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1786]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2028]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2028]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2604]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2604]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01a2s_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01a2s_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2846]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01mmu_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01mmu_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01sic_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01sic_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01tr_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01tr_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2846]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1RW0SI0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3418]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_sawn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_sbn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_srn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1RW0SI0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3418]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_4N4PBE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3660]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arinsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arinsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_aroutsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_aroutsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awinsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awinsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awoutsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awoutsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_binsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_binsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_boutsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_boutsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_1MZRIMQ' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1293]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arni_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arni_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awni_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awni_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_bni_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_bni_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rni_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rni_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_wni_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_wni_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_1MZRIMQ' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1293]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rinsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rinsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_routsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_routsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_winsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_winsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_woutsw_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_woutsw_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_4N4PBE' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3660]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-3491] module 'design_1_jtag_axi_0_0' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/synth/design_1_jtag_axi_0_0.vhd:59' bound to instance 'jtag_axi_0' of component 'design_1_jtag_axi_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/synth/design_1.vhd:566]
INFO: [Synth 8-638] synthesizing module 'design_1_jtag_axi_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/synth/design_1_jtag_axi_0_0.vhd:103]
	Parameter RD_TXN_QUEUE_LENGTH bound to: 1 - type: integer 
	Parameter WR_TXN_QUEUE_LENGTH bound to: 1 - type: integer 
	Parameter M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter FAMILY bound to: zynq - type: string 
	Parameter M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter M_HAS_BURST bound to: 1 - type: integer 
	Parameter PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'jtag_axi_v1_2_22_jtag_axi' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/7557/hdl/jtag_axi_v1_2_syn_rfs.v:2360' bound to instance 'U0' of component 'jtag_axi_v1_2_22_jtag_axi' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/synth/design_1_jtag_axi_0_0.vhd:215]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'design_1_jtag_axi_0_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/synth/design_1_jtag_axi_0_0.vhd:103]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/synth/design_1.vhd:608]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'd:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/synth/design_1.vhd:621]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2325]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2325]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:133572]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:133572]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:330]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/synth/design_1.vhd:49]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:717]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:717]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1266]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rd_reset in module jtag_axi_v1_2_22_read_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_full in module jtag_axi_v1_2_22_read_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rid[0] in module jtag_axi_v1_2_22_read_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wr_reset in module jtag_axi_v1_2_22_write_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_empty in module jtag_axi_v1_2_22_write_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data_valid in module jtag_axi_v1_2_22_write_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_bid[0] in module jtag_axi_v1_2_22_write_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 1836.871 ; gain = 1053.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 1836.871 ; gain = 1053.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 1836.871 ; gain = 1053.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1836.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'design_1_i/jtag_axi_0/U0'
Finished Parsing XDC File [d:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.gen/sources_1/bd/design_1/ip/design_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'design_1_i/jtag_axi_0/U0'
Parsing XDC File [D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 63 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2006.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.686 . Memory (MB): peak = 2006.359 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:56 . Memory (MB): peak = 2006.359 ; gain = 1222.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:56 . Memory (MB): peak = 2006.359 ; gain = 1222.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:57 . Memory (MB): peak = 2006.359 ; gain = 1222.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_15_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_15_decerr_slave__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_22_cmd_decode'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'wr_done_state_reg' in module 'jtag_axi_v1_2_22_jtag_axi_engine'
INFO: [Synth 8-802] inferred FSM for state register 'rd_done_state_reg' in module 'jtag_axi_v1_2_22_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            READ_TX_FIFO |                             0001 |                             0001
             AXI_WR_ADDR |                             0010 |                             0010
             AXI_WR_DATA |                             0100 |                             0100
         AXI_WR_RESPONSE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_22_write_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_22_read_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                             0001 | 00000000000000000000000000000000
               R_PENDING |                             0010 | 00000000000000000000000000000001
                    R_RX |                             0100 | 00000000000000000000000000000010
                    R_TX |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           READ_CMD_FIFO |                               01 |                               01
         AXI_TRANSACTION |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_22_cmd_decode'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                RDQ_IDLE |                              001 |                              001
             RDQ_CMD_CNT |                              010 |                              010
            RDQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_done_state_reg' in module 'jtag_axi_v1_2_22_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                WRQ_IDLE |                              001 |                              001
             WRQ_CMD_CNT |                              010 |                              010
            WRQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'wr_done_state_reg' in module 'jtag_axi_v1_2_22_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                READ_AXI |                             0001 |                             0001
             AXI_RD_ADDR |                             0010 |                             0010
             AXI_RD_DATA |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_22_read_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:36 ; elapsed = 00:02:08 . Memory (MB): peak = 2006.359 ; gain = 1222.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 29    
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 6     
	   3 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     12 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 242   
+---Registers : 
	             2178 Bit    Registers := 8     
	              512 Bit    Registers := 8     
	              160 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 18    
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 73    
	                3 Bit    Registers := 70    
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 529   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 4     
	   2 Input  142 Bit        Muxes := 4     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 24    
	   5 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 14    
	   5 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 20    
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 112   
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 17    
	   5 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 274   
	   4 Input    1 Bit        Muxes := 90    
	   3 Input    1 Bit        Muxes := 30    
	   6 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 41    
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:03:06 . Memory (MB): peak = 2006.359 ; gain = 1222.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                             | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|design_1_i/jtag_axi_0/U0                | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64M x 44   | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:03:15 . Memory (MB): peak = 2006.359 ; gain = 1222.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:20 . Memory (MB): peak = 2063.055 ; gain = 1279.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                             | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|design_1_i/jtag_axi_0/U0                | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64M x 44   | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:03:24 . Memory (MB): peak = 2069.367 ; gain = 1285.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:03:30 . Memory (MB): peak = 2256.180 ; gain = 1472.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:03:30 . Memory (MB): peak = 2256.180 ; gain = 1472.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:31 . Memory (MB): peak = 2256.180 ; gain = 1472.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:31 . Memory (MB): peak = 2256.180 ; gain = 1472.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:03:31 . Memory (MB): peak = 2256.180 ; gain = 1472.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:03:31 . Memory (MB): peak = 2256.180 ; gain = 1472.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|jtag_axi_v1_2_22_jtag_axi | jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |    22|
|4     |LUT1     |   183|
|5     |LUT2     |   347|
|6     |LUT3     |   420|
|7     |LUT4     |   306|
|8     |LUT5     |   325|
|9     |LUT6     |   555|
|10    |MUXF7    |     2|
|11    |PS7      |     1|
|12    |RAM16X1D |     2|
|13    |RAM64M   |    44|
|14    |RAMB18E1 |     1|
|15    |RAMB36E1 |     2|
|16    |SRL16    |     2|
|17    |SRL16E   |     4|
|18    |FDCE     |   141|
|19    |FDRE     |  2682|
|20    |FDSE     |    61|
|21    |IBUF     |     2|
|22    |IOBUF    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:03:31 . Memory (MB): peak = 2256.180 ; gain = 1472.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19173 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:02:53 . Memory (MB): peak = 2256.180 ; gain = 1302.844
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:03:32 . Memory (MB): peak = 2256.180 ; gain = 1472.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 2261.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/jtag_axi_0 UUID: 53e5f1c3-10b9-52d3-bb10-986c3375587a 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2270.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: a90c85e1
INFO: [Common 17-83] Releasing license: Synthesis
273 Infos, 282 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:03 ; elapsed = 00:04:28 . Memory (MB): peak = 2270.203 ; gain = 1719.543
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.589 . Memory (MB): peak = 2270.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/PFE/Zynq_ctrl_SDRAM_V3/Zynq_ctrl_SDRAM_V3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 17 10:53:14 2025...
