============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 28 2025  10:17:43 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin writeback_value_o[14]
          Group: clk_i
     Startpoint: (F) opcode_rb_operand_i[6]
          Clock: (R) clk_i
       Endpoint: (F) writeback_value_o[14]
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    5130            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    5230          100     
                                              
      Output Delay:-     300                  
       Uncertainty:-      50                  
     Required Time:=    4880                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-    4480                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              300             biriscv_multiplier.s_line_30_139_1 
  output_delay             300             biriscv_multiplier.s_line_35_162_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  opcode_rb_operand_i[6]            -       -     F     (arrival)       4 15.1   252     0     400    (-,-) 
  fopt16054/Y                       -       A->Y  R     CLKINVX6        1  4.5    68   125     525    (-,-) 
  mul_125_62_g15685/Y               -       B->Y  F     NOR2X4          1  3.6    78    59     584    (-,-) 
  mul_125_62_g15656/Y               -       B->Y  F     OR2X6           7 21.4   124   192     776    (-,-) 
  mul_125_62_g14604/Y               -       B->Y  R     NOR2X8          7 19.7   144   133     909    (-,-) 
  mul_125_62_g14592/Y               -       A->Y  F     CLKINVX16      27 54.1   130   128    1037    (-,-) 
  mul_125_62_g14389/Y               -       A1->Y R     OAI22X1         1  3.7   234   208    1245    (-,-) 
  mul_125_62_cdnfadd_037_0__8428/CO -       A->CO R     ADDFX1          1  3.7   102   342    1586    (-,-) 
  mul_125_62_cdnfadd_038_4__2883/S  -       B->S  F     ADDFX1          1  3.6   117   370    1956    (-,-) 
  mul_125_62_cdnfadd_038_8__6417/S  -       B->S  R     ADDFX1          1  3.7   105   366    2322    (-,-) 
  mul_125_62_cdnfadd_038_10__2398/S -       CI->S F     ADDFHX1         1  3.7   115   316    2638    (-,-) 
  mul_125_62_cdnfadd_038_11__5107/S -       CI->S R     ADDFHX1         1  4.0   106   332    2969    (-,-) 
  mul_125_62_cdnfadd_038_12__6260/S -       B->S  F     ADDFHX2         2  8.0   140   403    3372    (-,-) 
  mul_125_62_g13740__1666/Y         -       B->Y  R     NOR2X6          3  9.4   106   118    3490    (-,-) 
  mul_125_62_g13637__1666/Y         -       A0->Y F     OAI21X4         2  6.2   138   159    3649    (-,-) 
  mul_125_62_g13611__5107/Y         -       A1->Y R     AOI21X4         1  4.5    94   126    3775    (-,-) 
  mul_125_62_g13588__1617/Y         -       B0->Y F     OAI21X4         2  7.0   152   145    3920    (-,-) 
  mul_125_62_g13587/Y               -       A->Y  R     INVX3           1  4.4    59    98    4018    (-,-) 
  mul_125_62_g13578__5477/Y         -       B->Y  R     CLKAND2X12      7 23.1    65   134    4152    (-,-) 
  mul_125_62_g13576__7410/Y         -       B->Y  F     NOR2X8          2  8.1    54    58    4210    (-,-) 
  mul_125_62_g13562__8246/Y         -       A1->Y R     AOI21X4         1  3.3    81    79    4289    (-,-) 
  mul_125_62_g13539__7482/Y         -       B->Y  F     CLKXOR2X1       1  3.2    97   207    4496    (-,-) 
  g1212__7098/Y                     -       A->Y  F     CLKMX2X6        1 47.9   270   383    4880    (-,-) 
  writeback_value_o[14]             <<<     -     F     (port)          -    -     -     0    4880    (-,-) 
#-----------------------------------------------------------------------------------------------------------

