# started on Tue Jan 14 18:25:53 2025

1802.26	msec	task-clock:u	1802262435	100.00	0.999	CPUs utilized
0		context-switches:u	1802262435	100.00	0.000	/sec
0		cpu-migrations:u	1802262435	100.00	0.000	/sec
33		page-faults:u	1802262435	100.00	18.310	/sec
4318065044		cycles:u	896818907	49.00	2.396	GHz
6469572189		instructions:u	900778480	49.00	1.50	insn per cycle
2151250296		branches:u	903552515	50.00	1.194	G/sec
4659		branch-misses:u	907367567	50.00	0.00	of all branches
77433		L1-dcache-loads:u	907212881	50.00	42.964	K/sec
3894		L1-dcache-load-misses:u	907065231	50.00	5.03	of all L1-dcache accesses
8238		LLC-loads:u	907022325	50.00	4.571	K/sec
959		LLC-load-misses:u	773502583	42.00	11.64	of all LL-cache accesses
4297325397		L1-icache-loads:u	770771405	42.00	2.384	G/sec
101		L1-icache-load-misses:u	766991198	42.00	0.00	of all L1-icache accesses
4		dTLB-loads:u	767075222	42.00	2.219	/sec
9		dTLB-load-misses:u	767202998	42.00	225.00	of all dTLB cache accesses
4290445883		iTLB-loads:u	767296945	42.00	2.381	G/sec
28		iTLB-load-misses:u	767735260	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
