# Pipelined-Processor
A Verilog implementation of a 5-stage scalar pipelined processor
