{"hierarchy":{"top_level":1,"1":{"insts":{"V2":2,"I3":3,"C0":7,"V1":2,"V3":2,"M2":5,"V5":6,"R2":4,"R0":4,"R1":4,"V4":2,"I1":3,"M0":5,"M1":5}}},"modelMap":{"vsource":[6,2],"resistor":[4],"isource":[3],"capacitor":[7],"nel":[5]},"cellviews":[["DAY6","ex2","schematic"],["analogLib","vdc","spectre"],["analogLib","idc","spectre"],["analogLib","res","spectre"],["PRIMLIB","nel","spectre"],["analogLib","vsin","spectre"],["analogLib","cap","spectre"]]}
