C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/hbm_v1_0_5
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  -l hbm_v1_0_5 +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -sv2k12 -work hbm_v1_0_5 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/hbm_v1_0_5/.cxl.systemverilog.hbm_v1_0_5.hbm_v1_0_5.nt64.cmf
