Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Tue Oct 29 17:07:37 2024
| Host              : pedro-ocz240 running 64-bit Ubuntu 24.10
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xcau15p-ffvb676
| Speed File        : -2  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                          Violations  
---------  ----------------  -----------------------------------------------------------------------------------  ----------  
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks  1           
LUTAR-1    Warning           LUT drives async reset alert                                                         7           
TIMING-9   Warning           Unknown CDC Logic                                                                    1           
TIMING-18  Warning           Missing input or output delay                                                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.811        0.000                      0                92441        0.009        0.000                      0                92441        0.000        0.000                       0                 33021  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                  ------------           ----------      --------------
pcirefclk                                                                                                                                                                                                                                                                                                                                                                                                                                              {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 0.100}          0.200           5000.001        
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 0.100}          0.200           5000.001        
    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 1.000}          2.000           500.000         
    GTHE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 1.000}          2.000           500.000         
    GTHE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 1.000}          2.000           500.000         
    GTHE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 1.000}          2.000           500.000         
      axi_aclk                                                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 2.000}          4.000           250.000         
      pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 2.000}          4.000           250.000         
      system_xdma_0_0_pcie4c_ip_gt_top_i_n_31                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 4.000}          8.000           125.000         
  qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                {0.000 5.000}          10.000          100.000         
sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                                 {0.000 2.500}          5.000           200.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                    {0.000 500.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pcirefclk                                                                                                                                                                                                                                                                                                                                                                                                                                                    7.777        0.000                      0                 3678        0.019        0.000                      0                 3678        3.200        0.000                       0                  1776  
    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.710        0.000                       0                     1  
    GTHE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.710        0.000                       0                     1  
    GTHE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.710        0.000                       0                     1  
    GTHE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.710        0.000                       0                     5  
      axi_aclk                                                                                                                                                                                                                                                                                                                                                                                                                                               0.811        0.000                      0                85871        0.009        0.000                      0                85871        0.103        0.000                       0                 29964  
      pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                               1.552        0.000                      0                 2379        0.016        0.000                      0                 2379        0.000        0.000                       0                  1135  
      system_xdma_0_0_pcie4c_ip_gt_top_i_n_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.000        0.000                       0                     1  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.670        0.000                      0                   50        0.064        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.003        0.000                      0                   50        0.044        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.018        0.000                      0                   50        0.066        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.902        0.000                      0                   50        0.050        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                        999.302        0.000                      0                   20        0.050        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pipe_clk      axi_aclk            2.519        0.000                      0                    6        0.127        0.000                      0                    6  
axi_aclk      pipe_clk            2.665        0.000                      0                    3        0.093        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                             From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                             To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                             ----------                                                                                                                                                                                                                                                                                                                                                                                                                                             --------                                                                                                                                                                                                                                                                                                                                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      axi_aclk                                                                                                                                                                                                                                                                                                                                                                                                                                               axi_aclk                                                                                                                                                                                                                                                                                                                                                                                                                                                     2.114        0.000                      0                   68        0.127        0.000                      0                   68  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      pcirefclk                                                                                                                                                                                                                                                                                                                                                                                                                                              pcirefclk                                                                                                                                                                                                                                                                                                                                                                                                                                                    7.803        0.000                      0                  131        0.143        0.000                      0                  131  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                               pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                     3.042        0.000                      0                   13        0.263        0.000                      0                   13  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.245        0.000                      0                   18        0.186        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.430        0.000                      0                   18        0.161        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.406        0.000                      0                   18        0.169        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.237        0.000                      0                   18        0.221        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pcirefclk
  To Clock:  pcirefclk

Setup :            0  Failing Endpoints,  Worst Slack        7.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcirefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcirefclk rise@10.000ns - pcirefclk rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.329ns (15.825%)  route 1.750ns (84.175%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 11.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.619ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.574ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcirefclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.341     0.341 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.114     0.455    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.585 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        1.634     2.219    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X51Y54         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.298 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[24]/Q
                         net (fo=12, routed)          0.231     2.529    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/p_2_in1_in
    SLICE_X50Y54         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     2.626 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk[15]_i_5__2/O
                         net (fo=1, routed)           0.461     3.087    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk[15]_i_5__2_n_0
    SLICE_X51Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.140 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk[15]_i_3__2/O
                         net (fo=2, routed)           0.290     3.430    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[4]_0
    SLICE_X51Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.530 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__2/O
                         net (fo=16, routed)          0.768     4.298    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__2_n_0
    SLICE_X51Y56         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcirefclk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.133    10.133 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.099    10.232    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.346 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        1.446    11.792    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X51Y56         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk_reg[0]/C
                         clock pessimism              0.380    12.171    
                         clock uncertainty           -0.035    12.136    
    SLICE_X51Y56         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    12.075    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/di_msk_reg[0]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  7.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcirefclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcirefclk rise@0.000ns - pcirefclk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.060ns (47.171%)  route 0.067ns (52.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.424ns (routing 0.574ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.619ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcirefclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.133     0.133 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.099     0.232    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.346 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        1.424     1.770    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X52Y33         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.830 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[39]/Q
                         net (fo=3, routed)           0.067     1.897    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[7]
    SLICE_X52Y34         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcirefclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.341     0.341 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.114     0.455    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.585 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        1.612     2.197    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X52Y34         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[7]/C
                         clock pessimism             -0.380     1.816    
    SLICE_X52Y34         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.878    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcirefclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y10  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[1]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[1]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y15  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[2]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[2]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y11  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[3]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y2  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_aclk rise@4.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.934ns (30.612%)  route 2.117ns (69.388%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 6.021 - 4.000 ) 
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.827ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.762ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.965     2.208    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/PHY_CORECLK
    PCIE4CE4_X0Y0        PCIE4CE4                                     r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE4CE4_X0Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_SAXISCCTREADY[0])
                                                      0.637     2.845 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/SAXISCCTREADY[0]
                         net (fo=12, routed)          0.819     3.664    system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc\\.tready
    SLICE_X40Y45         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.763 r  system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_4/O
                         net (fo=14, routed)          0.228     3.992    system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_4_n_0
    SLICE_X37Y45         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.043 r  system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[7]_i_2/O
                         net (fo=4, routed)           0.094     4.136    system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[7]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     4.247 r  system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff[94]_i_3/O
                         net (fo=2, routed)           0.182     4.429    system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff[94]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.465 r  system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff[94]_i_1/O
                         net (fo=63, routed)          0.794     5.259    system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt
    SLICE_X44Y47         FDRE                                         r  system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     4.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.808     6.021    system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X44Y47         FDRE                                         r  system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[55]/C
                         clock pessimism              0.157     6.178    
                         clock uncertainty           -0.046     6.132    
    SLICE_X44Y47         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     6.071    system_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[55]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  0.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.789ns (routing 0.762ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.827ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.789     2.002    system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X44Y73         FDRE                                         r  system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.060 r  system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head_reg[10]/Q
                         net (fo=1, routed)           0.131     2.191    system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_13/DIF0
    SLICE_X44Y72         RAMD32                                       r  system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       2.067     2.310    system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_13/WCLK
    SLICE_X44Y72         RAMD32                                       r  system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_13/RAMF/CLK
                         clock pessimism             -0.207     2.104    
    SLICE_X44Y72         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.182    system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE4CE4/CORECLK    n/a               2.000         4.000       2.000      PCIE4CE4_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.542         2.000       1.458      RAMB36_X2Y22   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.542         2.000       1.458      RAMB36_X2Y22   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
Max Skew          Fast    PCIE4CE4/CORECLK    PCIE4CE4/PIPECLK  0.273         0.170       0.103      PCIE4CE4_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX02PHYSTATUS
                            (rising edge-triggered cell PCIE4CE4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.209ns (8.167%)  route 2.350ns (91.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 5.926 - 4.000 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.817ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.753ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.998     2.241    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/CLK_PCLK2
    SLICE_X50Y48         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.317 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/Q
                         net (fo=5, routed)           0.969     3.286    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]_0
    SLICE_X46Y40         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.419 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/pcie_4_c_e4_inst_i_2/O
                         net (fo=1, routed)           1.381     4.800    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pipe_rx02_phy_status
    PCIE4CE4_X0Y0        PCIE4CE4                                     r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX02PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     4.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.713     5.926    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/CLK
    PCIE4CE4_X0Y0        PCIE4CE4                                     r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
                         clock pessimism              0.156     6.082    
                         clock uncertainty           -0.046     6.036    
    PCIE4CE4_X0Y0        PCIE4CE4 (Setup_PCIE4CE4_PIPECLK_PIPERX02PHYSTATUS)
                                                      0.316     6.352    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/coeff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.391%)  route 0.073ns (55.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.779ns (routing 0.753ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.817ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.779     1.992    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X45Y25         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/coeff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.050 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/coeff_reg[11]/Q
                         net (fo=4, routed)           0.073     2.122    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/coeff_reg_n_0_[11]
    SLICE_X45Y24         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        2.011     2.254    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X45Y24         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]/C
                         clock pessimism             -0.210     2.044    
    SLICE_X45Y24         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.106    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                 Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE4CE4/PIPECLK        n/a               4.000         4.000       0.000      PCIE4CE4_X0Y0       system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    PCIE4CE4/PIPECLK        PCIE4CE4/CORECLK  0.273         0.130       0.143      PCIE4CE4_X0Y0       system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  system_xdma_0_0_pcie4c_ip_gt_top_i_n_31
  To Clock:  system_xdma_0_0_pcie4c_ip_gt_top_i_n_31

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_xdma_0_0_pcie4c_ip_gt_top_i_n_31
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE4CE4/MCAPCLK  n/a            8.000         8.000       0.000      PCIE4CE4_X0Y0  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.231ns (20.165%)  route 0.915ns (79.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.559     0.559    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y9          FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.640 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     0.816    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X49Y9          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.966 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.739     1.705    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X51Y8          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y8          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.005     8.482    
                         clock uncertainty           -0.046     8.435    
    SLICE_X51Y8          FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.374    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  6.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.339%)  route 0.060ns (51.661%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 0.356ns (routing 0.001ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.309     0.309    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y10         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.347 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.053     0.400    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X51Y10         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.418 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.425    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X51Y10         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.356     0.356    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y10         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.041     0.315    
    SLICE_X51Y10         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.361    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X51Y8  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X51Y8  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X51Y8  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.203ns (24.909%)  route 0.612ns (75.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.553     0.553    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y16         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.634 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.189     0.823    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X49Y16         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     0.945 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0/O
                         net (fo=18, routed)          0.423     1.368    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0
    SLICE_X50Y17         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y17         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.002     8.478    
                         clock uncertainty           -0.046     8.432    
    SLICE_X50Y17         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.371    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  7.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.338%)  route 0.058ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.309     0.309    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y16         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.348 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.058     0.405    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X49Y16         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.354     0.354    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y16         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.040     0.315    
    SLICE_X49Y16         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.362    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X50Y17  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X50Y17  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X50Y17  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.017%)  route 0.565ns (70.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.464ns = ( 8.464 - 8.000 ) 
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.464ns (routing 0.001ns, distribution 0.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.546     0.546    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X46Y32         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.627 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     0.833    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X46Y32         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.983 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1/O
                         net (fo=18, routed)          0.360     1.342    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0
    SLICE_X47Y30         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.464     8.464    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y30         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.004     8.468    
                         clock uncertainty           -0.046     8.422    
    SLICE_X47Y30         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.361    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                  7.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.304ns (routing 0.001ns, distribution 0.303ns)
  Clock Net Delay (Destination): 0.350ns (routing 0.001ns, distribution 0.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.304     0.304    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y32         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.342 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.055     0.397    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X47Y32         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.415 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.007     0.422    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__1_n_14
    SLICE_X47Y32         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.350     0.350    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y32         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.040     0.310    
    SLICE_X47Y32         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.356    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X47Y30  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X47Y30  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X47Y30  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.231ns (24.287%)  route 0.720ns (75.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 8.473 - 8.000 ) 
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.558     0.558    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y51         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.637 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     0.854    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X50Y51         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.006 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2/O
                         net (fo=18, routed)          0.503     1.509    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0
    SLICE_X50Y47         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.473     8.473    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y47         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.046     8.519    
                         clock uncertainty           -0.046     8.473    
    SLICE_X50Y47         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     8.412    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                  6.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.312     0.312    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y51         FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.350 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.065     0.415    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X50Y51         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.358     0.358    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y51         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.041     0.318    
    SLICE_X50Y51         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.365    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X50Y46  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X50Y46  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X50Y46  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      999.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.302ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.179ns (32.471%)  route 0.372ns (67.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 1000.459 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.544ns (routing 0.002ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.459ns (routing 0.001ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.544     0.544    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.624 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.169     0.793    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X52Y37         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.892 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.203     1.095    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X52Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000  1000.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.459  1000.459    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.059  1000.517    
                         clock uncertainty           -0.046  1000.471    
    SLICE_X52Y37         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074  1000.397    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.397    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                999.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.348ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.303ns (routing 0.001ns, distribution 0.302ns)
  Clock Net Delay (Destination): 0.348ns (routing 0.001ns, distribution 0.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.303     0.303    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.342 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.025     0.366    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X52Y37         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.399 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     0.405    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__7[2]
    SLICE_X52Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.348     0.348    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism             -0.040     0.309    
    SLICE_X52Y37         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.356    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X52Y37  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X52Y37  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X52Y37  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_aclk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.763ns (58.751%)  route 0.536ns (41.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 5.993 - 4.000 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.817ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.762ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.919     2.162    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/CLK
    PCIE4CE4_X0Y0        PCIE4CE4                                     r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE4CE4_X0Y0        PCIE4CE4 (Prop_PCIE4CE4_PIPECLK_PIPETXRATE[0])
                                                      0.763     2.925 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPETXRATE[0]
                         net (fo=3, routed)           0.536     3.461    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/PHY_RATE[0]
    SLICE_X44Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     4.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.780     5.993    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/CLK
    SLICE_X44Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.008     6.001    
                         clock uncertainty           -0.046     5.955    
    SLICE_X44Y29         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.980    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  2.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.058ns (13.708%)  route 0.365ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.782ns (routing 0.753ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.827ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.782     1.995    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X47Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.053 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=113, routed)         0.365     2.418    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]_0[0]
    SLICE_X43Y32         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.994     2.237    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/PHY_CORECLK
    SLICE_X43Y32         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.008     2.229    
    SLICE_X43Y32         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.291    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.079ns (7.363%)  route 0.994ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 5.981 - 4.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.987ns (routing 0.827ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.753ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.987     2.230    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/CLK
    SLICE_X44Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.309 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=1, routed)           0.994     3.303    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_1[1]
    SLICE_X44Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     4.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.768     5.981    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_chain/CLK_PCLK2
    SLICE_X44Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                         clock pessimism              0.008     5.989    
                         clock uncertainty           -0.046     5.943    
    SLICE_X44Y29         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.968    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.968    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  2.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_user_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff_reg/D
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.061ns (15.885%)  route 0.323ns (84.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.769ns (routing 0.762ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.817ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.769     1.982    system_i/xdma_0/inst/pcie4c_ip_i/inst/user_clk
    SLICE_X42Y30         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_user_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.043 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_user_reg/Q
                         net (fo=1, routed)           0.323     2.366    system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_user
    SLICE_X43Y31         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.976     2.219    system_i/xdma_0/inst/pcie4c_ip_i/inst/pipe_clk
    SLICE_X43Y31         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism             -0.008     2.211    
    SLICE_X43Y31         FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.273    system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg/PRE
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_aclk rise@4.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.079ns (4.901%)  route 1.533ns (95.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 5.891 - 4.000 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.827ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.762ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.957     2.200    system_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X34Y99         FDCE                                         r  system_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.279 f  system_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=24, routed)          1.533     3.812    system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X19Y74         FDPE                                         f  system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     4.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.678     5.891    system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X19Y74         FDPE                                         r  system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg/C
                         clock pessimism              0.147     6.038    
                         clock uncertainty           -0.046     5.992    
    SLICE_X19Y74         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     5.926    system_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg
  -------------------------------------------------------------------
                         required time                          5.926    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  2.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.726%)  route 0.116ns (75.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.129ns (routing 0.496ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.538ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.129     1.275    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/PHY_CORECLK
    SLICE_X42Y29         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.313 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=2, routed)           0.116     1.428    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg_0
    SLICE_X42Y31         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=29965, routed)       1.257     1.424    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/PHY_CORECLK
    SLICE_X42Y31         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/C
                         clock pessimism             -0.103     1.321    
    SLICE_X42Y31         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.301    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcirefclk
  To Clock:  pcirefclk

Setup :            0  Failing Endpoints,  Worst Slack        7.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/CLR
                            (recovery check against rising-edge clock pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcirefclk rise@10.000ns - pcirefclk rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.081ns (3.884%)  route 2.005ns (96.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.478ns (routing 0.619ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.574ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcirefclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.341     0.341 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.114     0.455    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.585 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        1.478     2.063    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X0Y112         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.144 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           2.005     4.148    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/dest_arst
    SLICE_X48Y37         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcirefclk rise edge)
                                                     10.000    10.000 r  
    GTHE4_COMMON_X0Y0                                 0.000    10.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.133    10.133 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.099    10.232    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.346 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        1.423    11.769    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[3]
    SLICE_X48Y37         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/C
                         clock pessimism              0.284    12.052    
                         clock uncertainty           -0.035    12.017    
    SLICE_X48Y37         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.951    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  7.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
                            (removal check against rising-edge clock pcirefclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcirefclk rise@0.000ns - pcirefclk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.038ns (20.748%)  route 0.145ns (79.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      0.923ns (routing 0.382ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.411ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcirefclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.118     0.118 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.074     0.192    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.265 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        0.923     1.187    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X50Y22         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.225 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.145     1.371    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/AS[0]
    SLICE_X52Y21         FDPE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcirefclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pcie_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.243     0.243 r  system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.329    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.411 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O
    X0Y0 (CLOCK_ROOT)    net (fo=1779, routed)        1.039     1.449    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X52Y21         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drp_state_reg[0]/C
                         clock pessimism             -0.202     1.248    
    SLICE_X52Y21         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.228    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/drp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.076ns (10.118%)  route 0.675ns (89.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 0.817ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.753ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.996     2.239    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X47Y37         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.315 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=113, routed)         0.675     2.990    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_phystatus_chain/D[0]_alias
    SLICE_X46Y40         FDPE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     4.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.776     5.989    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_phystatus_chain/CLK_PCLK2
    SLICE_X46Y40         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.156     6.145    
                         clock uncertainty           -0.046     6.099    
    SLICE_X46Y40         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     6.033    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  3.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.039ns (13.604%)  route 0.248ns (86.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.134ns (routing 0.489ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.534ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.134     1.280    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X44Y32         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.248     1.566    system_i/xdma_0/inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk
    SLICE_X43Y31         FDPE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL                0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1135, routed)        1.260     1.427    system_i/xdma_0/inst/pcie4c_ip_i/inst/pipe_clk
    SLICE_X43Y31         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism             -0.104     1.323    
    SLICE_X43Y31         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.303    system_i/xdma_0/inst/pcie4c_ip_i/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.077ns (13.466%)  route 0.495ns (86.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.553     0.553    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y10         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.630 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.495     1.125    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X51Y8          FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y8          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.005     8.482    
                         clock uncertainty           -0.046     8.436    
    SLICE_X51Y8          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.370    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.324%)  route 0.169ns (81.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.356ns (routing 0.001ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.312     0.312    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y10         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.350 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.169     0.519    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X51Y10         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.356     0.356    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y10         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.002     0.354    
    SLICE_X51Y10         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.334    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.077ns (17.801%)  route 0.356ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 8.476 - 8.000 ) 
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.002ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.550     0.550    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X50Y16         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.627 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.356     0.983    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X50Y18         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.476     8.476    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y18         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.049     8.525    
                         clock uncertainty           -0.046     8.478    
    SLICE_X50Y18         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.412    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  7.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.051%)  route 0.127ns (76.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.310     0.310    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X50Y16         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.348 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.127     0.475    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X50Y17         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.360     0.360    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y17         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.027     0.333    
    SLICE_X50Y17         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.313    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.076ns (17.134%)  route 0.368ns (82.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.465ns = ( 8.465 - 8.000 ) 
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.002ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.465ns (routing 0.001ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.550     0.550    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X47Y33         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.626 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.368     0.994    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X47Y30         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.465     8.465    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y30         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.047     8.512    
                         clock uncertainty           -0.046     8.466    
    SLICE_X47Y30         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.400    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  7.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.078%)  route 0.127ns (76.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.350ns (routing 0.001ns, distribution 0.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.307     0.307    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X47Y33         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.345 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.127     0.471    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X47Y32         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.350     0.350    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y32         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.028     0.322    
    SLICE_X47Y32         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.302    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.076ns (13.130%)  route 0.503ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 8.473 - 8.000 ) 
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.002ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.550     0.550    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y54         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.626 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.503     1.129    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X50Y46         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.473     8.473    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y46         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.005     8.478    
                         clock uncertainty           -0.046     8.432    
    SLICE_X50Y46         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.366    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                  7.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.038ns (15.604%)  route 0.206ns (84.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.310     0.310    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y54         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.348 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.206     0.554    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X50Y48         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.354     0.354    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y48         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.001     0.353    
    SLICE_X50Y48         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.333    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.221    





