[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13156, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13189, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13222, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13255, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13288, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13321, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13354, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14748, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14781, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14814, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ODB-0227] LEF file: ./asap7/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: ./asap7/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
-- Before --

Cell type report:                       Count       Area
  Buffer                                   13       0.95
  Inverter                                 40       1.75
  Sequential cell                          35      10.21
  Multi-Input combinational cell          157      18.76
  Total                                   245      31.67
[-430.882, -361.927): ************************************************** (34)
[-361.927, -292.972): * (1)
[-292.972, -224.018): **** (3)
[-224.018, -155.063): *** (2)
[-155.063,  -86.108): *** (2)
[ -86.108,  -17.153): * (1)
[ -17.153,   51.802): *** (2)
[  51.802,  120.756): * (1)
[ 120.756,  189.711): ****** (4)
[ 189.711,  258.666]: **** (3)
Startpoint: dpath/a_lt_b$in1[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath/a_lt_b$in1[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath/a_lt_b$in1[0]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  71.18   71.18 ^ dpath/a_lt_b$in1[0]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  23.62   94.80 v _228_/Y (INVx1_ASAP7_75t_R)
  25.22  120.02 ^ _421_/CON (HAxp5_ASAP7_75t_R)
  26.50  146.52 v _341_/Y (INVx1_ASAP7_75t_R)
  45.61  192.13 ^ _420_/CON (FAx1_ASAP7_75t_R)
  21.71  213.84 v _234_/Y (INVx1_ASAP7_75t_R)
  37.93  251.76 v _235_/Y (OA21x2_ASAP7_75t_R)
  38.67  290.43 v _236_/Y (OA21x2_ASAP7_75t_R)
  36.56  326.99 v _237_/Y (OA21x2_ASAP7_75t_R)
  38.65  365.64 v _238_/Y (OA21x2_ASAP7_75t_R)
  36.56  402.21 v _239_/Y (OA21x2_ASAP7_75t_R)
  38.65  440.86 v _240_/Y (OA21x2_ASAP7_75t_R)
  36.56  477.42 v _241_/Y (OA21x2_ASAP7_75t_R)
  38.65  516.07 v _242_/Y (OA21x2_ASAP7_75t_R)
  36.56  552.64 v _243_/Y (OA21x2_ASAP7_75t_R)
  38.65  591.29 v _244_/Y (OA21x2_ASAP7_75t_R)
  36.56  627.85 v _245_/Y (OA21x2_ASAP7_75t_R)
  38.65  666.50 v _246_/Y (OA21x2_ASAP7_75t_R)
  39.54  706.05 v _247_/Y (OA21x2_ASAP7_75t_R)
  44.66  750.70 ^ _248_/Y (OAI21x1_ASAP7_75t_R)
  59.57  810.27 ^ _280_/Y (OA21x2_ASAP7_75t_R)
  47.28  857.56 ^ _281_/Y (BUFx2_ASAP7_75t_R)
  44.40  901.96 ^ _289_/Y (AO222x2_ASAP7_75t_R)
   0.00  901.96 ^ dpath/a_lt_b$in1[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         901.96   data arrival time

 500.00  500.00   clock core_clock (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ dpath/a_lt_b$in1[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -28.92  471.08   library setup time
         471.08   data required time
---------------------------------------------------------
         471.08   data required time
        -901.96   data arrival time
---------------------------------------------------------
        -430.88   slack (VIOLATED)


wns max -430.88
tns max -15641.01
-- After --

Derived GENLIB library "asap7sc7p5t_AO_RVT_SS_nldm_211120" with 169 gates.
[INFO RMP-0052] Resynthesis: starting simulated annealing
[INFO RMP-0053] Initial temperature: 4.710931e-10, worst slack: -1.0941836e-10
[INFO RMP-0054] Iteration: 10, temperature: 4.2869475e-10, best worst slack: -1.021046e-10
[INFO RMP-0057] Reverting to the best found solution
[INFO RMP-0054] Iteration: 20, temperature: 3.8158543e-10, best worst slack: -1.021046e-10
[INFO RMP-0057] Reverting to the best found solution
[INFO RMP-0054] Iteration: 30, temperature: 3.3447609e-10, best worst slack: -9.598228e-11
[INFO RMP-0054] Iteration: 40, temperature: 2.873668e-10, best worst slack: -9.598228e-11
[INFO RMP-0057] Reverting to the best found solution
[INFO RMP-0054] Iteration: 50, temperature: 2.4025748e-10, best worst slack: 4.297157e-11
[INFO RMP-0057] Reverting to the best found solution
[INFO RMP-0054] Iteration: 60, temperature: 1.9314818e-10, best worst slack: 6.026227e-11
[INFO RMP-0054] Iteration: 70, temperature: 1.4603886e-10, best worst slack: 1.1420273e-10
[INFO RMP-0057] Reverting to the best found solution
[INFO RMP-0054] Iteration: 80, temperature: 9.892955e-11, best worst slack: 1.3698773e-10
[INFO RMP-0054] Iteration: 90, temperature: 5.1820243e-11, best worst slack: 1.448843e-10
[INFO RMP-0057] Reverting to the best found solution
[INFO RMP-0054] Iteration: 100, temperature: 4.710931e-12, best worst slack: 1.448843e-10
[INFO RMP-0055] Resynthesis: End of simulated annealing, applying operations
[INFO RMP-0056] Resynthesis: Applying ABC operations
[-151.354, -114.763): ************************************************** (31)
[-114.763,  -78.172): ***** (3)
[ -78.172,  -41.581): *********** (7)
[ -41.581,   -4.990): ***** (3)
[  -4.990,   31.601): ****** (4)
[  31.601,   68.192):  (0)
[  68.192,  104.783): ***** (3)
[ 104.783,  141.374):  (0)
[ 141.374,  177.965):  (0)
[ 177.965,  214.556]: *** (2)
Cell type report:                       Count       Area
  Inverter                                 86       5.15
  Sequential cell                          35      10.21
  Multi-Input combinational cell          343      26.99
  Total                                   464      42.34
Startpoint: dpath/a_lt_b$in0[12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath/a_lt_b$in1[12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath/a_lt_b$in0[12]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  65.59   65.59 ^ dpath/a_lt_b$in0[12]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  19.55   85.13 v cut_63656/Y (INVx1_ASAP7_75t_R)
 201.36  286.50 v _425_/SN (HAxp5_ASAP7_75t_R)
  27.39  313.89 ^ cut_63538/Y (CKINVDCx10_ASAP7_75t_R)
  18.50  332.38 v cut_63539/Y (NAND2x1p5_ASAP7_75t_R)
  22.56  354.95 ^ cut_63540/Y (INVx1_ASAP7_75t_R)
  17.76  372.70 v cut_63541/Y (NAND2x1p5_ASAP7_75t_R)
  19.90  392.61 ^ cut_63545/Y (NOR2x1p5_ASAP7_75t_R)
  20.99  413.59 v cut_63546/Y (NAND2xp5_ASAP7_75t_R)
  26.93  440.52 ^ cut_63547/Y (NAND2x1_ASAP7_75t_R)
  30.34  470.86 v cut_63572/Y (NOR2x1_ASAP7_75t_R)
  32.86  503.72 ^ cut_63573/Y (NAND2x1p5_ASAP7_75t_R)
  21.20  524.92 v cut_63597/Y (NAND2x1p5_ASAP7_75t_R)
  47.73  572.65 ^ cut_63598/Y (NAND2x2_ASAP7_75t_R)
  23.40  596.05 v cut_63659/Y (NAND2xp33_ASAP7_75t_R)
  25.54  621.59 ^ cut_63660/Y (NAND2xp33_ASAP7_75t_R)
   0.00  621.59 ^ dpath/a_lt_b$in1[12]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         621.59   data arrival time

 500.00  500.00   clock core_clock (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ dpath/a_lt_b$in1[12]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -29.77  470.23   library setup time
         470.23   data required time
---------------------------------------------------------
         470.23   data required time
        -621.59   data arrival time
---------------------------------------------------------
        -151.35   slack (VIOLATED)


wns max -151.35
tns max -5188.85
Repair timing output passed/skipped equivalence test
