Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 16:36:48 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/sigmoid_top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.309        0.000                      0                  576        0.079        0.000                      0                  576        1.858        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.309        0.000                      0                  576        0.079        0.000                      0                  576        1.858        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.404ns (15.546%)  route 2.195ns (84.454%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y156        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg_reg[1]/Q
                         net (fo=8, routed)           1.168     1.928    bd_0_i/hls_inst/inst/in_read_reg_817_pp0_iter1_reg[1]
    SLICE_X20Y155        LUT5 (Prop_lut5_I2_O)        0.047     1.975 r  bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1/O
                         net (fo=7, routed)           0.553     2.528    bd_0_i/hls_inst/inst/m_5_reg_889[0]_i_1_n_0
    SLICE_X19Y154        LUT5 (Prop_lut5_I0_O)        0.134     2.662 r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2_i_1/O
                         net (fo=1, routed)           0.474     3.136    bd_0_i/hls_inst/inst/p_0_in[8]
    SLICE_X18Y150        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y150        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X18Y150        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_910_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  2.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y158        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[10]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_reg[4]
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=396, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y157        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.382    bd_0_i/hls_inst/inst/trunc_ln1352_reg_977_pp0_iter15_reg_reg[10]_srl7
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y62    bd_0_i/hls_inst/inst/mul_ln1246_reg_1007_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y157  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_854_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y157  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_854_pp0_iter4_reg_reg[0]_srl5/CLK



