date mon nov gmt server ncsa content type text html simultaneous multithreading home page simultaneous multithreading project overview people publications overview crucial problem facing today high speed microprocessors maintaining high processor utilization face long instruction memory latencies alleviate problem modern processors issue multiple instructions per cycle e superscalars interleave execution different threads different cycles multithreaded processors ultimately though techniques limited amount parallelism available within single thread single cycle simultaneous multithreading smt technique permits multiple independent threads issue instructions superscalar functional units single cycle smt combines multiple instruction issue features wide superscalar processors latency hiding ability multithreaded architectures smt processor hardware contexts active simultaneously competing cycle available resources dynamic sharing processor resources enables smt exploit thread level instruction level parallelism interchangeably forms parallelism effectively used increase processor utilization studies demonstrated simultaneous multithreading significantly improves processor throughput performance multiprogrammed parallel workloads shown performance gains achieved architecture minimal extensions modern order superscalar processors current future work includes investigations fast synchronization techniques enabled smt also conducting research architectural compiler issues simultaneous multithreading people faculty susan eggers hank levy graduate students jack lo dean tullsen industrial collaborators digital equipment corporation joel emer rebecca l stamm publications converting thread level parallelism instruction level parallelism via simultaneous multithreading abstract postscript j l lo j eggers j emer h m levy r l stamm d m tullsen submitted publication july exploiting choice instruction fetch issue implementable simultaneous multithreading processor abstract postscript d m tullsen j eggers j emer h m levy j l lo r l stamm proceedings rd annual international symposium computer architecture philadelphia pa may compilation issues simultaneous multithreading processor postscript j l lo j eggers h m levy d m tullsen proceedings first suif compiler workshop stanford ca january p simultaneous multithreading maximizing chip parallelism abstract postscript d m tullsen j eggers h m levy proceedings rd annual international symposium computer architecture santa margherita ligure italy june uw students check list research projects still student affairs page page maintained jack lo jlo cs washington edu