<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_synth.v</a>
defines: 
time_elapsed: 0.305s
ram usage: 13636 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_synth.v</a>
module bsg_mem_1r1w_sync_mask_write_bit_synth (
	clk_i,
	reset_i,
	w_v_i,
	w_mask_i,
	w_addr_i,
	w_data_i,
	r_v_i,
	r_addr_i,
	r_data_o
);
	parameter width_p = -1;
	parameter els_p = -1;
	parameter read_write_same_addr_p = 0;
	parameter addr_width_lp = (els_p == 1 ? 1 : $clog2(els_p));
	parameter harden_p = 0;
	parameter disable_collision_warning_p = 1;
	input clk_i;
	input reset_i;
	input w_v_i;
	input [width_p - 1:0] w_mask_i;
	input [addr_width_lp - 1:0] w_addr_i;
	input [width_p - 1:0] w_data_i;
	input r_v_i;
	input [addr_width_lp - 1:0] r_addr_i;
	output wire [width_p - 1:0] r_data_o;
	reg [width_p - 1:0] mem [els_p - 1:0];
	wire unused = reset_i;
	reg [addr_width_lp - 1:0] r_addr_r;
	always @(posedge clk_i) begin
		if (r_v_i)
			r_addr_r &lt;= r_addr_i;
		else
			r_addr_r &lt;= {addr_width_lp {1&#39;sbx}};
		if ((((r_addr_i == w_addr_i) &amp;&amp; w_v_i) &amp;&amp; r_v_i) &amp;&amp; !read_write_same_addr_p) begin
			if (!disable_collision_warning_p)
				$error(&#34;X&#39;ing matched read address %x (%m)&#34;, r_addr_i);
			r_addr_r &lt;= {addr_width_lp {1&#39;sbx}};
		end
	end
	assign r_data_o = mem[r_addr_r];
	genvar i;
	generate
		for (i = 0; i &lt; width_p; i = i + 1) always @(posedge clk_i)
			if (w_v_i &amp;&amp; w_mask_i[i])
				mem[w_addr_i][i] &lt;= w_data_i[i];
	endgenerate
endmodule

</pre>
</body>