INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/sync down counter - 1070/sync down counter - 1070.srcs/sources_1/new/syncDown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFlipFlop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/User/Desktop/1070Anujeet verma/sync down counter - 1070/sync down counter - 1070.srcs/sources_1/new/syncDown.v:27]
INFO: [VRFC 10-311] analyzing module syncDown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/sync down counter - 1070/sync down counter - 1070.srcs/sim_1/new/syncDownTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncDownTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/sync down counter - 1070/sync down counter - 1070.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
