
---
**Date:** 2026-02-26

## Preparation

>[!TODO] HOMEWORK
>- [ ] Chapter 5 - 6 of [[Free Range VHDL.pdf|the book]]

> [!DANGER] EXERCISES
> - [ ] 

---
# Relevant documents
[[Lecture 3.pdf]]
[[Lab 3.pdf]]
[[Assig_1.pdf]]

# Topics
[[Latches]]
[[D- Type Flip-Flop]]
[[Subjects/4. Semester/Programmerbar elektronik/Lectures/Registers|Registers]]

# Notes
![[Pasted image 20260226130753.png]]
We can see that `y` gets updated at the end of the process, but the variable `y_sig` gets updated immediately.
- Variable is the same as a software variable
- Signal is related to hardware.


---
#lecture 