0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/polit/Downloads/06_demo_all_2021/06_demo_all.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/06_demo_all.srcs/sim_1/new/fir_test.vhd,1635485553,vhdl,,,,fir_test,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/clk_prescaler.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,,,clk_prescaler,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/data_processing.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,,,data_processing,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/data_processing_input.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/data_processing.vhd,,,data_processing_input,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/dbg_pwm_out.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,,,dbg_pwm_out,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/fifo_ram.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/data_processing_input.vhd;C:/Users/polit/Downloads/06_demo_all_2021/src/uart/uart.vhd,,,fifo_ram,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,1634791759,vhdl,,,,fpga_top,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/i2c/i2c_master.vhd,1634889309,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/i2c/i2c_wrapper.vhd,,,i2c_master,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/i2c/i2c_wrapper.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,,,i2c_wrapper,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/my_FIR_filter.vhd,1635720393,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/06_demo_all.srcs/sim_1/new/fir_test.vhd,,,my_fir_filter,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/my_filter.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/data_processing.vhd,,,my_filter,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/pipeline.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/my_filter.vhd,,,pipeline,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/pmod_oled/Delay.vhd,1634791759,vhdl,,,,delay,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/pmod_oled/OledInit.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/pmod_oled/PmodOLEDCtrl.vhd,,,oledinit,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/pmod_oled/OledUser.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/pmod_oled/PmodOLEDCtrl.vhd,,,oleduser,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/pmod_oled/PmodOLEDCtrl.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,,,pmodoledctrl,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/pmod_oled/SpiCtrl.vhd,1634791759,vhdl,,,,spictrl,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/spi/spi_controller.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,,,spi_controller,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/spi/spi_master.vhd,1634889311,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/spi/spi_wrapper_1x.vhd,,,spi_master,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/spi/spi_wrapper_1x.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/spi/spi_controller.vhd,,,spi_wrapper_1x,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/uart/uart.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/fpga_top.vhd,,,uart,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/uart/uart_rx.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/uart/uart.vhd,,,uart_rx,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src/uart/uart_tx.vhd,1634791759,vhdl,C:/Users/polit/Downloads/06_demo_all_2021/src/uart/uart.vhd,,,uart_tx,,,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src_ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1634791760,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz,,uvm,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src_ip/mem_oled_char_lib/sim/mem_oled_char_lib.v,1634791826,verilog,,C:/Users/polit/Downloads/06_demo_all_2021/src_ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v,,mem_oled_char_lib,,uvm,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src_ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v,1634791760,verilog,,C:/Users/polit/Downloads/06_demo_all_2021/src_ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,,xadc_wiz_0,,uvm,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src_tb/bfm_i2c_slave.sv,1634791761,systemVerilog,,C:/Users/polit/Downloads/06_demo_all_2021/src_tb/bfm_uart.sv,,bfm_i2c_slave,,uvm,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src_tb/bfm_uart.sv,1634791761,systemVerilog,,C:/Users/polit/Downloads/06_demo_all_2021/src_tb/tb_top.sv,,bfm_uart,,uvm,,,,,,
C:/Users/polit/Downloads/06_demo_all_2021/src_tb/tb_top.sv,1634791761,systemVerilog,,,,tb_top,,uvm,,,,,,
