<stg><name>stream_deconv_1</name>


<trans_list>

<trans id="439" from="1" to="2">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="2" to="4">
<condition id="338">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="2" to="3">
<condition id="340">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="3" to="2">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="4" to="5">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="5" to="38">
<condition id="341">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="5" to="6">
<condition id="374">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="6" to="7">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="7" to="8">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="8" to="9">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="9" to="10">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="10" to="11">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="11" to="12">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="12" to="13">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="13" to="14">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="14" to="15">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="15" to="16">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="16" to="17">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="17" to="18">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="18" to="19">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="19" to="20">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="20" to="21">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="21" to="22">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="22" to="23">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="23" to="24">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="24" to="25">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="25" to="26">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="26" to="27">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="27" to="28">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="28" to="29">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="29" to="30">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="30" to="31">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="31" to="32">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="32" to="33">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="33" to="34">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="34" to="35">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="35" to="36">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="36" to="37">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="37" to="5">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="38" to="39">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="39" to="40">
<condition id="230">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="40" to="42">
<condition id="375">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="40" to="41">
<condition id="377">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="41" to="40">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="42" to="43">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="43" to="44">
<condition id="239">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="43" to="94">
<condition id="299">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="44" to="90">
<condition id="378">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="44" to="45">
<condition id="424">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="45" to="46">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="46" to="47">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="47" to="48">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="48" to="49">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="49" to="50">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="50" to="51">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="51" to="52">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="52" to="53">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="53" to="54">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="54" to="55">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="55" to="56">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="56" to="57">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="57" to="58">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="58" to="59">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="59" to="60">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="60" to="61">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="61" to="62">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="62" to="63">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="63" to="64">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="64" to="65">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="65" to="66">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="66" to="67">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="67" to="68">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="68" to="69">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="69" to="70">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="70" to="71">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="71" to="72">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="72" to="73">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="73" to="74">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="74" to="75">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="75" to="76">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="76" to="77">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="77" to="78">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="78" to="79">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="79" to="80">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="80" to="81">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="81" to="82">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="82" to="83">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="83" to="84">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="84" to="85">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="85" to="86">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="86" to="87">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="87" to="88">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="88" to="89">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="89" to="44">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="90" to="91">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="91" to="93">
<condition id="425">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="91" to="92">
<condition id="427">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="92" to="91">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="93" to="43">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="94" to="127">
<condition id="428">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="94" to="95">
<condition id="461">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="95" to="96">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="96" to="97">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="97" to="98">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="98" to="99">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="99" to="100">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="100" to="101">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="101" to="102">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="102" to="103">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="103" to="104">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="104" to="105">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="105" to="106">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="106" to="107">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="107" to="108">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="108" to="109">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="109" to="110">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="110" to="111">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="111" to="112">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="112" to="113">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="113" to="114">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="114" to="115">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="115" to="116">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="116" to="117">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="117" to="118">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="118" to="119">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="119" to="120">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="120" to="121">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="121" to="122">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="122" to="123">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="123" to="124">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="124" to="125">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="125" to="126">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="126" to="94">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="127" to="39">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %std_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %mean_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %bias_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_o_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  %empty_49 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_i_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  %empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:0  %op_V_read_assign_s = phi i18 [ undef, %0 ], [ %in_buf_9_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="op_V_read_assign_s"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:1  %op_V_read_assign_36 = phi i18 [ undef, %0 ], [ %in_buf_9_V_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="op_V_read_assign_36"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:2  %in_buf_9_V_16 = phi i18 [ undef, %0 ], [ %in_buf_9_V_3, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_16"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:3  %in_buf_9_V_2 = phi i18 [ undef, %0 ], [ %in_buf_9_V_5, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:4  %in_buf_9_V_4 = phi i18 [ undef, %0 ], [ %in_buf_9_V_7, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:5  %in_buf_9_V_6 = phi i18 [ undef, %0 ], [ %in_buf_9_V_9, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_6"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:6  %in_buf_9_V_8 = phi i18 [ undef, %0 ], [ %in_buf_9_V_11, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_8"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:7  %in_buf_9_V_10 = phi i18 [ undef, %0 ], [ %in_buf_9_V_13, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_10"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:8  %in_buf_9_V_12 = phi i18 [ undef, %0 ], [ %in_buf_9_V_18, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_12"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:9  %in_buf_9_V_14 = phi i18 [ undef, %0 ], [ %in_buf_9_V_19, %_ifconv ]

]]></Node>
<StgValue><ssdm name="in_buf_9_V_14"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:10  %p_s = phi i4 [ 0, %0 ], [ %ic_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %exitcond = icmp eq i4 %p_s, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %ic_V = add i4 %p_s, 1

]]></Node>
<StgValue><ssdm name="ic_V"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond, label %.preheader475.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:4  %tmp_V_56 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %stream_i_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_56"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %sel_tmp = icmp eq i4 %p_s, -8

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6  %sel_tmp2 = icmp eq i4 %p_s, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:7  %sel_tmp4 = icmp eq i4 %p_s, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:8  %sel_tmp6 = icmp eq i4 %p_s, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:9  %sel_tmp8 = icmp eq i4 %p_s, 4

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:10  %sel_tmp1 = icmp eq i4 %p_s, 3

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %sel_tmp3 = icmp eq i4 %p_s, 2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %sel_tmp5 = icmp eq i4 %p_s, 1

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:13  %sel_tmp7 = icmp eq i4 %p_s, 0

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %or_cond = or i1 %sel_tmp7, %sel_tmp5

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond1 = or i1 %sel_tmp3, %sel_tmp1

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_cond2 = or i1 %sel_tmp8, %sel_tmp6

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %or_cond3 = or i1 %sel_tmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:18  %newSel = select i1 %sel_tmp, i18 %op_V_read_assign_s, i18 %tmp_V_56

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond4 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %or_cond5 = or i1 %or_cond2, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %or_cond6 = or i1 %or_cond4, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:22  %in_buf_9_V = select i1 %or_cond6, i18 %op_V_read_assign_s, i18 %newSel

]]></Node>
<StgValue><ssdm name="in_buf_9_V"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:23  %newSel2 = select i1 %sel_tmp, i18 %tmp_V_56, i18 %op_V_read_assign_36

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:24  %in_buf_9_V_1 = select i1 %or_cond6, i18 %op_V_read_assign_36, i18 %newSel2

]]></Node>
<StgValue><ssdm name="in_buf_9_V_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:25  %newSel4 = select i1 %sel_tmp4, i18 %in_buf_9_V_16, i18 %tmp_V_56

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:26  %newSel5 = select i1 %or_cond2, i18 %in_buf_9_V_16, i18 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:27  %newSel6 = select i1 %or_cond4, i18 %in_buf_9_V_16, i18 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:28  %in_buf_9_V_3 = select i1 %or_cond6, i18 %newSel6, i18 %in_buf_9_V_16

]]></Node>
<StgValue><ssdm name="in_buf_9_V_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:29  %newSel8 = select i1 %sel_tmp4, i18 %tmp_V_56, i18 %in_buf_9_V_2

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:30  %newSel9 = select i1 %or_cond2, i18 %in_buf_9_V_2, i18 %newSel8

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:31  %in_buf_9_V_5 = select i1 %or_cond4, i18 %in_buf_9_V_2, i18 %newSel9

]]></Node>
<StgValue><ssdm name="in_buf_9_V_5"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:32  %newSel1 = select i1 %sel_tmp8, i18 %in_buf_9_V_4, i18 %tmp_V_56

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:33  %newSel3 = select i1 %or_cond2, i18 %newSel1, i18 %in_buf_9_V_4

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:34  %in_buf_9_V_7 = select i1 %or_cond4, i18 %in_buf_9_V_4, i18 %newSel3

]]></Node>
<StgValue><ssdm name="in_buf_9_V_7"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:35  %newSel7 = select i1 %sel_tmp8, i18 %tmp_V_56, i18 %in_buf_9_V_6

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:36  %in_buf_9_V_9 = select i1 %or_cond4, i18 %in_buf_9_V_6, i18 %newSel7

]]></Node>
<StgValue><ssdm name="in_buf_9_V_9"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:37  %newSel10 = select i1 %sel_tmp3, i18 %in_buf_9_V_8, i18 %tmp_V_56

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:38  %newSel11 = select i1 %or_cond, i18 %in_buf_9_V_8, i18 %newSel10

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:39  %in_buf_9_V_11 = select i1 %or_cond4, i18 %newSel11, i18 %in_buf_9_V_8

]]></Node>
<StgValue><ssdm name="in_buf_9_V_11"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:40  %newSel12 = select i1 %sel_tmp3, i18 %tmp_V_56, i18 %in_buf_9_V_10

]]></Node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:41  %in_buf_9_V_13 = select i1 %or_cond, i18 %in_buf_9_V_10, i18 %newSel12

]]></Node>
<StgValue><ssdm name="in_buf_9_V_13"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:42  %in_buf_9_V_17 = select i1 %sel_tmp5, i18 %tmp_V_56, i18 %in_buf_9_V_12

]]></Node>
<StgValue><ssdm name="in_buf_9_V_17"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:43  %in_buf_9_V_18 = select i1 %sel_tmp7, i18 %in_buf_9_V_12, i18 %in_buf_9_V_17

]]></Node>
<StgValue><ssdm name="in_buf_9_V_18"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:44  %in_buf_9_V_19 = select i1 %sel_tmp7, i18 %tmp_V_56, i18 %in_buf_9_V_14

]]></Node>
<StgValue><ssdm name="in_buf_9_V_19"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:45  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:46  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader475.preheader:0  br label %.preheader475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader475:0  %p_1 = phi i4 [ %ow_V, %2 ], [ 0, %.preheader475.preheader ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader475:1  %exitcond1 = icmp eq i4 %p_1, -7

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader475:2  %ow_V = add i4 %p_1, 1

]]></Node>
<StgValue><ssdm name="ow_V"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader475:3  br i1 %exitcond1, label %.preheader474.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="201" st_id="6" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="202" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="203" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="204" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="205" st_id="10" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="206" st_id="11" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="207" st_id="12" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="208" st_id="13" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="209" st_id="14" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="210" st_id="15" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="212" st_id="17" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="213" st_id="18" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="214" st_id="19" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="215" st_id="20" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="216" st_id="21" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="217" st_id="22" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="218" st_id="23" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="219" st_id="24" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:21  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="220" st_id="25" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:22  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="221" st_id="26" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="222" st_id="27" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="223" st_id="28" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="224" st_id="29" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:26  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="225" st_id="30" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:27  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="226" st_id="31" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:28  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="227" st_id="32" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="228" st_id="33" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="229" st_id="34" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="230" st_id="35" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:32  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="231" st_id="36" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:33  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="232" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="233" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="234" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="37" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:34  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %.preheader475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="238" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:0  %tmp_i_cast = sext i18 %in_buf_9_V_14 to i30

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="239" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:1  %tmp_i11_cast = sext i18 %in_buf_9_V_12 to i30

]]></Node>
<StgValue><ssdm name="tmp_i11_cast"/></StgValue>
</operation>

<operation id="240" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:2  %tmp_i16_cast = sext i18 %in_buf_9_V_10 to i30

]]></Node>
<StgValue><ssdm name="tmp_i16_cast"/></StgValue>
</operation>

<operation id="241" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:3  %tmp_i21_cast = sext i18 %in_buf_9_V_8 to i30

]]></Node>
<StgValue><ssdm name="tmp_i21_cast"/></StgValue>
</operation>

<operation id="242" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:4  %tmp_i26_cast = sext i18 %in_buf_9_V_6 to i30

]]></Node>
<StgValue><ssdm name="tmp_i26_cast"/></StgValue>
</operation>

<operation id="243" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:5  %tmp_i31_cast = sext i18 %in_buf_9_V_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_i31_cast"/></StgValue>
</operation>

<operation id="244" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:6  %tmp_i36_cast = sext i18 %in_buf_9_V_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_i36_cast"/></StgValue>
</operation>

<operation id="245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:7  %tmp_i41_cast = sext i18 %in_buf_9_V_16 to i30

]]></Node>
<StgValue><ssdm name="tmp_i41_cast"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:8  %tmp_i46_cast = sext i18 %op_V_read_assign_36 to i30

]]></Node>
<StgValue><ssdm name="tmp_i46_cast"/></StgValue>
</operation>

<operation id="247" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="18">
<![CDATA[
.preheader474.preheader:9  %tmp_i51_cast = sext i18 %op_V_read_assign_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i51_cast"/></StgValue>
</operation>

<operation id="248" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.preheader474.preheader:10  br label %.preheader474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="249" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader474:0  %p_2 = phi i3 [ %oh_V, %12 ], [ 0, %.preheader474.preheader ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="250" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader474:1  %exitcond2 = icmp eq i3 %p_2, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="251" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader474:2  %oh_V = add i3 %p_2, 1

]]></Node>
<StgValue><ssdm name="oh_V"/></StgValue>
</operation>

<operation id="252" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader474:3  br i1 %exitcond2, label %13, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="254" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="256" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="258" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_3 = phi i6 [ 0, %3 ], [ %oc_V, %5 ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="259" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond3 = icmp eq i6 %p_3, -32

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="260" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %oc_V = add i6 %p_3, 1

]]></Node>
<StgValue><ssdm name="oc_V"/></StgValue>
</operation>

<operation id="261" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond3, label %.preheader473.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="264" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="41" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="267" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="268" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader473.preheader:0  br label %.preheader473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="269" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader473:0  %p_4 = phi i3 [ %ow_V_4, %10 ], [ 0, %.preheader473.preheader ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="270" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader473:1  %exitcond4 = icmp eq i3 %p_4, -4

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader473:2  %ow_V_4 = add i3 %p_4, 1

]]></Node>
<StgValue><ssdm name="ow_V_4"/></StgValue>
</operation>

<operation id="272" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader473:3  br i1 %exitcond4, label %.preheader.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="276" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="278" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_6 = phi i6 [ 0, %6 ], [ %oc_V_5, %8 ]

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="279" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond6 = icmp eq i6 %p_6, -32

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="280" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %oc_V_5 = add i6 %p_6, 1

]]></Node>
<StgValue><ssdm name="oc_V_5"/></StgValue>
</operation>

<operation id="281" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond6, label %.preheader472.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="282" st_id="45" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %tmp_V = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %bias_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5  %tmp_V_42 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="284" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="18">
<![CDATA[
:6  %tmp_i_cast_60 = sext i18 %tmp_V_42 to i30

]]></Node>
<StgValue><ssdm name="tmp_i_cast_60"/></StgValue>
</operation>

<operation id="285" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:7  %c_V = mul i30 %tmp_i_cast_60, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %agg_result_V_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:55  %tmp_V_53 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %mean_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_53"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:57  %tmp_V_54 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %std_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_54"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="289" st_id="46" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:9  %tmp_V_43 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="30" op_0_bw="18">
<![CDATA[
:10  %tmp_i12_cast = sext i18 %tmp_V_43 to i30

]]></Node>
<StgValue><ssdm name="tmp_i12_cast"/></StgValue>
</operation>

<operation id="291" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:11  %c_V_67 = mul i30 %tmp_i12_cast, %tmp_i11_cast

]]></Node>
<StgValue><ssdm name="c_V_67"/></StgValue>
</operation>

<operation id="292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %agg_result_V_i1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_67, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="293" st_id="47" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:13  %tmp_V_44 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_44"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="18">
<![CDATA[
:14  %tmp_i17_cast = sext i18 %tmp_V_44 to i30

]]></Node>
<StgValue><ssdm name="tmp_i17_cast"/></StgValue>
</operation>

<operation id="295" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %c_V_68 = mul i30 %tmp_i17_cast, %tmp_i16_cast

]]></Node>
<StgValue><ssdm name="c_V_68"/></StgValue>
</operation>

<operation id="296" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %agg_result_V_i2 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_68, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i2"/></StgValue>
</operation>

<operation id="297" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:49  %tmp107 = add i18 %agg_result_V_i, %agg_result_V_i1

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="298" st_id="48" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_V_45 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_45"/></StgValue>
</operation>

<operation id="299" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="30" op_0_bw="18">
<![CDATA[
:18  %tmp_i22_cast = sext i18 %tmp_V_45 to i30

]]></Node>
<StgValue><ssdm name="tmp_i22_cast"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:19  %c_V_69 = mul i30 %tmp_i22_cast, %tmp_i21_cast

]]></Node>
<StgValue><ssdm name="c_V_69"/></StgValue>
</operation>

<operation id="301" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %agg_result_V_i3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_69, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="302" st_id="49" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:21  %tmp_V_46 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_46"/></StgValue>
</operation>

<operation id="303" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="30" op_0_bw="18">
<![CDATA[
:22  %tmp_i27_cast = sext i18 %tmp_V_46 to i30

]]></Node>
<StgValue><ssdm name="tmp_i27_cast"/></StgValue>
</operation>

<operation id="304" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:23  %c_V_70 = mul i30 %tmp_i27_cast, %tmp_i26_cast

]]></Node>
<StgValue><ssdm name="c_V_70"/></StgValue>
</operation>

<operation id="305" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %agg_result_V_i4 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_70, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="306" st_id="50" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:25  %tmp_V_47 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_47"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="18">
<![CDATA[
:26  %tmp_i32_cast = sext i18 %tmp_V_47 to i30

]]></Node>
<StgValue><ssdm name="tmp_i32_cast"/></StgValue>
</operation>

<operation id="308" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:27  %c_V_71 = mul i30 %tmp_i32_cast, %tmp_i31_cast

]]></Node>
<StgValue><ssdm name="c_V_71"/></StgValue>
</operation>

<operation id="309" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %agg_result_V_i5 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_71, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="310" st_id="51" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:29  %tmp_V_48 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_48"/></StgValue>
</operation>

<operation id="311" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="30" op_0_bw="18">
<![CDATA[
:30  %tmp_i37_cast = sext i18 %tmp_V_48 to i30

]]></Node>
<StgValue><ssdm name="tmp_i37_cast"/></StgValue>
</operation>

<operation id="312" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %c_V_72 = mul i30 %tmp_i37_cast, %tmp_i36_cast

]]></Node>
<StgValue><ssdm name="c_V_72"/></StgValue>
</operation>

<operation id="313" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %agg_result_V_i6 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_72, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="314" st_id="52" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:33  %tmp_V_49 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_49"/></StgValue>
</operation>

<operation id="315" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="18">
<![CDATA[
:34  %tmp_i42_cast = sext i18 %tmp_V_49 to i30

]]></Node>
<StgValue><ssdm name="tmp_i42_cast"/></StgValue>
</operation>

<operation id="316" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:35  %c_V_73 = mul i30 %tmp_i42_cast, %tmp_i41_cast

]]></Node>
<StgValue><ssdm name="c_V_73"/></StgValue>
</operation>

<operation id="317" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %agg_result_V_i7 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_73, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="318" st_id="53" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:37  %tmp_V_50 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_50"/></StgValue>
</operation>

<operation id="319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="18">
<![CDATA[
:38  %tmp_i47_cast = sext i18 %tmp_V_50 to i30

]]></Node>
<StgValue><ssdm name="tmp_i47_cast"/></StgValue>
</operation>

<operation id="320" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:39  %c_V_74 = mul i30 %tmp_i47_cast, %tmp_i46_cast

]]></Node>
<StgValue><ssdm name="c_V_74"/></StgValue>
</operation>

<operation id="321" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %agg_result_V_i8 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_74, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i8"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="322" st_id="54" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:41  %tmp_V_51 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_51"/></StgValue>
</operation>

<operation id="323" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="18">
<![CDATA[
:42  %tmp_i52_cast = sext i18 %tmp_V_51 to i30

]]></Node>
<StgValue><ssdm name="tmp_i52_cast"/></StgValue>
</operation>

<operation id="324" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:43  %c_V_75 = mul i30 %tmp_i52_cast, %tmp_i51_cast

]]></Node>
<StgValue><ssdm name="c_V_75"/></StgValue>
</operation>

<operation id="325" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %agg_result_V_i9 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_75, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i9"/></StgValue>
</operation>

<operation id="326" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:45  %tmp103 = add i18 %tmp_V, %agg_result_V_i7

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="327" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:46  %tmp104 = add i18 %agg_result_V_i6, %agg_result_V_i5

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="328" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:47  %tmp105 = add i18 %tmp104, %agg_result_V_i8

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="329" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:48  %tmp106 = add i18 %tmp105, %tmp103

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="330" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:50  %tmp108 = add i18 %tmp107, %agg_result_V_i4

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="331" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:51  %tmp109 = add i18 %agg_result_V_i2, %agg_result_V_i9

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="332" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:52  %tmp110 = add i18 %tmp109, %agg_result_V_i3

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="333" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:53  %tmp111 = add i18 %tmp110, %tmp108

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="334" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:54  %tmp_V_52 = add i18 %tmp111, %tmp106

]]></Node>
<StgValue><ssdm name="tmp_V_52"/></StgValue>
</operation>

<operation id="335" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:56  %op_V_read_assign_37 = sub i18 %tmp_V_52, %tmp_V_53

]]></Node>
<StgValue><ssdm name="op_V_read_assign_37"/></StgValue>
</operation>

<operation id="336" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="30" op_1_bw="18" op_2_bw="12">
<![CDATA[
:58  %r_V_i = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %op_V_read_assign_37, i12 0)

]]></Node>
<StgValue><ssdm name="r_V_i"/></StgValue>
</operation>

<operation id="337" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="18">
<![CDATA[
:59  %tmp_tr_i_cast = sext i18 %tmp_V_54 to i30

]]></Node>
<StgValue><ssdm name="tmp_tr_i_cast"/></StgValue>
</operation>

<operation id="338" st_id="56" stage="34" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="339" st_id="57" stage="33" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="340" st_id="58" stage="32" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="341" st_id="59" stage="31" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="342" st_id="60" stage="30" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="343" st_id="61" stage="29" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="344" st_id="62" stage="28" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="345" st_id="63" stage="27" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="346" st_id="64" stage="26" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="347" st_id="65" stage="25" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="348" st_id="66" stage="24" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="349" st_id="67" stage="23" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="350" st_id="68" stage="22" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="351" st_id="69" stage="21" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="352" st_id="70" stage="20" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="353" st_id="71" stage="19" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="354" st_id="72" stage="18" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="355" st_id="73" stage="17" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="356" st_id="74" stage="16" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="357" st_id="75" stage="15" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="358" st_id="76" stage="14" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="359" st_id="77" stage="13" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="360" st_id="78" stage="12" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="361" st_id="79" stage="11" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="362" st_id="80" stage="10" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="363" st_id="81" stage="9" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="364" st_id="82" stage="8" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="365" st_id="83" stage="7" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="366" st_id="84" stage="6" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="367" st_id="85" stage="5" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="368" st_id="86" stage="4" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="369" st_id="87" stage="3" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="370" st_id="88" stage="2" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="371" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="372" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="374" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="89" stage="1" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:60  %tmp_2340_i = sdiv i30 %r_V_i, %tmp_tr_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2340_i"/></StgValue>
</operation>

<operation id="376" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="30">
<![CDATA[
:61  %tmp_211 = trunc i30 %tmp_2340_i to i17

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="377" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
:62  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %tmp_2340_i, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="378" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
:63  %tmp_V_55 = select i1 %tmp_212, i17 0, i17 %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_V_55"/></StgValue>
</operation>

<operation id="379" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="17">
<![CDATA[
:64  %tmp_V_2 = zext i17 %tmp_V_55 to i18

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="380" st_id="89" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:65  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 %tmp_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:66  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="382" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:67  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="383" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.preheader472.preheader:0  br label %.preheader472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="384" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader472:0  %p_7 = phi i6 [ %oc_V_6, %9 ], [ 0, %.preheader472.preheader ]

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="385" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader472:1  %exitcond7 = icmp eq i6 %p_7, -32

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="386" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader472:2  %oc_V_6 = add i6 %p_7, 1

]]></Node>
<StgValue><ssdm name="oc_V_6"/></StgValue>
</operation>

<operation id="387" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader472:3  br i1 %exitcond7, label %10, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="388" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="389" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="390" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="92" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="393" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="394" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="395" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="396" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %p_5 = phi i4 [ %ow_V_3, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="397" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond5 = icmp eq i4 %p_5, -7

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="398" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %ow_V_3 = add i4 %p_5, 1

]]></Node>
<StgValue><ssdm name="ow_V_3"/></StgValue>
</operation>

<operation id="399" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond5, label %12, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="400" st_id="95" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="401" st_id="96" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="402" st_id="97" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="403" st_id="98" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="404" st_id="99" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="405" st_id="100" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="406" st_id="101" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="407" st_id="102" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="408" st_id="103" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="409" st_id="104" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="410" st_id="105" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="411" st_id="106" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="412" st_id="107" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="413" st_id="108" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="414" st_id="109" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="415" st_id="110" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="416" st_id="111" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="417" st_id="112" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="418" st_id="113" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:21  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="419" st_id="114" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:22  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="420" st_id="115" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="421" st_id="116" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="422" st_id="117" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="423" st_id="118" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:26  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="424" st_id="119" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:27  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="425" st_id="120" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:28  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="426" st_id="121" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="427" st_id="122" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="428" st_id="123" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="429" st_id="124" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:32  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="430" st_id="125" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:33  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="431" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="432" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="433" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="126" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:34  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_0_V_V, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="436" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="437" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="438" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
