// Seed: 3878229726
module module_0;
  uwire id_1, id_2;
  assign id_2 = 1;
  integer id_3 (
      .id_0 (),
      .id_1 (1'h0),
      .id_2 (1'h0),
      .id_3 (1),
      .id_4 (""),
      .id_5 (1),
      .id_6 (id_2 == 1),
      .id_7 (1),
      .id_8 (id_2),
      .id_9 (),
      .id_10(1)
  );
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    output tri0 id_2
);
  logic [7:0] id_4;
  assign id_4[1 : 1] = id_0;
  assign id_2 = 1;
  module_0();
endmodule
