

================================================================
== Vivado HLS Report for 'diff_sq_acc'
================================================================
* Date:           Thu Dec 10 21:03:26 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_diffSqAcc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.127 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15| 75.000 ns | 75.000 ns |   15|   15|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       13|       13|         5|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     141|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     177|    179|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+----+----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------------+----------------------------+---------+-------+----+----+-----+
    |diff_sq_acc_AXILiteS_s_axi_U  |diff_sq_acc_AXILiteS_s_axi  |        0|      0|  36|  40|    0|
    +------------------------------+----------------------------+---------+-------+----+----+-----+
    |Total                         |                            |        0|      0|  36|  40|    0|
    +------------------------------+----------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |diff_sq_acc_mac_mbkb_U1  |diff_sq_acc_mac_mbkb  | i0 * i0 + i1 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_108_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_fu_126_p2            |     -    |      0|  0|  24|          17|          17|
    |icmp_ln38_fu_102_p2      |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  50|          28|          25|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_0_reg_79               |   9|          2|    4|          8|
    |val_assign_reg_90        |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   39|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_V_load_reg_168         |  16|   0|   16|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |b_V_load_reg_173         |  16|   0|   16|          0|
    |i_0_reg_79               |   4|   0|    4|          0|
    |icmp_ln38_reg_149        |   1|   0|    1|          0|
    |val_assign_reg_90        |  32|   0|   32|          0|
    |icmp_ln38_reg_149        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 141|  32|   78|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  diff_sq_acc | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  diff_sq_acc | return value |
|interrupt               | out |    1| ap_ctrl_hs |  diff_sq_acc | return value |
|a_V_address0            | out |    4|  ap_memory |      a_V     |     array    |
|a_V_ce0                 | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q0                  |  in |   16|  ap_memory |      a_V     |     array    |
|b_V_address0            | out |    4|  ap_memory |      b_V     |     array    |
|b_V_ce0                 | out |    1|  ap_memory |      b_V     |     array    |
|b_V_q0                  |  in |   16|  ap_memory |      b_V     |     array    |
|dout_V                  | out |   64|   ap_vld   |    dout_V    |    pointer   |
|dout_V_ap_vld           | out |    1|   ap_vld   |    dout_V    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

