xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_ov7670_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ov7670_controller_0_0_1/sim/design_1_ov7670_controller_0_0.vhd,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_cntl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cntl_0_0_1/sim/design_1_cntl_0_0.vhd,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_ovo_7670_caputre_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ovo_7670_caputre_0_0_1/sim/design_1_ovo_7670_caputre_0_0.vhd,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_vga_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_0_0_1/sim/design_1_vga_0_0.vhd,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.v,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
