--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf atlys.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock unbuf_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rstb        |    8.415(R)|      SLOW  |   -2.252(R)|      FAST  |tft_clk_buf       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock unbuf_clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
tft_backlight|        12.716(R)|      SLOW  |         4.720(R)|      FAST  |tft_clk_buf       |   0.000|
tft_blue<5>  |        11.501(R)|      SLOW  |         3.966(R)|      FAST  |tft_clk_buf       |   0.000|
tft_blue<6>  |        11.207(R)|      SLOW  |         3.839(R)|      FAST  |tft_clk_buf       |   0.000|
tft_blue<7>  |        11.347(R)|      SLOW  |         3.893(R)|      FAST  |tft_clk_buf       |   0.000|
tft_clk      |         5.489(R)|      SLOW  |         2.008(R)|      FAST  |tft_clk_buf       |   0.000|
             |         5.427(R)|      SLOW  |         1.942(R)|      FAST  |tft_clk_buf_n     |   0.000|
tft_display  |         5.432(R)|      SLOW  |         1.946(R)|      FAST  |tft_clk_buf       |   0.000|
tft_green<5> |        11.155(R)|      SLOW  |         3.769(R)|      FAST  |tft_clk_buf       |   0.000|
tft_green<6> |        11.310(R)|      SLOW  |         3.848(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<5>   |        12.169(R)|      SLOW  |         4.440(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<6>   |        11.731(R)|      SLOW  |         4.199(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<7>   |        11.929(R)|      SLOW  |         4.321(R)|      FAST  |tft_clk_buf       |   0.000|
tft_vdd      |         5.380(R)|      SLOW  |         1.894(R)|      FAST  |tft_clk_buf       |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock unbuf_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
unbuf_clk      |    3.994|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |tft_backlight  |   19.107|
switch<1>      |tft_backlight  |   20.072|
switch<2>      |tft_backlight  |   19.745|
switch<3>      |tft_backlight  |   17.511|
switch<4>      |tft_backlight  |   16.183|
switch<5>      |tft_backlight  |   17.528|
switch<6>      |tft_backlight  |   14.373|
switch<7>      |tft_backlight  |   15.694|
unbuf_clk      |cclk           |    6.254|
---------------+---------------+---------+


Analysis completed Fri Oct 31 15:41:55 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



