{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466617645418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466617645435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 14:47:24 2016 " "Processing started: Wed Jun 22 14:47:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466617645435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466617645435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prime_factorization -c prime_factorization " "Command: quartus_map --read_settings_files=on --write_settings_files=off prime_factorization -c prime_factorization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466617645436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466617646113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fatorador_top " "Found entity 1: fatorador_top" {  } { { "../fatorador_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617646297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617646297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617646301 ""} { "Info" "ISGN_ENTITY_NAME" "2 fatorador_engine " "Found entity 2: fatorador_engine" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617646301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617646301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617646303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617646303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../hex_to_7seg.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617646305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617646305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fatorador_top " "Elaborating entity \"fatorador_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466617646450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fatorador_engine fatorador_engine:fatorador_engine_00 " "Elaborating entity \"fatorador_engine\" for hierarchy \"fatorador_engine:fatorador_engine_00\"" {  } { { "../fatorador_top.v" "fatorador_engine_00" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617646463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fatorador_engine.v(59) " "Verilog HDL assignment warning at fatorador_engine.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466617646470 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_mod fatorador_engine.v(72) " "Verilog HDL Always Construct warning at fatorador_engine.v(72): variable \"i_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646471 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(73) " "Verilog HDL Always Construct warning at fatorador_engine.v(73): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646471 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(74) " "Verilog HDL Always Construct warning at fatorador_engine.v(74): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646472 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(75) " "Verilog HDL Always Construct warning at fatorador_engine.v(75): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646472 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(75) " "Verilog HDL Always Construct warning at fatorador_engine.v(75): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646473 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(76) " "Verilog HDL Always Construct warning at fatorador_engine.v(76): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646473 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(76) " "Verilog HDL Always Construct warning at fatorador_engine.v(76): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646473 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(77) " "Verilog HDL Always Construct warning at fatorador_engine.v(77): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646474 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fatorador_engine.v(77) " "Verilog HDL assignment warning at fatorador_engine.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466617646474 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(80) " "Verilog HDL Always Construct warning at fatorador_engine.v(80): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646475 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(80) " "Verilog HDL Always Construct warning at fatorador_engine.v(80): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646475 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(81) " "Verilog HDL Always Construct warning at fatorador_engine.v(81): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646476 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fatorador_engine.v(81) " "Verilog HDL assignment warning at fatorador_engine.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466617646476 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(84) " "Verilog HDL Always Construct warning at fatorador_engine.v(84): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466617646477 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fatorador_engine.v(84) " "Verilog HDL assignment warning at fatorador_engine.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466617646477 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466617646481 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "idx fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"idx\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466617646482 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466617646483 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466617646483 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466617646484 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466617646484 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready fatorador_engine.v(13) " "Output port \"ready\" at fatorador_engine.v(13) has no driver" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466617646489 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] fatorador_engine.v(50) " "Inferred latch for \"out3\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646501 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] fatorador_engine.v(50) " "Inferred latch for \"out3\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646501 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] fatorador_engine.v(50) " "Inferred latch for \"out3\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646502 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] fatorador_engine.v(50) " "Inferred latch for \"out3\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646502 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[4\] fatorador_engine.v(50) " "Inferred latch for \"out3\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646502 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[5\] fatorador_engine.v(50) " "Inferred latch for \"out3\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646503 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[6\] fatorador_engine.v(50) " "Inferred latch for \"out3\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646503 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[7\] fatorador_engine.v(50) " "Inferred latch for \"out3\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646503 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[8\] fatorador_engine.v(50) " "Inferred latch for \"out3\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646504 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[9\] fatorador_engine.v(50) " "Inferred latch for \"out3\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646504 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[10\] fatorador_engine.v(50) " "Inferred latch for \"out3\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646504 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[11\] fatorador_engine.v(50) " "Inferred latch for \"out3\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646505 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[12\] fatorador_engine.v(50) " "Inferred latch for \"out3\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646505 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[13\] fatorador_engine.v(50) " "Inferred latch for \"out3\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646505 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[14\] fatorador_engine.v(50) " "Inferred latch for \"out3\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646506 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[15\] fatorador_engine.v(50) " "Inferred latch for \"out3\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646506 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] fatorador_engine.v(50) " "Inferred latch for \"out2\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646506 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] fatorador_engine.v(50) " "Inferred latch for \"out2\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646506 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] fatorador_engine.v(50) " "Inferred latch for \"out2\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646507 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] fatorador_engine.v(50) " "Inferred latch for \"out2\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646507 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] fatorador_engine.v(50) " "Inferred latch for \"out2\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646507 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] fatorador_engine.v(50) " "Inferred latch for \"out2\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646508 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] fatorador_engine.v(50) " "Inferred latch for \"out2\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646508 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] fatorador_engine.v(50) " "Inferred latch for \"out2\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646508 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] fatorador_engine.v(50) " "Inferred latch for \"out2\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646508 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] fatorador_engine.v(50) " "Inferred latch for \"out2\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646509 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] fatorador_engine.v(50) " "Inferred latch for \"out2\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646509 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] fatorador_engine.v(50) " "Inferred latch for \"out2\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646509 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] fatorador_engine.v(50) " "Inferred latch for \"out2\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646510 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] fatorador_engine.v(50) " "Inferred latch for \"out2\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646510 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] fatorador_engine.v(50) " "Inferred latch for \"out2\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646510 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] fatorador_engine.v(50) " "Inferred latch for \"out2\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646511 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] fatorador_engine.v(50) " "Inferred latch for \"out1\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646511 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] fatorador_engine.v(50) " "Inferred latch for \"out1\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646511 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] fatorador_engine.v(50) " "Inferred latch for \"out1\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646512 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] fatorador_engine.v(50) " "Inferred latch for \"out1\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646512 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] fatorador_engine.v(50) " "Inferred latch for \"out1\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646512 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] fatorador_engine.v(50) " "Inferred latch for \"out1\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646513 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] fatorador_engine.v(50) " "Inferred latch for \"out1\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646513 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] fatorador_engine.v(50) " "Inferred latch for \"out1\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646513 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] fatorador_engine.v(50) " "Inferred latch for \"out1\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646513 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] fatorador_engine.v(50) " "Inferred latch for \"out1\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646514 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] fatorador_engine.v(50) " "Inferred latch for \"out1\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646514 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] fatorador_engine.v(50) " "Inferred latch for \"out1\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646514 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] fatorador_engine.v(50) " "Inferred latch for \"out1\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646514 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] fatorador_engine.v(50) " "Inferred latch for \"out1\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646515 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] fatorador_engine.v(50) " "Inferred latch for \"out1\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646515 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] fatorador_engine.v(50) " "Inferred latch for \"out1\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646515 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] fatorador_engine.v(50) " "Inferred latch for \"out0\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646516 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] fatorador_engine.v(50) " "Inferred latch for \"out0\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646516 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] fatorador_engine.v(50) " "Inferred latch for \"out0\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646516 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] fatorador_engine.v(50) " "Inferred latch for \"out0\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646516 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] fatorador_engine.v(50) " "Inferred latch for \"out0\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646517 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] fatorador_engine.v(50) " "Inferred latch for \"out0\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646517 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] fatorador_engine.v(50) " "Inferred latch for \"out0\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646518 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[7\] fatorador_engine.v(50) " "Inferred latch for \"out0\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646518 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[8\] fatorador_engine.v(50) " "Inferred latch for \"out0\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646518 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[9\] fatorador_engine.v(50) " "Inferred latch for \"out0\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646519 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[10\] fatorador_engine.v(50) " "Inferred latch for \"out0\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646519 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[11\] fatorador_engine.v(50) " "Inferred latch for \"out0\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646519 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[12\] fatorador_engine.v(50) " "Inferred latch for \"out0\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646520 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[13\] fatorador_engine.v(50) " "Inferred latch for \"out0\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646520 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[14\] fatorador_engine.v(50) " "Inferred latch for \"out0\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646520 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[15\] fatorador_engine.v(50) " "Inferred latch for \"out0\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646521 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646521 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646521 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646522 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646522 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646522 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646523 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646523 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646524 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646524 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646525 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646525 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646525 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646526 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646526 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646527 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646527 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646527 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646528 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646529 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646529 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646529 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646530 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646530 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646531 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646531 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646531 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646532 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646532 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646533 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646533 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646533 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646534 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646534 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646535 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646535 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646535 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646536 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646536 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646536 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646537 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646537 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646538 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646538 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646539 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646539 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646539 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646540 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646540 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646541 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646541 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646541 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646542 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646542 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646543 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646543 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646543 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646544 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646544 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646545 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646545 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646545 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646546 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646546 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646547 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[0\] fatorador_engine.v(50) " "Inferred latch for \"idx\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646547 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[1\] fatorador_engine.v(50) " "Inferred latch for \"idx\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646547 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[2\] fatorador_engine.v(50) " "Inferred latch for \"idx\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646548 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[3\] fatorador_engine.v(50) " "Inferred latch for \"idx\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646548 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] fatorador_engine.v(50) " "Inferred latch for \"i\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646548 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] fatorador_engine.v(50) " "Inferred latch for \"i\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646549 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] fatorador_engine.v(50) " "Inferred latch for \"i\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646549 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] fatorador_engine.v(50) " "Inferred latch for \"i\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646549 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] fatorador_engine.v(50) " "Inferred latch for \"i\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646550 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] fatorador_engine.v(50) " "Inferred latch for \"i\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646550 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] fatorador_engine.v(50) " "Inferred latch for \"i\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646550 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] fatorador_engine.v(50) " "Inferred latch for \"i\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646551 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] fatorador_engine.v(50) " "Inferred latch for \"i\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646551 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] fatorador_engine.v(50) " "Inferred latch for \"i\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646551 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] fatorador_engine.v(50) " "Inferred latch for \"i\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646552 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] fatorador_engine.v(50) " "Inferred latch for \"i\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646552 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] fatorador_engine.v(50) " "Inferred latch for \"i\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646552 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] fatorador_engine.v(50) " "Inferred latch for \"i\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646552 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] fatorador_engine.v(50) " "Inferred latch for \"i\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646553 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] fatorador_engine.v(50) " "Inferred latch for \"i\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466617646553 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd bin_to_bcd:bin_to_bcd_01 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"bin_to_bcd:bin_to_bcd_01\"" {  } { { "../fatorador_top.v" "bin_to_bcd_01" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617646624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(16) " "Verilog HDL assignment warning at bin_to_bcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466617646626 "|fatorador|bin_to_bcd:bin_to_bcd_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(14) " "Verilog HDL assignment warning at bin_to_bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466617646626 "|fatorador|bin_to_bcd:bin_to_bcd_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:hex_to_7seg_00 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:hex_to_7seg_00\"" {  } { { "../fatorador_top.v" "hex_to_7seg_00" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617646630 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fatorador_engine:fatorador_engine_00\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fatorador_engine:fatorador_engine_00\|Div0\"" {  } { { "../fatorador_engine.v" "Div0" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617647651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fatorador_engine:fatorador_engine_00\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fatorador_engine:fatorador_engine_00\|Mod0\"" {  } { { "../fatorador_engine.v" "Mod0" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617647651 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1466617647651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fatorador_engine:fatorador_engine_00\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fatorador_engine:fatorador_engine_00\|lpm_divide:Div0\"" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617647802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fatorador_engine:fatorador_engine_00\|lpm_divide:Div0 " "Instantiated megafunction \"fatorador_engine:fatorador_engine_00\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617647803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617647803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617647803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617647803 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466617647803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617647905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617647905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617647937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617647937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617648021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617648021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617648197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617648197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617648332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617648332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0\"" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617648347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0 " "Instantiated megafunction \"fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617648347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617648347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617648347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466617648347 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466617648347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466617648465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466617648465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1466617649307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[0\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[0\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649411 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[1\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649412 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[2\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649412 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[3\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649412 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[4\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[4\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[4\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649413 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[5\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[5\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[5\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649413 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[7\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[7\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[7\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649413 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[6\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[6\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649414 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[0\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[0\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649414 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[1\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649414 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[2\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649414 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[3\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649415 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[4\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[4\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[4\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649415 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[5\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[5\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[5\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649416 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[7\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[7\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[7\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649416 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[6\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[6\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649417 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[0\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[0\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649417 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[1\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649417 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[2\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649418 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[3\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649418 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[4\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[4\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[4\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649419 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[5\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[5\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[5\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649419 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[7\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[7\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[7\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649420 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[6\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[6\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649420 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|idx\[1\] " "Latch fatorador_engine:fatorador_engine_00\|idx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|idx\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|idx\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649420 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|idx\[2\] " "Latch fatorador_engine:fatorador_engine_00\|idx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|idx\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|idx\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649421 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|idx\[3\] " "Latch fatorador_engine:fatorador_engine_00\|idx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|idx\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|idx\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649421 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[8\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[8\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[8\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649422 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[8\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[8\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[8\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649423 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[8\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[8\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[8\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649423 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[9\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[9\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[9\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649423 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[9\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[9\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[9\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649423 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[9\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[9\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[9\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649424 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[10\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[10\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[10\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649424 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[10\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[10\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[10\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649424 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[10\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[10\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[10\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649424 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[11\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[11\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[11\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649425 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[11\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[11\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[11\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649425 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[11\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[11\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[11\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649425 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[12\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[12\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[12\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649425 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[12\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[12\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[12\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649426 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[12\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[12\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[12\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649426 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[13\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[13\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[13\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649426 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[13\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[13\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[13\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649426 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[13\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[13\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[13\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649427 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[14\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[14\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[14\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649427 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[14\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[14\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[14\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649428 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[14\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[14\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[14\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649428 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[15\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[15\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[15\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649428 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[15\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[15\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[15\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649429 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[15\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[15\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[15\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466617649429 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466617649429 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466617665781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466617666376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617666376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1051 " "Implemented 1051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466617666669 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466617666669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466617666669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466617666669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466617666712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 14:47:46 2016 " "Processing ended: Wed Jun 22 14:47:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466617666712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466617666712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466617666712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466617666712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466617671390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466617671392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 14:47:50 2016 " "Processing started: Wed Jun 22 14:47:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466617671392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466617671392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prime_factorization -c prime_factorization " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prime_factorization -c prime_factorization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466617671393 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1466617671449 ""}
{ "Info" "0" "" "Project  = prime_factorization" {  } {  } 0 0 "Project  = prime_factorization" 0 0 "Fitter" 0 0 1466617671452 ""}
{ "Info" "0" "" "Revision = prime_factorization" {  } {  } 0 0 "Revision = prime_factorization" 0 0 "Fitter" 0 0 1466617671452 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466617671733 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prime_factorization EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"prime_factorization\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466617671763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466617671862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466617671862 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466617672478 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466617672515 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466617673899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466617673899 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466617673899 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 2611 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466617673925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 2612 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466617673925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 2613 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466617673925 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466617673925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "114 " "TimeQuest Timing Analyzer is analyzing 114 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1466617674783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prime_factorization.sdc " "Synopsys Design Constraints File file not found: 'prime_factorization.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1466617674790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466617674791 ""}
{ "Warning" "WSTA_SCC_LOOP" "125 " "Found combinational loop of 125 nodes" { { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~3\|combout " "Node \"fatorador_engine_00\|idx\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~3\|datac " "Node \"fatorador_engine_00\|idx\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~1\|datad " "Node \"fatorador_engine_00\|idx\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~1\|combout " "Node \"fatorador_engine_00\|idx\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|datab " "Node \"fatorador_engine_00\|idx\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|combout " "Node \"fatorador_engine_00\|idx\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~3\|datad " "Node \"fatorador_engine_00\|idx\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~0\|datac " "Node \"fatorador_engine_00\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~0\|combout " "Node \"fatorador_engine_00\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~1\|datac " "Node \"fatorador_engine_00\|Mux6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~1\|combout " "Node \"fatorador_engine_00\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~5\|datac " "Node \"fatorador_engine_00\|Equal1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~5\|combout " "Node \"fatorador_engine_00\|Equal1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|dataa " "Node \"fatorador_engine_00\|Equal1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|combout " "Node \"fatorador_engine_00\|Equal1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|datad " "Node \"fatorador_engine_00\|idx\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~0\|datac " "Node \"fatorador_engine_00\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~0\|combout " "Node \"fatorador_engine_00\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~1\|datac " "Node \"fatorador_engine_00\|Mux7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~1\|combout " "Node \"fatorador_engine_00\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~5\|datad " "Node \"fatorador_engine_00\|Equal1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~0\|datac " "Node \"fatorador_engine_00\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~0\|combout " "Node \"fatorador_engine_00\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~1\|datac " "Node \"fatorador_engine_00\|Mux4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~1\|combout " "Node \"fatorador_engine_00\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~6\|datac " "Node \"fatorador_engine_00\|Equal1~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~6\|combout " "Node \"fatorador_engine_00\|Equal1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|datab " "Node \"fatorador_engine_00\|Equal1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~0\|datac " "Node \"fatorador_engine_00\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~0\|combout " "Node \"fatorador_engine_00\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~1\|datac " "Node \"fatorador_engine_00\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~1\|combout " "Node \"fatorador_engine_00\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~6\|datad " "Node \"fatorador_engine_00\|Equal1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~0\|datac " "Node \"fatorador_engine_00\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~0\|combout " "Node \"fatorador_engine_00\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~1\|datac " "Node \"fatorador_engine_00\|Mux2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~1\|combout " "Node \"fatorador_engine_00\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~7\|datac " "Node \"fatorador_engine_00\|Equal1~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~7\|combout " "Node \"fatorador_engine_00\|Equal1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|datac " "Node \"fatorador_engine_00\|Equal1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~0\|datac " "Node \"fatorador_engine_00\|Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~0\|combout " "Node \"fatorador_engine_00\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~1\|datac " "Node \"fatorador_engine_00\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~1\|combout " "Node \"fatorador_engine_00\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~7\|datad " "Node \"fatorador_engine_00\|Equal1~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~0\|datac " "Node \"fatorador_engine_00\|Mux0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~0\|combout " "Node \"fatorador_engine_00\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~1\|datac " "Node \"fatorador_engine_00\|Mux0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~1\|combout " "Node \"fatorador_engine_00\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~8\|datac " "Node \"fatorador_engine_00\|Equal1~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~8\|combout " "Node \"fatorador_engine_00\|Equal1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|datad " "Node \"fatorador_engine_00\|Equal1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~0\|datac " "Node \"fatorador_engine_00\|Mux1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~0\|combout " "Node \"fatorador_engine_00\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~1\|datac " "Node \"fatorador_engine_00\|Mux1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~1\|combout " "Node \"fatorador_engine_00\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~8\|datad " "Node \"fatorador_engine_00\|Equal1~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~1\|datab " "Node \"fatorador_engine_00\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~1\|combout " "Node \"fatorador_engine_00\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~0\|datac " "Node \"fatorador_engine_00\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~0\|combout " "Node \"fatorador_engine_00\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|dataa " "Node \"fatorador_engine_00\|Equal1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|combout " "Node \"fatorador_engine_00\|Equal1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|datac " "Node \"fatorador_engine_00\|idx\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~0\|datad " "Node \"fatorador_engine_00\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~0\|combout " "Node \"fatorador_engine_00\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~1\|datac " "Node \"fatorador_engine_00\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~0\|datac " "Node \"fatorador_engine_00\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~0\|combout " "Node \"fatorador_engine_00\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~1\|datac " "Node \"fatorador_engine_00\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~1\|combout " "Node \"fatorador_engine_00\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~0\|datad " "Node \"fatorador_engine_00\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~1\|datab " "Node \"fatorador_engine_00\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~1\|combout " "Node \"fatorador_engine_00\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~1\|datac " "Node \"fatorador_engine_00\|Equal1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~1\|combout " "Node \"fatorador_engine_00\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|datab " "Node \"fatorador_engine_00\|Equal1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~0\|datad " "Node \"fatorador_engine_00\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~0\|combout " "Node \"fatorador_engine_00\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~1\|datac " "Node \"fatorador_engine_00\|Mux12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~0\|datac " "Node \"fatorador_engine_00\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~0\|combout " "Node \"fatorador_engine_00\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~1\|datac " "Node \"fatorador_engine_00\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~1\|combout " "Node \"fatorador_engine_00\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~1\|datad " "Node \"fatorador_engine_00\|Equal1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~1\|datab " "Node \"fatorador_engine_00\|Mux10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~1\|combout " "Node \"fatorador_engine_00\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~2\|datac " "Node \"fatorador_engine_00\|Equal1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~2\|combout " "Node \"fatorador_engine_00\|Equal1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|datac " "Node \"fatorador_engine_00\|Equal1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~0\|datad " "Node \"fatorador_engine_00\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~0\|combout " "Node \"fatorador_engine_00\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~1\|datac " "Node \"fatorador_engine_00\|Mux10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~0\|datac " "Node \"fatorador_engine_00\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~0\|combout " "Node \"fatorador_engine_00\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~1\|datac " "Node \"fatorador_engine_00\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~1\|combout " "Node \"fatorador_engine_00\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~2\|datad " "Node \"fatorador_engine_00\|Equal1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~1\|datab " "Node \"fatorador_engine_00\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~1\|combout " "Node \"fatorador_engine_00\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~3\|datac " "Node \"fatorador_engine_00\|Equal1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~3\|combout " "Node \"fatorador_engine_00\|Equal1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|datad " "Node \"fatorador_engine_00\|Equal1~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~0\|datad " "Node \"fatorador_engine_00\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~0\|combout " "Node \"fatorador_engine_00\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~1\|datac " "Node \"fatorador_engine_00\|Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Add1~0\|datad " "Node \"fatorador_engine_00\|Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Add1~0\|combout " "Node \"fatorador_engine_00\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~1\|datab " "Node \"fatorador_engine_00\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~1\|datab " "Node \"fatorador_engine_00\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~1\|datab " "Node \"fatorador_engine_00\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~1\|datab " "Node \"fatorador_engine_00\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~1\|datab " "Node \"fatorador_engine_00\|Mux2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~1\|datab " "Node \"fatorador_engine_00\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~1\|datab " "Node \"fatorador_engine_00\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~1\|datab " "Node \"fatorador_engine_00\|Mux1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~1\|datab " "Node \"fatorador_engine_00\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~1\|datab " "Node \"fatorador_engine_00\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~1\|datab " "Node \"fatorador_engine_00\|Mux11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~1\|datab " "Node \"fatorador_engine_00\|Mux9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~1\|combout " "Node \"fatorador_engine_00\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~3\|datad " "Node \"fatorador_engine_00\|Equal1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~0\|datac " "Node \"fatorador_engine_00\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~0\|combout " "Node \"fatorador_engine_00\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~1\|datac " "Node \"fatorador_engine_00\|Mux9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674813 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 75 -1 0 } } { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 81 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1466617674813 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "125 " "Design contains combinational loop of 125 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1466617674836 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|i\[0\]~1\|combout " "Node \"fatorador_engine_00\|i\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674840 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|i\[0\]~1\|datac " "Node \"fatorador_engine_00\|i\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617674840 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1466617674840 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fatorador_engine_00\|Equal1~0\|dataa  to: fatorador_engine_00\|Add1~0\|combout " "From: fatorador_engine_00\|Equal1~0\|dataa  to: fatorador_engine_00\|Add1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617674853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fatorador_engine_00\|i\[0\]~1  from: datad  to: combout " "Cell: fatorador_engine_00\|i\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617674853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fatorador_engine_00\|idx\[0\]~2\|dataa  to: fatorador_engine_00\|Add1~0\|combout " "From: fatorador_engine_00\|idx\[0\]~2\|dataa  to: fatorador_engine_00\|Add1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617674853 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1466617674853 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1466617674868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[1\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[2\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[3\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[4\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[4\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[5\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[5\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[6\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[7\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[7\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[8\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[8\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[9\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[9\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|i_mod\[10\] " "Destination node fatorador_engine:fatorador_engine_00\|i_mod\[10\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 32 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|i_mod[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1466617675113 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466617675113 ""}  } { { "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/13.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../fatorador_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 2 0 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466617675113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fatorador_engine:fatorador_engine_00\|out0\[15\]~0  " "Automatically promoted node fatorador_engine:fatorador_engine_00\|out0\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466617675118 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|out0[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 1561 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466617675118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[0\]~3  " "Automatically promoted node fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466617675118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[6\] " "Destination node fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|primes_buff[1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466617675118 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|primes_buff[1][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 1996 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466617675118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[0\]~5  " "Automatically promoted node fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466617675119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[6\] " "Destination node fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|primes_buff[2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675119 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466617675119 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|primes_buff[2][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 1998 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466617675119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[0\]~6  " "Automatically promoted node fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466617675120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[6\] " "Destination node fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|primes_buff[3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675120 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466617675120 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|primes_buff[3][0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 1999 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466617675120 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fatorador_engine:fatorador_engine_00\|idx\[0\]~2  " "Automatically promoted node fatorador_engine:fatorador_engine_00\|idx\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466617675120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|idx\[0\]~3 " "Destination node fatorador_engine:fatorador_engine_00\|idx\[0\]~3" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|idx[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 2433 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fatorador_engine:fatorador_engine_00\|idx\[1\] " "Destination node fatorador_engine:fatorador_engine_00\|idx\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|idx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466617675120 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466617675120 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/chris/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fatorador_engine:fatorador_engine_00|idx[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 0 { 0 ""} 0 2431 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466617675120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466617675553 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466617675555 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466617675557 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466617675562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466617675566 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1466617675568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1466617675569 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466617675571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466617675576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1466617675579 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466617675579 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466617675724 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1466617675723 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466617675777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466617680385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466617682496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466617682585 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466617692117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466617692117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466617692682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1466617701259 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466617701259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466617714609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1466617714615 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466617714615 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.81 " "Total time spent on timing analysis during the Fitter is 6.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466617714732 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466617714752 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1466617714866 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1466617714866 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466617716383 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466617716564 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466617717975 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466617719240 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1466617719415 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1466617719418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/output_files/prime_factorization.fit.smsg " "Generated suppressed messages file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/output_files/prime_factorization.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466617719888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 490 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 490 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466617720656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 14:48:40 2016 " "Processing ended: Wed Jun 22 14:48:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466617720656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466617720656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466617720656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466617720656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1466617728736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466617728752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 14:48:47 2016 " "Processing started: Wed Jun 22 14:48:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466617728752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466617728752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prime_factorization -c prime_factorization " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prime_factorization -c prime_factorization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466617728755 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1466617734325 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466617734497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466617735645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 14:48:55 2016 " "Processing ended: Wed Jun 22 14:48:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466617735645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466617735645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466617735645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466617735645 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1466617735911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1466617739346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466617739349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 14:48:58 2016 " "Processing started: Wed Jun 22 14:48:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466617739349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466617739349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prime_factorization -c prime_factorization " "Command: quartus_sta prime_factorization -c prime_factorization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466617739351 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1466617739423 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466617739746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466617739824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466617739824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "114 " "TimeQuest Timing Analyzer is analyzing 114 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1466617740114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prime_factorization.sdc " "Synopsys Design Constraints File file not found: 'prime_factorization.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1466617740165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1466617740166 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fatorador_engine:fatorador_engine_00\|i_mod\[0\] fatorador_engine:fatorador_engine_00\|i_mod\[0\] " "create_clock -period 1.000 -name fatorador_engine:fatorador_engine_00\|i_mod\[0\] fatorador_engine:fatorador_engine_00\|i_mod\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fatorador_engine:fatorador_engine_00\|i_reg\[10\] fatorador_engine:fatorador_engine_00\|i_reg\[10\] " "create_clock -period 1.000 -name fatorador_engine:fatorador_engine_00\|i_reg\[10\] fatorador_engine:fatorador_engine_00\|i_reg\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740179 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740179 ""}
{ "Warning" "WSTA_SCC_LOOP" "125 " "Found combinational loop of 125 nodes" { { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~3\|combout " "Node \"fatorador_engine_00\|idx\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~3\|datab " "Node \"fatorador_engine_00\|idx\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~1\|dataa " "Node \"fatorador_engine_00\|idx\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~1\|combout " "Node \"fatorador_engine_00\|idx\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|datab " "Node \"fatorador_engine_00\|idx\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|combout " "Node \"fatorador_engine_00\|idx\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~3\|datac " "Node \"fatorador_engine_00\|idx\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~1\|dataa " "Node \"fatorador_engine_00\|Mux12~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~1\|combout " "Node \"fatorador_engine_00\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~1\|dataa " "Node \"fatorador_engine_00\|Equal1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~1\|combout " "Node \"fatorador_engine_00\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|dataa " "Node \"fatorador_engine_00\|Equal1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|combout " "Node \"fatorador_engine_00\|Equal1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|datac " "Node \"fatorador_engine_00\|idx\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~0\|dataa " "Node \"fatorador_engine_00\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~0\|combout " "Node \"fatorador_engine_00\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux12~1\|datac " "Node \"fatorador_engine_00\|Mux12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~0\|datac " "Node \"fatorador_engine_00\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~0\|combout " "Node \"fatorador_engine_00\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~1\|dataa " "Node \"fatorador_engine_00\|Mux13~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~1\|combout " "Node \"fatorador_engine_00\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~1\|datab " "Node \"fatorador_engine_00\|Equal1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~1\|dataa " "Node \"fatorador_engine_00\|Mux10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~1\|combout " "Node \"fatorador_engine_00\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~2\|dataa " "Node \"fatorador_engine_00\|Equal1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~2\|combout " "Node \"fatorador_engine_00\|Equal1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|datab " "Node \"fatorador_engine_00\|Equal1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~0\|dataa " "Node \"fatorador_engine_00\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~0\|combout " "Node \"fatorador_engine_00\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux10~1\|datab " "Node \"fatorador_engine_00\|Mux10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~0\|dataa " "Node \"fatorador_engine_00\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~0\|combout " "Node \"fatorador_engine_00\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~1\|dataa " "Node \"fatorador_engine_00\|Mux11~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~1\|combout " "Node \"fatorador_engine_00\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~2\|datab " "Node \"fatorador_engine_00\|Equal1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~1\|dataa " "Node \"fatorador_engine_00\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~1\|combout " "Node \"fatorador_engine_00\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~0\|dataa " "Node \"fatorador_engine_00\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~0\|combout " "Node \"fatorador_engine_00\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|datac " "Node \"fatorador_engine_00\|Equal1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~0\|dataa " "Node \"fatorador_engine_00\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~0\|combout " "Node \"fatorador_engine_00\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux14~1\|datab " "Node \"fatorador_engine_00\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~0\|datab " "Node \"fatorador_engine_00\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~0\|combout " "Node \"fatorador_engine_00\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~1\|dataa " "Node \"fatorador_engine_00\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~1\|combout " "Node \"fatorador_engine_00\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~0\|datab " "Node \"fatorador_engine_00\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~0\|datab " "Node \"fatorador_engine_00\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~0\|combout " "Node \"fatorador_engine_00\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~1\|dataa " "Node \"fatorador_engine_00\|Mux9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~1\|combout " "Node \"fatorador_engine_00\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~3\|dataa " "Node \"fatorador_engine_00\|Equal1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~3\|combout " "Node \"fatorador_engine_00\|Equal1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~4\|datad " "Node \"fatorador_engine_00\|Equal1~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~0\|dataa " "Node \"fatorador_engine_00\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~0\|combout " "Node \"fatorador_engine_00\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~1\|datab " "Node \"fatorador_engine_00\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~1\|combout " "Node \"fatorador_engine_00\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~3\|datab " "Node \"fatorador_engine_00\|Equal1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux8~1\|datac " "Node \"fatorador_engine_00\|Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~0\|dataa " "Node \"fatorador_engine_00\|Mux2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~0\|combout " "Node \"fatorador_engine_00\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~1\|dataa " "Node \"fatorador_engine_00\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~1\|combout " "Node \"fatorador_engine_00\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~7\|dataa " "Node \"fatorador_engine_00\|Equal1~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~7\|combout " "Node \"fatorador_engine_00\|Equal1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|dataa " "Node \"fatorador_engine_00\|Equal1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|combout " "Node \"fatorador_engine_00\|Equal1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|idx\[0\]~2\|dataa " "Node \"fatorador_engine_00\|idx\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~0\|dataa " "Node \"fatorador_engine_00\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~0\|combout " "Node \"fatorador_engine_00\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~1\|dataa " "Node \"fatorador_engine_00\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~1\|combout " "Node \"fatorador_engine_00\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~7\|datab " "Node \"fatorador_engine_00\|Equal1~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~0\|dataa " "Node \"fatorador_engine_00\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~0\|combout " "Node \"fatorador_engine_00\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~1\|datab " "Node \"fatorador_engine_00\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~1\|combout " "Node \"fatorador_engine_00\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~6\|dataa " "Node \"fatorador_engine_00\|Equal1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~6\|combout " "Node \"fatorador_engine_00\|Equal1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|datab " "Node \"fatorador_engine_00\|Equal1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~0\|dataa " "Node \"fatorador_engine_00\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~0\|combout " "Node \"fatorador_engine_00\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~1\|dataa " "Node \"fatorador_engine_00\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~1\|combout " "Node \"fatorador_engine_00\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~6\|datab " "Node \"fatorador_engine_00\|Equal1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~0\|dataa " "Node \"fatorador_engine_00\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~0\|combout " "Node \"fatorador_engine_00\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~1\|dataa " "Node \"fatorador_engine_00\|Mux7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~1\|combout " "Node \"fatorador_engine_00\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~5\|dataa " "Node \"fatorador_engine_00\|Equal1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~5\|combout " "Node \"fatorador_engine_00\|Equal1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|datac " "Node \"fatorador_engine_00\|Equal1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~0\|dataa " "Node \"fatorador_engine_00\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~0\|combout " "Node \"fatorador_engine_00\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~1\|dataa " "Node \"fatorador_engine_00\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~1\|combout " "Node \"fatorador_engine_00\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~5\|datab " "Node \"fatorador_engine_00\|Equal1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~0\|datac " "Node \"fatorador_engine_00\|Mux0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~0\|combout " "Node \"fatorador_engine_00\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~1\|dataa " "Node \"fatorador_engine_00\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~1\|combout " "Node \"fatorador_engine_00\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~8\|dataa " "Node \"fatorador_engine_00\|Equal1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~8\|combout " "Node \"fatorador_engine_00\|Equal1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~9\|datad " "Node \"fatorador_engine_00\|Equal1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~0\|datab " "Node \"fatorador_engine_00\|Mux1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~0\|combout " "Node \"fatorador_engine_00\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~1\|dataa " "Node \"fatorador_engine_00\|Mux1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~1\|combout " "Node \"fatorador_engine_00\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Equal1~8\|datac " "Node \"fatorador_engine_00\|Equal1~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Add1~0\|datad " "Node \"fatorador_engine_00\|Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Add1~0\|combout " "Node \"fatorador_engine_00\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux13~1\|datab " "Node \"fatorador_engine_00\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux11~1\|datac " "Node \"fatorador_engine_00\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux15~1\|datab " "Node \"fatorador_engine_00\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux9~1\|datab " "Node \"fatorador_engine_00\|Mux9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux2~1\|datab " "Node \"fatorador_engine_00\|Mux2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux3~1\|datab " "Node \"fatorador_engine_00\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux5~1\|dataa " "Node \"fatorador_engine_00\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux4~1\|datab " "Node \"fatorador_engine_00\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux7~1\|datab " "Node \"fatorador_engine_00\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux6~1\|datab " "Node \"fatorador_engine_00\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux0~1\|datab " "Node \"fatorador_engine_00\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|Mux1~1\|datab " "Node \"fatorador_engine_00\|Mux1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740184 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } } { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 75 -1 0 } } { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 81 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1466617740184 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "125 " "Design contains combinational loop of 125 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Quartus II" 0 -1 1466617740193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|i\[0\]~1\|combout " "Node \"fatorador_engine_00\|i\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740195 ""} { "Warning" "WSTA_SCC_NODE" "fatorador_engine_00\|i\[0\]~1\|dataa " "Node \"fatorador_engine_00\|i\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466617740195 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1466617740195 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fatorador_engine_00\|Equal1~0\|datad  to: fatorador_engine_00\|Add1~0\|combout " "From: fatorador_engine_00\|Equal1~0\|datad  to: fatorador_engine_00\|Add1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fatorador_engine_00\|i\[0\]~1  from: datad  to: combout " "Cell: fatorador_engine_00\|i\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fatorador_engine_00\|idx\[0\]~2\|datad  to: fatorador_engine_00\|Add1~0\|combout " "From: fatorador_engine_00\|idx\[0\]~2\|datad  to: fatorador_engine_00\|Add1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1466617740201 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1466617740210 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1466617740225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1466617740286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.766 " "Worst-case setup slack is -43.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.766     -1105.899 CLOCK_50  " "  -43.766     -1105.899 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.763      -155.292 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -9.763      -155.292 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.500      -148.498 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -9.500      -148.498 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617740288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -12.786 " "Worst-case hold slack is -12.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.786      -662.355 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "  -12.786      -662.355 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.000      -322.710 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -7.000      -322.710 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015         0.000 CLOCK_50  " "    0.015         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617740324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.570 " "Worst-case recovery slack is -3.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570       -39.487 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -3.570       -39.487 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.307       -32.943 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -3.307       -32.943 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617740329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.973 " "Worst-case removal slack is -4.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.973      -251.557 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -4.973      -251.557 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.710      -217.432 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -4.710      -217.432 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617740333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.766 " "Worst-case minimum pulse width slack is -2.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.766      -422.582 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -2.766      -422.582 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483      -670.812 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -2.483      -670.812 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -67.380 CLOCK_50  " "   -1.380       -67.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617740336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617740336 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1466617740964 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1466617740969 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fatorador_engine_00\|Equal1~0\|datad  to: fatorador_engine_00\|Add1~0\|combout " "From: fatorador_engine_00\|Equal1~0\|datad  to: fatorador_engine_00\|Add1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fatorador_engine_00\|i\[0\]~1  from: datad  to: combout " "Cell: fatorador_engine_00\|i\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fatorador_engine_00\|idx\[0\]~2\|datad  to: fatorador_engine_00\|Add1~0\|combout " "From: fatorador_engine_00\|idx\[0\]~2\|datad  to: fatorador_engine_00\|Add1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741062 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1466617741062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1466617741094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.484 " "Worst-case setup slack is -18.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.484      -451.835 CLOCK_50  " "  -18.484      -451.835 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.399       -67.815 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -4.399       -67.815 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282       -65.027 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -4.282       -65.027 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617741107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.623 " "Worst-case hold slack is -6.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.623      -334.551 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -6.623      -334.551 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.567      -163.914 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -3.567      -163.914 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -0.472 CLOCK_50  " "   -0.323        -0.472 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617741153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.685 " "Worst-case recovery slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685       -18.644 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -1.685       -18.644 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568       -15.274 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -1.568       -15.274 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617741167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.301 " "Worst-case removal slack is -2.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301      -109.802 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -2.301      -109.802 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.184       -88.000 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -2.184       -88.000 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617741180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -67.380 CLOCK_50  " "   -1.380       -67.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013      -129.328 fatorador_engine:fatorador_engine_00\|i_reg\[10\]  " "   -1.013      -129.328 fatorador_engine:fatorador_engine_00\|i_reg\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913      -219.546 fatorador_engine:fatorador_engine_00\|i_mod\[0\]  " "   -0.913      -219.546 fatorador_engine:fatorador_engine_00\|i_mod\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466617741194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466617741194 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1466617741888 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466617741988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466617741990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 135 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466617742210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 14:49:02 2016 " "Processing ended: Wed Jun 22 14:49:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466617742210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466617742210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466617742210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466617742210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466617747262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466617747265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 14:49:06 2016 " "Processing started: Wed Jun 22 14:49:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466617747265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466617747265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off prime_factorization -c prime_factorization " "Command: quartus_eda --read_settings_files=off --write_settings_files=off prime_factorization -c prime_factorization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466617747266 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "prime_factorization.vho\", \"prime_factorization_fast.vho prime_factorization_vhd.sdo prime_factorization_vhd_fast.sdo /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/simulation/modelsim/ simulation " "Generated files \"prime_factorization.vho\", \"prime_factorization_fast.vho\", \"prime_factorization_vhd.sdo\" and \"prime_factorization_vhd_fast.sdo\" in directory \"/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1466617749273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466617749404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 14:49:09 2016 " "Processing ended: Wed Jun 22 14:49:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466617749404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466617749404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466617749404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466617749404 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 754 s " "Quartus II Full Compilation was successful. 0 errors, 754 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466617749621 ""}
