{"Source Block": ["oh/src/stdlib/dv/oh_simctrl.v@82:104@HdlStmProcess", "\n   //#################################\n   //ASYNC\n   //#################################\n\n   initial\n     begin\t\n\t#(1)\n\tnreset   = 'b0;\n\tvdd      = 'b0;\n\tvss      = 'b0;\t\n\t#(clk1_phase * 10 + 10)   //ramping voltage\n\tvdd      = 'bx;\n\t#(clk1_phase * 10 + 10)   //voltage is safe\n\tvdd      = 'b1;\n\t#(clk1_phase * 40 + 10)   //hold reset for 20 clk cycles\n\tnreset   = 'b1;\n     end\n\n   //#################################\n   //SYNCHRONOUS STIMULUS\n   //#################################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[88, "     begin\t\n"], [92, "\tvss      = 'b0;\t\n"]], "Add": [[88, "     begin\n"], [92, "\tvss      = 'b0;\n"]]}}