'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\cyfitter_cfg.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\cymetadata.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\VERT.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\VERT_PM.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\VGA.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\HORIZ.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\HORIZ_PM.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\DMA_dma.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\VGA_CLK.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\NEWLINE.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\VSYNC.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\VSYNC_PM.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\HSYNC.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\HSYNC_PM.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\PIXEL.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\UART.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\UART_PM.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\UART_INT.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\UART_BOOT.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\HSYNC_OUT.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\VSYNC_OUT.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\UART_IntClock.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\Cm3Start.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\CyDmac.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\CyFlash.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\CyLib.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\cyPm.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\CySpc.c' 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5\cyutils.c' -o .o -T ARM_C_FILE -I 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn' -I 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\Generated_Source\PSoC5' -f 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\vga.cydsn\CortexM3\ARM_GCC_493\Debug\.deps\ARM_C_FILE.d'