
*** Running vivado
    with args -log core_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source core_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source core_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'S:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'BRAM_32B_SDP_blk_mem_gen_0_0' generated file not found 'd:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/ipshared/2985/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'BRAM_32B_SDP_blk_mem_gen_0_0' generated file not found 'd:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
Command: synth_design -top core_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20904
WARNING: [Synth 8-6901] identifier 'w_data_rs1_valid' is used before its declaration [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mmu.sv:63]
WARNING: [Synth 8-6901] identifier 'w_data_rs2_valid' is used before its declaration [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mmu.sv:68]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'core_top' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/core_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/program_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/program_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instruction_fetch.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_mem.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Instr_ROM' [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Instr_ROM/synth/Instr_ROM.v:13]
INFO: [Synth 8-6157] synthesizing module 'Instr_ROM_blk_mem_gen_0_0' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/.Xil/Vivado-22016-Harid-PC/realtime/Instr_ROM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instr_ROM_blk_mem_gen_0_0' (2#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/.Xil/Vivado-22016-Harid-PC/realtime/Instr_ROM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instr_ROM' (3#1) [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Instr_ROM/synth/Instr_ROM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (4#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_mem.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (5#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instruction_fetch.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instr_decode' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_decode' (6#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_decode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mmu' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mmu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Data_RAM' [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Data_RAM/synth/Data_RAM.v:13]
INFO: [Synth 8-6157] synthesizing module 'Data_RAM_blk_mem_gen_0_0' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/.Xil/Vivado-22016-Harid-PC/realtime/Data_RAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_RAM_blk_mem_gen_0_0' (7#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/.Xil/Vivado-22016-Harid-PC/realtime/Data_RAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_RAM' (8#1) [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Data_RAM/synth/Data_RAM.v:13]
WARNING: [Synth 8-689] width (32) of port connection 'BRAM_PORTA_0_addr' does not match port width (15) of module 'Data_RAM' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mem.sv:36]
WARNING: [Synth 8-689] width (32) of port connection 'BRAM_PORTB_0_addr' does not match port width (15) of module 'Data_RAM' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mem.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (9#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/register_file.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM_32B_SDP' [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/synth/BRAM_32B_SDP.v:13]
INFO: [Synth 8-6157] synthesizing module 'BRAM_32B_SDP_blk_mem_gen_0_0' [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/.Xil/Vivado-22016-Harid-PC/realtime/BRAM_32B_SDP_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_32B_SDP_blk_mem_gen_0_0' (10#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/.Xil/Vivado-22016-Harid-PC/realtime/BRAM_32B_SDP_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_32B_SDP' (11#1) [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/synth/BRAM_32B_SDP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (12#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/register_file.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (13#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mmu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'core_top' (14#1) [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/core_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 999.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0_in_context.xdc] for cell 'mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0'
Finished Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0_in_context.xdc] for cell 'mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0'
Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0_in_context.xdc] for cell 'mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0'
Finished Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0/BRAM_32B_SDP_blk_mem_gen_0_0_in_context.xdc] for cell 'mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0'
Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Data_RAM/ip/Data_RAM_blk_mem_gen_0_0/Data_RAM_blk_mem_gen_0_0/Data_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'mmu_inst1/data_mem_inst1/Data_RAM_1/blk_mem_gen_0'
Finished Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Data_RAM/ip/Data_RAM_blk_mem_gen_0_0/Data_RAM_blk_mem_gen_0_0/Data_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'mmu_inst1/data_mem_inst1/Data_RAM_1/blk_mem_gen_0'
Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Instr_ROM/ip/Instr_ROM_blk_mem_gen_0_0/Instr_ROM_blk_mem_gen_0_0/Instr_ROM_blk_mem_gen_0_0_in_context.xdc] for cell 'instruction_fetch_inst1/instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0'
Finished Parsing XDC File [d:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.gen/sources_1/bd/Instr_ROM/ip/Instr_ROM_blk_mem_gen_0_0/Instr_ROM_blk_mem_gen_0_0/Instr_ROM_blk_mem_gen_0_0_in_context.xdc] for cell 'instruction_fetch_inst1/instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0'
Parsing XDC File [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmu_inst1/data_mem_inst1/Data_RAM_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmu_inst1/data_mem_inst1/Data_RAM_1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instruction_fetch_inst1/instr_mem_inst1/Instr_ROM_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instruction_fetch_inst1/instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 999.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1001.754 ; gain = 2.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1001.754 ; gain = 2.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1001.754 ; gain = 2.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1001.754 ; gain = 2.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1001.754 ; gain = 2.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1001.754 ; gain = 2.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |Instr_ROM_blk_mem_gen_0_0    |         1|
|2     |Data_RAM_blk_mem_gen_0_0     |         1|
|3     |BRAM_32B_SDP_blk_mem_gen_0_0 |         2|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |BRAM_32B_SDP_blk_mem_gen_0    |     1|
|2     |BRAM_32B_SDP_blk_mem_gen_0_0_ |     1|
|3     |Data_RAM_blk_mem_gen_0        |     1|
|4     |Instr_ROM_blk_mem_gen_0       |     1|
|5     |BUFG                          |     1|
|6     |CARRY4                        |    30|
|7     |LUT1                          |     2|
|8     |LUT2                          |    73|
|9     |LUT3                          |    19|
|10    |LUT4                          |    34|
|11    |LUT5                          |    48|
|12    |LUT6                          |   178|
|13    |FDCE                          |    30|
|14    |FDRE                          |   154|
|15    |IBUF                          |     2|
|16    |OBUF                          |   251|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1001.754 ; gain = 2.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 1001.754 ; gain = 2.020
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1001.754 ; gain = 2.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1013.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1013.781 ; gain = 14.047
INFO: [Common 17-1381] The checkpoint 'D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.runs/synth_1/core_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file core_top_utilization_synth.rpt -pb core_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 20 21:31:27 2021...
