<profile>

<section name = "Vivado HLS Report for 'ConvolutionInputGene_1'" level="0">
<item name = "Date">Mon Mar  1 07:32:54 2021
</item>
<item name = "Version">2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)</item>
<item name = "Project">project_ConvolutionInputGenerator_4</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.820 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3074, 3074, 30.740 us, 30.740 us, 3074, 3074, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3072, 3072, 2, 1, 1, 3072, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1076, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 21, -</column>
<column name="Memory">-, -, 128, 160, -</column>
<column name="Multiplexer">-, -, -, 237, -</column>
<column name="Register">-, -, 341, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="ConvolutionInputGfYi_U1">ConvolutionInputGfYi, 0, 0, 0, 21, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_0_V_U">ConvolutionInputGbkb, 0, 32, 40, 0, 160, 16, 1, 2560</column>
<column name="inputBuf_1_V_U">ConvolutionInputGbkb, 0, 32, 40, 0, 160, 16, 1, 2560</column>
<column name="inputBuf_2_V_U">ConvolutionInputGbkb, 0, 32, 40, 0, 160, 16, 1, 2560</column>
<column name="inputBuf_3_V_U">ConvolutionInputGbkb, 0, 32, 40, 0, 160, 16, 1, 2560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln196_fu_378_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln203_fu_734_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln206_fu_750_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln210_fu_770_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln215_fu_425_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln219_1_fu_457_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln219_fu_443_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln220_1_fu_471_p2">+, 0, 0, 2, 1, 2</column>
<column name="add_ln220_fu_477_p2">+, 0, 0, 2, 2, 2</column>
<column name="add_ln222_fu_483_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln225_fu_500_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln231_fu_531_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln234_fu_551_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln255_1_fu_625_p2">+, 0, 0, 12, 3, 1</column>
<column name="add_ln255_fu_631_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln262_fu_697_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_334_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln244_fu_604_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_230">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_659">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_665">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_669">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_673">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op119_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op127_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op129_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op131_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op133_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op162_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op170_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op172_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op174_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op176_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op200_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln196_fu_372_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="icmp_ln198_fu_394_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="icmp_ln204_fu_346_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="icmp_ln207_fu_756_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln214_fu_403_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="icmp_ln223_fu_489_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln226_fu_506_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln229_fu_517_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln232_fu_537_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln235_fu_557_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln244_1_fu_598_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln244_fu_592_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="icmp_ln251_fu_340_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="icmp_ln256_fu_637_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln263_fu_703_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="select_ln207_fu_762_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln235_1_fu_571_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln235_fu_563_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln251_1_fu_659_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln251_2_fu_667_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln251_fu_651_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln256_fu_643_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln263_fu_709_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="count_simd_1_0_fu_102">9, 2, 32, 64</column>
<column name="counter_internal_blo_fu_118">9, 2, 32, 64</column>
<column name="current_block_write_s_fu_110">15, 3, 32, 96</column>
<column name="current_line_1_0_fu_114">15, 3, 32, 96</column>
<column name="i_0_0_reg_275">9, 2, 12, 24</column>
<column name="in_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="inp_15_0_fu_94">15, 3, 32, 96</column>
<column name="inputBuf_0_V_address1">15, 3, 8, 24</column>
<column name="inputBuf_1_V_address1">15, 3, 8, 24</column>
<column name="inputBuf_2_V_address1">15, 3, 8, 24</column>
<column name="inputBuf_3_V_address1">15, 3, 8, 24</column>
<column name="k_x_1_0_fu_98">9, 2, 32, 64</column>
<column name="k_y_1_0_fu_90">9, 2, 32, 64</column>
<column name="ofm_x_1_0_fu_86">9, 2, 32, 64</column>
<column name="ofm_y_1_0_fu_82">9, 2, 32, 64</column>
<column name="out_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="read_block_1_0_fu_106">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln220_reg_899">2, 0, 2, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="count_simd_1_0_fu_102">32, 0, 32, 0</column>
<column name="counter_internal_blo_fu_118">32, 0, 32, 0</column>
<column name="current_block_write_s_fu_110">32, 0, 32, 0</column>
<column name="current_line_1_0_fu_114">32, 0, 32, 0</column>
<column name="i_0_0_reg_275">12, 0, 12, 0</column>
<column name="icmp_ln198_reg_891">1, 0, 1, 0</column>
<column name="icmp_ln214_reg_895">1, 0, 1, 0</column>
<column name="inp_15_0_fu_94">32, 0, 32, 0</column>
<column name="k_x_1_0_fu_98">32, 0, 32, 0</column>
<column name="k_y_1_0_fu_90">32, 0, 32, 0</column>
<column name="ofm_x_1_0_fu_86">32, 0, 32, 0</column>
<column name="ofm_y_1_0_fu_82">32, 0, 32, 0</column>
<column name="read_block_1_0_fu_106">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="in_V_V_TDATA">in, 16, axis, in_V_V, pointer</column>
<column name="in_V_V_TVALID">in, 1, axis, in_V_V, pointer</column>
<column name="in_V_V_TREADY">out, 1, axis, in_V_V, pointer</column>
<column name="out_V_V_TDATA">out, 16, axis, out_V_V, pointer</column>
<column name="out_V_V_TVALID">out, 1, axis, out_V_V, pointer</column>
<column name="out_V_V_TREADY">in, 1, axis, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
