// Seed: 2672743247
module module_0 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd62
) (
    _id_1[id_2 : 1'b0],
    _id_2
);
  output wire _id_2;
  input logic [7:0] _id_1;
  assign id_2 = id_1;
  assign module_1.id_3 = 0;
  if (1) begin : LABEL_0
    begin : LABEL_1
      assign id_2 = id_1;
    end
    assign id_2 = id_1;
  end else reg [-1 'b0 : (  id_1  )] id_3;
  always_comb id_3 = 1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd35
) (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri0 id_4
);
  logic _id_6;
  ;
  assign id_6 = id_4;
  wire [-1 : id_6  ||  1] id_7;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
