"filename", "language", "Verilog", "Python", "C++", "comment", "blank", "total"
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\CP0.v", "Verilog", 52, 0, 0, 4, 9, 65
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\CPU.v", "Verilog", 397, 0, 0, 15, 50, 462
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\CTR.v", "Verilog", 223, 0, 0, 10, 28, 261
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\D2E.v", "Verilog", 53, 0, 0, 0, 6, 59
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\D_CMP.v", "Verilog", 23, 0, 0, 0, 2, 25
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\D_EXT.v", "Verilog", 17, 0, 0, 0, 4, 21
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\D_NPC.v", "Verilog", 38, 0, 0, 3, 5, 46
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\D_RF.v", "Verilog", 51, 0, 0, 3, 7, 61
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\E2M.v", "Verilog", 61, 0, 0, 0, 6, 67
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\E_ALU.v", "Verilog", 55, 0, 0, 3, 8, 66
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\E_MDU.v", "Verilog", 107, 0, 0, 1, 8, 116
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\F2D.v", "Verilog", 33, 0, 0, 0, 5, 38
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\F_IFU.v", "Verilog", 34, 0, 0, 1, 8, 43
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\M2W.v", "Verilog", 64, 0, 0, 0, 4, 68
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\M_CHK.v", "Verilog", 20, 0, 0, 0, 5, 25
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\M_DM.v", "Verilog", 120, 0, 0, 6, 15, 141
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\STL.v", "Verilog", 114, 0, 0, 4, 17, 135
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\const.v", "Verilog", 159, 0, 0, 13, 4, 176
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\mips.v", "Verilog", 67, 0, 0, 0, 8, 75
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\mips_tb.v", "Verilog", 72, 0, 0, 22, 26, 120
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\run.py", "Python", 0, 230, 0, 2, 13, 245
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\test_gen.cpp", "C++", 0, 0, 207, 3, 2, 212
"c:\Users\86135\Desktop\CO_blogs\self\2021_computer_architecture\test_demo\test_p7\test_cmp1.2\mips1\src\timer.v", "Verilog", 63, 0, 0, 1, 9, 73
"Total", "-", 1823, 230, 207, 91, 249, 2600