module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
);reg[3:0]Q[2:0]; 
    assign c_enable[0]=~reset;
    bcdcount counter0 (clk, reset, c_enable[0],Q[0]);
    assign c_enable[1]=(Q[0]==9)?1'b1:1'b0;
    bcdcount counter1 (clk, reset, c_enable[1],Q[1]);
    assign c_enable[2]=(&c_enable[1:0])&&(Q[1]==4'b1001);
    bcdcount counter2 (clk, reset, c_enable[2],Q[2]);
    assign OneHertz=&c_enable[2:0]&&Q[2]==4'b1001;
    

endmodule
