\hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef}{}\doxysection{\+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def Struct Reference}
\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef}\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a06318befe394391fa5128ad145c93646}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+N\+U\+M\+\_\+\+L\+A\+N\+ES}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a45fd331b91f7cf5e0153f23e03ad2b39}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+\_\+\+P\+RE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3aeb2cc087028d4b3fa3a65435cf16f5}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+\_\+\+P\+O\+ST}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a253a7475811b9f2ecc0ac43a0f6e291b}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+X\+\_\+\+G\+AP}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ab79e89af6138de064588f736cec6fac0}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+\_\+\+C\+L\+K\+\_\+\+G\+AP}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a0855a75fc63e27e09234fcb2fbb01f15}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+H\+S\+\_\+\+C\+LK}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a06f5c809a2c5b86961025982a198dd17}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+W\+A\+K\+E\+UP}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a139d4ef8e69aaea39519c54e9d67ddc9}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_afd84f060e82cb61c28e4a5c2dd743d6c}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+E\+N\+A\+B\+LE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a7b21d46d82958250359118ec4fe2bf5e}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+A\+C\+T\+I\+VE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a5be2e8e5690ad03536663f34f976e6a7}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+A\+C\+T\+I\+VE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a8a8214e55b8e2d724b76329ec9a8b60c}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I\+R\+Q\+\_\+\+S\+T\+A\+T\+US}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3e3b59ac5eee7d6f2256d2e85443ae41}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+N\+A\+B\+LE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a37641c99cba0ca9bc57ba688643d8433}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+S\+I2\+T\+X\+\_\+\+I\+R\+Q\+\_\+\+C\+LR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a15fbb7f981a907873aff8c6dde34d0f0}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+L\+A\+N\+E\+\_\+\+EN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a87dbd6ad41bf80b4817aa51511f458fc}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+D\+A\+T\+A\+\_\+\+L\+A\+N\+E\+\_\+\+EN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_af937880668bafedf3942fcb22131b9c4}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+C\+P\+H\+Y\+\_\+\+EN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a89ae5d65900f5b718430908eb5638ede}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+P\+P\+I\+\_\+16\+\_\+\+EN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a6bd1802df8f2686d168ff47da388c08b}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+I\+N\+T\+E\+R\+F\+A\+C\+E\+\_\+\+EN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a4dfa7f7c9770e2ad6365accd9bfbd12f}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+V\+C\+X\+\_\+\+EN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a42f2af597e228508048eefffc692027f}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+S\+K\+E\+W\+\_\+\+C\+A\+L\+\_\+\+C\+F\+G\+\_\+\+S\+K\+E\+W\+C\+A\+L\+\_\+\+T\+I\+M\+E\+\_\+I}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a44b70cb4dfc28bf059d38fd1b1e8a0c8}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+S\+K\+E\+W\+\_\+\+C\+A\+L\+\_\+\+C\+F\+G\+\_\+\+S\+K\+E\+W\+C\+A\+L\+\_\+\+T\+I\+M\+E\+\_\+P}}
\item 
\mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3309ff1af1842cd322ad357d891edb04}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3309ff1af1842cd322ad357d891edb04}} 
volatile const uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}8\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a494b3b8412b010ab49016f031818af69}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+P\+D\+\_\+\+P\+LL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a7953acda5ec39e23e74d1f5cb18c5ba2}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+U\+L\+P\+S\+\_\+\+P\+L\+L\+\_\+\+C\+T\+RL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a4b1fd8e308307e979ab9ae1e10770b95}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+P\+D\+\_\+\+P\+HY}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ae1ae9b81b2b1bb1e5672b1716c7ff688}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+U\+L\+P\+S\+\_\+\+P\+H\+Y\+\_\+\+C\+T\+RL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a29e4a9eff8f2e13e45bffdcd02aeca06}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+S\+T\+\_\+\+P\+LL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a8c19472ac01013bf9cb1c88bb61c782a}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+CN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a63f6cca43262308a50eab474ee03de18}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+CM}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a97dd909e3ffd1075a34d7ed4b116093b}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+CO}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a5515a291ea70beaeabd8ffc8558f7181}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+L\+O\+C\+K\+\_\+\+B\+YP}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_af0a4b36b706c0425eba73cd1f6ac5a94}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+\+P\+LL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a47e09f94949bec8b7540322f2855567a}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+A\+T\+CH}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_aa6210625a126027d9262f4e58c66b82e}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+X\+\_\+\+R\+C\+AL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a07892afa379acd14986e57e97b9f275c}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+A\+U\+T\+O\+\_\+\+P\+D\+\_\+\+EN}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ad60f95dd49cffe9d43e5897718924efd}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+E\+N\+BL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_aa6f6dc4adf5639d2d9c2f9f7d2d489fd}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+L\+O\+CK}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a75e540beb2b894939eeb4ade6eb33db8}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+Z\+E\+RO}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a755fce052d0eeb211309fcfa4193d2df}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+C\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+Z\+E\+RO}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_abb0e9b0647a2d58aa266ca0af30b1995}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+T\+R\+A\+IL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a20ac4d796b808708970989f2def9b4b8}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+C\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+T\+R\+A\+IL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a02b69c8fd377adb4c425928e68ef765a}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+P\+R\+E\+P\+A\+RE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a036f7157f5d7b761c880a32efaac1b4b}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+C\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+P\+R\+E\+P\+A\+RE}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a2527786334409679c0c300880065dd0e}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N0}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ada9d7aa40e75dc16fa7f78cc45dced19}{C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a15fbb7f981a907873aff8c6dde34d0f0}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a15fbb7f981a907873aff8c6dde34d0f0}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_CLK\_LANE\_EN@{CSI2\_TX\_BASE\_CFG\_CLK\_LANE\_EN}}
\index{CSI2\_TX\_BASE\_CFG\_CLK\_LANE\_EN@{CSI2\_TX\_BASE\_CFG\_CLK\_LANE\_EN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_CLK\_LANE\_EN}{CSI2\_TX\_BASE\_CFG\_CLK\_LANE\_EN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+L\+A\+N\+E\+\_\+\+EN}

38 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a0855a75fc63e27e09234fcb2fbb01f15}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a0855a75fc63e27e09234fcb2fbb01f15}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_CONTINUOUS\_HS\_CLK@{CSI2\_TX\_BASE\_CFG\_CONTINUOUS\_HS\_CLK}}
\index{CSI2\_TX\_BASE\_CFG\_CONTINUOUS\_HS\_CLK@{CSI2\_TX\_BASE\_CFG\_CONTINUOUS\_HS\_CLK}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_CONTINUOUS\_HS\_CLK}{CSI2\_TX\_BASE\_CFG\_CONTINUOUS\_HS\_CLK}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+H\+S\+\_\+\+C\+LK}

14 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_af937880668bafedf3942fcb22131b9c4}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_af937880668bafedf3942fcb22131b9c4}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_CPHY\_EN@{CSI2\_TX\_BASE\_CFG\_CPHY\_EN}}
\index{CSI2\_TX\_BASE\_CFG\_CPHY\_EN@{CSI2\_TX\_BASE\_CFG\_CPHY\_EN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_CPHY\_EN}{CSI2\_TX\_BASE\_CFG\_CPHY\_EN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+C\+P\+H\+Y\+\_\+\+EN}

40 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a87dbd6ad41bf80b4817aa51511f458fc}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a87dbd6ad41bf80b4817aa51511f458fc}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_DATA\_LANE\_EN@{CSI2\_TX\_BASE\_CFG\_DATA\_LANE\_EN}}
\index{CSI2\_TX\_BASE\_CFG\_DATA\_LANE\_EN@{CSI2\_TX\_BASE\_CFG\_DATA\_LANE\_EN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_DATA\_LANE\_EN}{CSI2\_TX\_BASE\_CFG\_DATA\_LANE\_EN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+D\+A\+T\+A\+\_\+\+L\+A\+N\+E\+\_\+\+EN}

3C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a06318befe394391fa5128ad145c93646}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a06318befe394391fa5128ad145c93646}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_NUM\_LANES@{CSI2\_TX\_BASE\_CFG\_NUM\_LANES}}
\index{CSI2\_TX\_BASE\_CFG\_NUM\_LANES@{CSI2\_TX\_BASE\_CFG\_NUM\_LANES}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_NUM\_LANES}{CSI2\_TX\_BASE\_CFG\_NUM\_LANES}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+N\+U\+M\+\_\+\+L\+A\+N\+ES}

0 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a6bd1802df8f2686d168ff47da388c08b}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a6bd1802df8f2686d168ff47da388c08b}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_PACKET\_INTERFACE\_EN@{CSI2\_TX\_BASE\_CFG\_PACKET\_INTERFACE\_EN}}
\index{CSI2\_TX\_BASE\_CFG\_PACKET\_INTERFACE\_EN@{CSI2\_TX\_BASE\_CFG\_PACKET\_INTERFACE\_EN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_PACKET\_INTERFACE\_EN}{CSI2\_TX\_BASE\_CFG\_PACKET\_INTERFACE\_EN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+I\+N\+T\+E\+R\+F\+A\+C\+E\+\_\+\+EN}

48 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a89ae5d65900f5b718430908eb5638ede}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a89ae5d65900f5b718430908eb5638ede}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_PPI\_16\_EN@{CSI2\_TX\_BASE\_CFG\_PPI\_16\_EN}}
\index{CSI2\_TX\_BASE\_CFG\_PPI\_16\_EN@{CSI2\_TX\_BASE\_CFG\_PPI\_16\_EN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_PPI\_16\_EN}{CSI2\_TX\_BASE\_CFG\_PPI\_16\_EN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+P\+P\+I\+\_\+16\+\_\+\+EN}

44 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ab79e89af6138de064588f736cec6fac0}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ab79e89af6138de064588f736cec6fac0}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_T\_CLK\_GAP@{CSI2\_TX\_BASE\_CFG\_T\_CLK\_GAP}}
\index{CSI2\_TX\_BASE\_CFG\_T\_CLK\_GAP@{CSI2\_TX\_BASE\_CFG\_T\_CLK\_GAP}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_T\_CLK\_GAP}{CSI2\_TX\_BASE\_CFG\_T\_CLK\_GAP}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+\_\+\+C\+L\+K\+\_\+\+G\+AP}

10 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3aeb2cc087028d4b3fa3a65435cf16f5}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3aeb2cc087028d4b3fa3a65435cf16f5}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_T\_POST@{CSI2\_TX\_BASE\_CFG\_T\_POST}}
\index{CSI2\_TX\_BASE\_CFG\_T\_POST@{CSI2\_TX\_BASE\_CFG\_T\_POST}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_T\_POST}{CSI2\_TX\_BASE\_CFG\_T\_POST}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+\_\+\+P\+O\+ST}

8 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a45fd331b91f7cf5e0153f23e03ad2b39}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a45fd331b91f7cf5e0153f23e03ad2b39}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_T\_PRE@{CSI2\_TX\_BASE\_CFG\_T\_PRE}}
\index{CSI2\_TX\_BASE\_CFG\_T\_PRE@{CSI2\_TX\_BASE\_CFG\_T\_PRE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_T\_PRE}{CSI2\_TX\_BASE\_CFG\_T\_PRE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+\_\+\+P\+RE}

4 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a06f5c809a2c5b86961025982a198dd17}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a06f5c809a2c5b86961025982a198dd17}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_TWAKEUP@{CSI2\_TX\_BASE\_CFG\_TWAKEUP}}
\index{CSI2\_TX\_BASE\_CFG\_TWAKEUP@{CSI2\_TX\_BASE\_CFG\_TWAKEUP}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_TWAKEUP}{CSI2\_TX\_BASE\_CFG\_TWAKEUP}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+W\+A\+K\+E\+UP}

18 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a253a7475811b9f2ecc0ac43a0f6e291b}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a253a7475811b9f2ecc0ac43a0f6e291b}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_TX\_GAP@{CSI2\_TX\_BASE\_CFG\_TX\_GAP}}
\index{CSI2\_TX\_BASE\_CFG\_TX\_GAP@{CSI2\_TX\_BASE\_CFG\_TX\_GAP}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_TX\_GAP}{CSI2\_TX\_BASE\_CFG\_TX\_GAP}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+T\+X\+\_\+\+G\+AP}

C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a4dfa7f7c9770e2ad6365accd9bfbd12f}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a4dfa7f7c9770e2ad6365accd9bfbd12f}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CFG\_VCX\_EN@{CSI2\_TX\_BASE\_CFG\_VCX\_EN}}
\index{CSI2\_TX\_BASE\_CFG\_VCX\_EN@{CSI2\_TX\_BASE\_CFG\_VCX\_EN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CFG\_VCX\_EN}{CSI2\_TX\_BASE\_CFG\_VCX\_EN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+F\+G\+\_\+\+V\+C\+X\+\_\+\+EN}

4C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a37641c99cba0ca9bc57ba688643d8433}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a37641c99cba0ca9bc57ba688643d8433}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_CSI2TX\_IRQ\_CLR@{CSI2\_TX\_BASE\_CSI2TX\_IRQ\_CLR}}
\index{CSI2\_TX\_BASE\_CSI2TX\_IRQ\_CLR@{CSI2\_TX\_BASE\_CSI2TX\_IRQ\_CLR}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_CSI2TX\_IRQ\_CLR}{CSI2\_TX\_BASE\_CSI2TX\_IRQ\_CLR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+C\+S\+I2\+T\+X\+\_\+\+I\+R\+Q\+\_\+\+C\+LR}

34 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3e3b59ac5eee7d6f2256d2e85443ae41}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a3e3b59ac5eee7d6f2256d2e85443ae41}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_IRQ\_ENABLE@{CSI2\_TX\_BASE\_IRQ\_ENABLE}}
\index{CSI2\_TX\_BASE\_IRQ\_ENABLE@{CSI2\_TX\_BASE\_IRQ\_ENABLE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_IRQ\_ENABLE}{CSI2\_TX\_BASE\_IRQ\_ENABLE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+N\+A\+B\+LE}

30 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a8a8214e55b8e2d724b76329ec9a8b60c}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a8a8214e55b8e2d724b76329ec9a8b60c}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_IRQ\_STATUS@{CSI2\_TX\_BASE\_IRQ\_STATUS}}
\index{CSI2\_TX\_BASE\_IRQ\_STATUS@{CSI2\_TX\_BASE\_IRQ\_STATUS}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_IRQ\_STATUS}{CSI2\_TX\_BASE\_IRQ\_STATUS}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+I\+R\+Q\+\_\+\+S\+T\+A\+T\+US}

2C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a5be2e8e5690ad03536663f34f976e6a7}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a5be2e8e5690ad03536663f34f976e6a7}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_ULPS\_ACTIVE@{CSI2\_TX\_BASE\_ULPS\_ACTIVE}}
\index{CSI2\_TX\_BASE\_ULPS\_ACTIVE@{CSI2\_TX\_BASE\_ULPS\_ACTIVE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_ULPS\_ACTIVE}{CSI2\_TX\_BASE\_ULPS\_ACTIVE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+A\+C\+T\+I\+VE}

28 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a7b21d46d82958250359118ec4fe2bf5e}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a7b21d46d82958250359118ec4fe2bf5e}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_ULPS\_CLK\_ACTIVE@{CSI2\_TX\_BASE\_ULPS\_CLK\_ACTIVE}}
\index{CSI2\_TX\_BASE\_ULPS\_CLK\_ACTIVE@{CSI2\_TX\_BASE\_ULPS\_CLK\_ACTIVE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_ULPS\_CLK\_ACTIVE}{CSI2\_TX\_BASE\_ULPS\_CLK\_ACTIVE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+A\+C\+T\+I\+VE}

24 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a139d4ef8e69aaea39519c54e9d67ddc9}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a139d4ef8e69aaea39519c54e9d67ddc9}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE@{CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE}}
\index{CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE@{CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE}{CSI2\_TX\_BASE\_ULPS\_CLK\_ENABLE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}

1C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_afd84f060e82cb61c28e4a5c2dd743d6c}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_afd84f060e82cb61c28e4a5c2dd743d6c}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_BASE\_ULPS\_ENABLE@{CSI2\_TX\_BASE\_ULPS\_ENABLE}}
\index{CSI2\_TX\_BASE\_ULPS\_ENABLE@{CSI2\_TX\_BASE\_ULPS\_ENABLE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_BASE\_ULPS\_ENABLE}{CSI2\_TX\_BASE\_ULPS\_ENABLE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+L\+P\+S\+\_\+\+E\+N\+A\+B\+LE}

20 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a07892afa379acd14986e57e97b9f275c}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a07892afa379acd14986e57e97b9f275c}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_AUTO\_PD\_EN@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_AUTO\_PD\_EN}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_AUTO\_PD\_EN@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_AUTO\_PD\_EN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_AUTO\_PD\_EN}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_AUTO\_PD\_EN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+A\+U\+T\+O\+\_\+\+P\+D\+\_\+\+EN}

90 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_af0a4b36b706c0425eba73cd1f6ac5a94}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_af0a4b36b706c0425eba73cd1f6ac5a94}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_BYPASS\_PLL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_BYPASS\_PLL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_BYPASS\_PLL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_BYPASS\_PLL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_BYPASS\_PLL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_BYPASS\_PLL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+\+P\+LL}

84 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a63f6cca43262308a50eab474ee03de18}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a63f6cca43262308a50eab474ee03de18}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CM@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CM}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CM@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CM}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CM}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CM}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+CM}

78 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a8c19472ac01013bf9cb1c88bb61c782a}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a8c19472ac01013bf9cb1c88bb61c782a}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CN@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CN}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CN@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CN}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CN}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CN}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+CN}

74 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a97dd909e3ffd1075a34d7ed4b116093b}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a97dd909e3ffd1075a34d7ed4b116093b}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CO@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CO}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CO@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CO}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CO}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_CO}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+CO}

7C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_aa6f6dc4adf5639d2d9c2f9f7d2d489fd}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_aa6f6dc4adf5639d2d9c2f9f7d2d489fd}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+L\+O\+CK}

98 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a5515a291ea70beaeabd8ffc8558f7181}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a5515a291ea70beaeabd8ffc8558f7181}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_BYP@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_BYP}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_BYP@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_BYP}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_BYP}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_BYP}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+L\+O\+C\+K\+\_\+\+B\+YP}

80 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a47e09f94949bec8b7540322f2855567a}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a47e09f94949bec8b7540322f2855567a}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_LATCH@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_LATCH}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_LATCH@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_LATCH}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_LATCH}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_LOCK\_LATCH}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+A\+T\+CH}

88 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a02b69c8fd377adb4c425928e68ef765a}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a02b69c8fd377adb4c425928e68ef765a}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_PREPARE@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_PREPARE}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_PREPARE@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_PREPARE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_PREPARE}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_PREPARE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+P\+R\+E\+P\+A\+RE}

AC No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_abb0e9b0647a2d58aa266ca0af30b1995}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_abb0e9b0647a2d58aa266ca0af30b1995}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_TRAIL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_TRAIL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_TRAIL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_TRAIL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_TRAIL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_TRAIL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+T\+R\+A\+IL}

A4 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a75e540beb2b894939eeb4ade6eb33db8}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a75e540beb2b894939eeb4ade6eb33db8}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_ZERO@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_ZERO}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_ZERO@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_ZERO}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_ZERO}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_M\_PRG\_HS\_ZERO}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+Z\+E\+RO}

9C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a036f7157f5d7b761c880a32efaac1b4b}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a036f7157f5d7b761c880a32efaac1b4b}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_PREPARE@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_PREPARE}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_PREPARE@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_PREPARE}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_PREPARE}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_PREPARE}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+C\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+P\+R\+E\+P\+A\+RE}

B0 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a20ac4d796b808708970989f2def9b4b8}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a20ac4d796b808708970989f2def9b4b8}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_TRAIL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_TRAIL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_TRAIL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_TRAIL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_TRAIL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_TRAIL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+C\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+T\+R\+A\+IL}

A8 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a755fce052d0eeb211309fcfa4193d2df}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a755fce052d0eeb211309fcfa4193d2df}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_ZERO@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_ZERO}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_ZERO@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_ZERO}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_ZERO}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_MC\_PRG\_HS\_ZERO}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+M\+C\+\_\+\+P\+R\+G\+\_\+\+H\+S\+\_\+\+Z\+E\+RO}

A0 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a4b1fd8e308307e979ab9ae1e10770b95}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a4b1fd8e308307e979ab9ae1e10770b95}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PHY@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PHY}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PHY@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PHY}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PHY}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PHY}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+P\+D\+\_\+\+P\+HY}

68 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a494b3b8412b010ab49016f031818af69}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a494b3b8412b010ab49016f031818af69}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PLL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PLL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PLL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PLL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PLL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_PD\_PLL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+P\+D\+\_\+\+P\+LL}

60 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ad60f95dd49cffe9d43e5897718924efd}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ad60f95dd49cffe9d43e5897718924efd}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_ENBL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_ENBL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_ENBL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_ENBL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_ENBL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_ENBL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+E\+N\+BL}

94 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a2527786334409679c0c300880065dd0e}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a2527786334409679c0c300880065dd0e}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN0@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN0}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN0@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN0}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN0}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN0}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N0}

B4 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ada9d7aa40e75dc16fa7f78cc45dced19}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ada9d7aa40e75dc16fa7f78cc45dced19}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1}

B8 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a29e4a9eff8f2e13e45bffdcd02aeca06}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a29e4a9eff8f2e13e45bffdcd02aeca06}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TST\_PLL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TST\_PLL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TST\_PLL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TST\_PLL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TST\_PLL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TST\_PLL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+S\+T\+\_\+\+P\+LL}

70 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_aa6210625a126027d9262f4e58c66b82e}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_aa6210625a126027d9262f4e58c66b82e}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TX\_RCAL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TX\_RCAL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TX\_RCAL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TX\_RCAL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TX\_RCAL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TX\_RCAL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+X\+\_\+\+R\+C\+AL}

8C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ae1ae9b81b2b1bb1e5672b1716c7ff688}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_ae1ae9b81b2b1bb1e5672b1716c7ff688}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PHY\_CTRL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PHY\_CTRL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PHY\_CTRL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PHY\_CTRL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PHY\_CTRL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PHY\_CTRL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+U\+L\+P\+S\+\_\+\+P\+H\+Y\+\_\+\+C\+T\+RL}

6C No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a7953acda5ec39e23e74d1f5cb18c5ba2}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a7953acda5ec39e23e74d1f5cb18c5ba2}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PLL\_CTRL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PLL\_CTRL}}
\index{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PLL\_CTRL@{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PLL\_CTRL}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PLL\_CTRL}{CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_ULPS\_PLL\_CTRL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+U\+L\+P\+S\+\_\+\+P\+L\+L\+\_\+\+C\+T\+RL}

64 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a42f2af597e228508048eefffc692027f}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a42f2af597e228508048eefffc692027f}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_I@{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_I}}
\index{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_I@{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_I}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_I}{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_I}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+S\+K\+E\+W\+\_\+\+C\+A\+L\+\_\+\+C\+F\+G\+\_\+\+S\+K\+E\+W\+C\+A\+L\+\_\+\+T\+I\+M\+E\+\_\+I}

50 No description provided \mbox{\Hypertarget{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a44b70cb4dfc28bf059d38fd1b1e8a0c8}\label{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef_a44b70cb4dfc28bf059d38fd1b1e8a0c8}} 
\index{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}!CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_P@{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_P}}
\index{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_P@{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_P}!\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef@{\_ADI\_CSI2\_REGSPEC\_TOP\_CPU0\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_P}{CSI2\_TX\_SKEW\_CAL\_CFG\_SKEWCAL\_TIME\_P}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+Type\+Def\+::\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+S\+K\+E\+W\+\_\+\+C\+A\+L\+\_\+\+C\+F\+G\+\_\+\+S\+K\+E\+W\+C\+A\+L\+\_\+\+T\+I\+M\+E\+\_\+P}

54 No description provided 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
newton\+\_\+device.\+h\end{DoxyCompactItemize}
