$date
	Sun Aug 18 20:11:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_or8way $end
$var wire 1 ! y $end
$var reg 8 " a [7:0] $end
$scope module uut $end
$var wire 8 # a [7:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10
1!
b1 "
b1 #
#20
b10101010 "
b10101010 #
#30
b11111111 "
b11111111 #
#40
