{
  "module_name": "au8830.h",
  "hash_id": "e22efc11793bf0156f53356b9a9f483f020650ac899d47d24a1c0bf91c6749a6",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/au88x0/au8830.h",
  "human_readable_source": " \n \n\n#define CHIP_AU8830\n\n#define CARD_NAME \"Aureal Vortex 2\"\n#define CARD_NAME_SHORT \"au8830\"\n\n#define NR_ADB 0x20\n#define NR_SRC 0x10\n#define NR_A3D 0x10\n#define NR_MIXIN 0x20\n#define NR_MIXOUT 0x10\n#define NR_WT 0x40\n\n \n#define VORTEX_ADBDMA_STAT 0x27e00\t \n#define\t\tPOS_MASK 0x00000fff\n#define     POS_SHIFT 0x0\n#define \tADB_SUBBUF_MASK 0x00003000\t \n#define     ADB_SUBBUF_SHIFT 0xc\t \n#define VORTEX_ADBDMA_CTRL 0x27a00\t \n#define\t\tOFFSET_MASK 0x00000fff\n#define     OFFSET_SHIFT 0x0\n#define\t\tIE_MASK 0x00001000\t \n#define     IE_SHIFT 0xc\n#define     DIR_MASK 0x00002000\t \n#define     DIR_SHIFT 0xd\n#define\t\tFMT_MASK 0x0003c000\n#define\t\tFMT_SHIFT 0xe\n#define\t\tADB_FIFO_EN_SHIFT\t0x15\n#define\t\tADB_FIFO_EN\t\t\t(1 << 0x15)\n\n#define VORTEX_ADBDMA_BUFCFG0 0x27800\n#define VORTEX_ADBDMA_BUFCFG1 0x27804\n#define VORTEX_ADBDMA_BUFBASE 0x27400\n#define VORTEX_ADBDMA_START 0x27c00\t \n\n#define VORTEX_ADBDMA_STATUS 0x27A90\t \n \n \n\n \n#define VORTEX_ENGINE_CTRL 0x27ae8\n#define \tENGINE_INIT 0x1380000\n\n \n#define VORTEX_WTDMA_CTRL 0x27900\t \n#define VORTEX_WTDMA_STAT 0x27d00\t \n#define     WT_SUBBUF_MASK 0x3\n#define     WT_SUBBUF_SHIFT 0xc\n#define VORTEX_WTDMA_BUFBASE 0x27000\n#define VORTEX_WTDMA_BUFCFG0 0x27600\n#define VORTEX_WTDMA_BUFCFG1 0x27604\n#define VORTEX_WTDMA_START 0x27b00\t \n\n \n#define VORTEX_ADB_SR 0x28400\t \n#define VORTEX_ADB_RTBASE 0x28000\n#define VORTEX_ADB_RTBASE_COUNT 173\n#define VORTEX_ADB_CHNBASE 0x282b4\n#define VORTEX_ADB_CHNBASE_COUNT 24\n#define \tROUTE_MASK\t0xffff\n#define\t\tSOURCE_MASK\t0xff00\n#define     ADB_MASK   0xff\n#define\t\tADB_SHIFT 0x8\n \n#define\t\tOFFSET_ADBDMA\t0x00\n#define\t\tOFFSET_ADBDMAB\t0x20\n#define\t\tOFFSET_SRCIN\t0x40\n#define\t\tOFFSET_SRCOUT\t0x20\t \n#define\t\tOFFSET_MIXIN\t0x50\t \n#define\t\tOFFSET_MIXOUT\t0x30\t \n#define\t\tOFFSET_CODECIN\t0x70  \t \n#define\t\tOFFSET_CODECOUT\t0x88  \t \n#define\t\tOFFSET_SPORTIN\t0x78\t \n#define\t\tOFFSET_SPORTOUT\t0x90\t \n#define\t\tOFFSET_SPDIFIN\t0x7A\t \n#define\t\tOFFSET_SPDIFOUT\t0x92\t \n#define\t\tOFFSET_AC98IN\t0x7c\t \n#define\t\tOFFSET_AC98OUT\t0x94\t \n#define\t\tOFFSET_EQIN\t\t0xa0\t \n#define\t\tOFFSET_EQOUT\t0x7e  \t \n#define\t\tOFFSET_A3DIN\t0x70\t \n#define\t\tOFFSET_A3DOUT\t0xA6\t \n#define\t\tOFFSET_WT0\t\t0x40\t \n#define\t\tOFFSET_WT1\t\t0x80\t \n \n \n#define\t\tOFFSET_XTALKOUT\t0x66\t \n#define\t\tOFFSET_XTALKIN\t0x96\t \n#define\t\tOFFSET_EFXOUT\t0x68\t \n#define\t\tOFFSET_EFXIN\t0x80\t \n\n \n#define ADB_DMA(x) (x)\n#define ADB_SRCOUT(x) (x + OFFSET_SRCOUT)\n#define ADB_SRCIN(x) (x + OFFSET_SRCIN)\n#define ADB_MIXOUT(x) (x + OFFSET_MIXOUT)\n#define ADB_MIXIN(x) (x + OFFSET_MIXIN)\n#define ADB_CODECIN(x) (x + OFFSET_CODECIN)\n#define ADB_CODECOUT(x) (x + OFFSET_CODECOUT)\n#define ADB_SPORTIN(x) (x + OFFSET_SPORTIN)\n#define ADB_SPORTOUT(x) (x + OFFSET_SPORTOUT)\n#define ADB_SPDIFIN(x)\t(x + OFFSET_SPDIFIN)\n#define ADB_SPDIFOUT(x)\t(x + OFFSET_SPDIFOUT)\n#define ADB_EQIN(x) (x + OFFSET_EQIN)\n#define ADB_EQOUT(x) (x + OFFSET_EQOUT)\n#define ADB_A3DOUT(x) (x + OFFSET_A3DOUT)\t \n#define ADB_A3DIN(x) (x + OFFSET_A3DIN)\n\n#define ADB_WTOUT(x,y) (((x)==0)?((y) + OFFSET_WT0):((y) + OFFSET_WT1))\n#define ADB_XTALKIN(x) ((x) + OFFSET_XTALKIN)\n#define ADB_XTALKOUT(x) ((x) + OFFSET_XTALKOUT)\n\n#define MIX_DEFIGAIN 0x08\n#define MIX_DEFOGAIN 0x08\t \n\n \n#define VORTEX_MIXER_SR 0x21f00\n#define VORTEX_MIXER_CLIP 0x21f80\n#define VORTEX_MIXER_CHNBASE 0x21e40\n#define VORTEX_MIXER_RTBASE 0x21e00\n#define \tMIXER_RTBASE_SIZE 0x38\n#define VORTEX_MIX_ENIN 0x21a00\t \n#define VORTEX_MIX_SMP 0x21c00\t \n\n \n#define VORTEX_MIX_INVOL_B 0x20000\t \n#define VORTEX_MIX_VOL_B 0x20800\t \n#define VORTEX_MIX_INVOL_A 0x21000\t \n#define VORTEX_MIX_VOL_A 0x21800\t \n\n#define \tVOL_MIN 0x80\t \n#define\t\tVOL_MAX 0x7f\t \n\n \n#define VORTEX_SRC_CHNBASE\t\t0x26c40\n#define VORTEX_SRC_RTBASE\t\t0x26c00\n#define VORTEX_SRCBLOCK_SR\t\t0x26cc0\n#define VORTEX_SRC_SOURCE\t\t0x26cc4\n#define VORTEX_SRC_SOURCESIZE\t0x26cc8\n \n\n#define VORTEX_SRC_CONVRATIO\t0x26e40\n#define VORTEX_SRC_DRIFT0\t\t0x26e80\n#define VORTEX_SRC_DRIFT1\t\t0x26ec0\n#define VORTEX_SRC_DRIFT2\t\t0x26f40\n#define VORTEX_SRC_U0\t\t\t0x26e00\n#define\t\tU0_SLOWLOCK\t\t0x200\n#define VORTEX_SRC_U1\t\t\t0x26f00\n#define VORTEX_SRC_U2\t\t\t0x26f80\n#define VORTEX_SRC_DATA\t\t\t0x26800\t \n#define VORTEX_SRC_DATA0\t\t0x26000\n\n \n#define VORTEX_FIFO_ADBCTRL 0x16100\t \n#define VORTEX_FIFO_WTCTRL 0x16000\n#define\t\tFIFO_RDONLY\t0x00000001\n#define\t\tFIFO_CTRL\t0x00000002\t \n#define\t\tFIFO_VALID\t0x00000010\n#define \tFIFO_EMPTY\t0x00000020\n#define\t\tFIFO_U0\t\t0x00002000\t \n#define\t\tFIFO_U1\t\t0x00040000\n#define\t\tFIFO_SIZE_BITS 6\n#define\t\tFIFO_SIZE\t(1<<(FIFO_SIZE_BITS))\t\n#define \tFIFO_MASK\t(FIFO_SIZE-1)\t\n#define \tFIFO_BITS\t0x1c400000\n#define VORTEX_FIFO_ADBDATA 0x14000\n#define VORTEX_FIFO_WTDATA 0x10000\n\n#define VORTEX_FIFO_GIRT\t0x17000\t \n#define\t\tGIRT_COUNT\t3\n\n \n\n#define VORTEX_CODEC_CHN 0x29080\t \n\n#define VORTEX_CODEC_CTRL 0x29184\n#define VORTEX_CODEC_IO 0x29188\n\n#define VORTEX_CODEC_SPORTCTRL 0x2918c\n\n#define VORTEX_CODEC_EN 0x29190\n#define\t\tEN_AUDIO0\t\t0x00000300\n#define\t\tEN_MODEM\t\t0x00000c00\n#define\t\tEN_AUDIO1\t\t0x00003000\n#define\t\tEN_SPORT\t\t0x00030000\n#define\t\tEN_SPDIF\t\t0x000c0000\n#define\t\tEN_CODEC\t\t(EN_AUDIO1 | EN_AUDIO0)\n\n#define VORTEX_SPDIF_SMPRATE\t0x29194\n\n#define VORTEX_SPDIF_FLAGS\t\t0x2205c\n#define VORTEX_SPDIF_CFG0\t\t0x291D0\t \n#define VORTEX_SPDIF_CFG1\t\t0x291D4\n\n#define VORTEX_SMP_TIME\t\t\t0x29198\t \n#define VORTEX_SMP_TIMER\t\t0x2919c\n#define VORTEX_CODEC2_CTRL\t\t0x291a0\n\n#define VORTEX_MODEM_CTRL\t\t0x291ac\n\n \n#define VORTEX_IRQ_SOURCE 0x2a000\t \n#define VORTEX_IRQ_CTRL 0x2a004\t \n\n\n#define VORTEX_STAT\t\t0x2a008\t \n#define \tSTAT_IRQ\t0x00000001\t \n\n#define VORTEX_CTRL\t\t0x2a00c\n#define \tCTRL_MIDI_EN\t0x00000001\n#define \tCTRL_MIDI_PORT\t0x00000060\n#define \tCTRL_GAME_EN\t0x00000008\n#define \tCTRL_GAME_PORT\t0x00000e00\n#define \tCTRL_IRQ_ENABLE\t0x00004000\n#define\t\tCTRL_SPDIF\t\t0x00000000\t \n#define \tCTRL_SPORT\t\t0x00200000\n#define \tCTRL_RST\t\t0x00800000\n#define \tCTRL_UNKNOWN\t0x01000000\n\n \n#define VORTEX_IRQ_STAT 0x2919c\n\n\t\t      \n\n#define VORTEX_GAME_LEGACY 0x28808\n#define VORTEX_CTRL2 0x2880c\n#define\t\tCTRL2_GAME_ADCMODE 0x40\n#define VORTEX_GAME_AXIS 0x28810\t \n#define\t\tAXIS_SIZE 4\n#define\t\tAXIS_RANGE 0x1fff\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}