# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_dds_compiler_1_0/sim/design_1_dds_compiler_1_0.vhd" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd" \

# Do not sort compile order
nosort
