--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab10_kjb5568_rjl5336.twx lab10_kjb5568_rjl5336.ncd -o
lab10_kjb5568_rjl5336.twr lab10_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab10_kjb5568_rjl5336.ncd
Physical constraint file: lab10_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 446 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.766ns.
--------------------------------------------------------------------------------

Paths for end point pulse_strobe/count_7 (SLICE_X83Y82.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_15 (FF)
  Destination:          pulse_strobe/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.162 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_15 to pulse_strobe/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y83.BQ      Tcko                  0.518   pulse_strobe/count<15>
                                                       pulse_strobe/count_15
    SLICE_X84Y82.A2      net (fanout=2)        0.814   pulse_strobe/count<15>
    SLICE_X84Y82.A       Tilo                  0.124   ANODE_5_OBUF
                                                       pulse_strobe/clear<15>1
    SLICE_X84Y80.A2      net (fanout=3)        0.826   pulse_strobe/clear<15>
    SLICE_X84Y80.A       Tilo                  0.124   pulse_strobe/count<2>
                                                       pulse_strobe/clear<15>3
    SLICE_X83Y82.A1      net (fanout=16)       1.205   strobe
    SLICE_X83Y82.CLK     Tas                   0.095   pulse_strobe/count<10>
                                                       pulse_strobe/count_7_rstpot
                                                       pulse_strobe/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (0.861ns logic, 2.845ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_14 (FF)
  Destination:          pulse_strobe/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.162 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_14 to pulse_strobe/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y83.DQ      Tcko                  0.456   pulse_strobe/count<14>
                                                       pulse_strobe/count_14
    SLICE_X84Y82.A1      net (fanout=2)        0.840   pulse_strobe/count<14>
    SLICE_X84Y82.A       Tilo                  0.124   ANODE_5_OBUF
                                                       pulse_strobe/clear<15>1
    SLICE_X84Y80.A2      net (fanout=3)        0.826   pulse_strobe/clear<15>
    SLICE_X84Y80.A       Tilo                  0.124   pulse_strobe/count<2>
                                                       pulse_strobe/clear<15>3
    SLICE_X83Y82.A1      net (fanout=16)       1.205   strobe
    SLICE_X83Y82.CLK     Tas                   0.095   pulse_strobe/count<10>
                                                       pulse_strobe/count_7_rstpot
                                                       pulse_strobe/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (0.799ns logic, 2.871ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_6 (FF)
  Destination:          pulse_strobe/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.162 - 0.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_6 to pulse_strobe/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y81.DQ      Tcko                  0.456   pulse_strobe/count<6>
                                                       pulse_strobe/count_6
    SLICE_X84Y82.A3      net (fanout=2)        0.666   pulse_strobe/count<6>
    SLICE_X84Y82.A       Tilo                  0.124   ANODE_5_OBUF
                                                       pulse_strobe/clear<15>1
    SLICE_X84Y80.A2      net (fanout=3)        0.826   pulse_strobe/clear<15>
    SLICE_X84Y80.A       Tilo                  0.124   pulse_strobe/count<2>
                                                       pulse_strobe/clear<15>3
    SLICE_X83Y82.A1      net (fanout=16)       1.205   strobe
    SLICE_X83Y82.CLK     Tas                   0.095   pulse_strobe/count<10>
                                                       pulse_strobe/count_7_rstpot
                                                       pulse_strobe/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (0.799ns logic, 2.697ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point pulse_strobe/count_8 (SLICE_X83Y82.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_15 (FF)
  Destination:          pulse_strobe/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.162 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_15 to pulse_strobe/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y83.BQ      Tcko                  0.518   pulse_strobe/count<15>
                                                       pulse_strobe/count_15
    SLICE_X84Y82.A2      net (fanout=2)        0.814   pulse_strobe/count<15>
    SLICE_X84Y82.A       Tilo                  0.124   ANODE_5_OBUF
                                                       pulse_strobe/clear<15>1
    SLICE_X84Y80.A2      net (fanout=3)        0.826   pulse_strobe/clear<15>
    SLICE_X84Y80.A       Tilo                  0.124   pulse_strobe/count<2>
                                                       pulse_strobe/clear<15>3
    SLICE_X83Y82.B1      net (fanout=16)       1.207   strobe
    SLICE_X83Y82.CLK     Tas                   0.093   pulse_strobe/count<10>
                                                       pulse_strobe/count_8_rstpot
                                                       pulse_strobe/count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (0.859ns logic, 2.847ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_14 (FF)
  Destination:          pulse_strobe/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.162 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_14 to pulse_strobe/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y83.DQ      Tcko                  0.456   pulse_strobe/count<14>
                                                       pulse_strobe/count_14
    SLICE_X84Y82.A1      net (fanout=2)        0.840   pulse_strobe/count<14>
    SLICE_X84Y82.A       Tilo                  0.124   ANODE_5_OBUF
                                                       pulse_strobe/clear<15>1
    SLICE_X84Y80.A2      net (fanout=3)        0.826   pulse_strobe/clear<15>
    SLICE_X84Y80.A       Tilo                  0.124   pulse_strobe/count<2>
                                                       pulse_strobe/clear<15>3
    SLICE_X83Y82.B1      net (fanout=16)       1.207   strobe
    SLICE_X83Y82.CLK     Tas                   0.093   pulse_strobe/count<10>
                                                       pulse_strobe/count_8_rstpot
                                                       pulse_strobe/count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (0.797ns logic, 2.873ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_6 (FF)
  Destination:          pulse_strobe/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.162 - 0.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_6 to pulse_strobe/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y81.DQ      Tcko                  0.456   pulse_strobe/count<6>
                                                       pulse_strobe/count_6
    SLICE_X84Y82.A3      net (fanout=2)        0.666   pulse_strobe/count<6>
    SLICE_X84Y82.A       Tilo                  0.124   ANODE_5_OBUF
                                                       pulse_strobe/clear<15>1
    SLICE_X84Y80.A2      net (fanout=3)        0.826   pulse_strobe/clear<15>
    SLICE_X84Y80.A       Tilo                  0.124   pulse_strobe/count<2>
                                                       pulse_strobe/clear<15>3
    SLICE_X83Y82.B1      net (fanout=16)       1.207   strobe
    SLICE_X83Y82.CLK     Tas                   0.093   pulse_strobe/count<10>
                                                       pulse_strobe/count_8_rstpot
                                                       pulse_strobe/count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (0.797ns logic, 2.699ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point pulse_strobe/count_11 (SLICE_X83Y83.A2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_1 (FF)
  Destination:          pulse_strobe/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.163 - 0.183)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_1 to pulse_strobe/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y80.CQ      Tcko                  0.518   pulse_strobe/count<2>
                                                       pulse_strobe/count_1
    SLICE_X82Y80.B1      net (fanout=2)        0.809   pulse_strobe/count<1>
    SLICE_X82Y80.COUT    Topcyb                0.674   pulse_strobe/Mcount_count_cy<3>
                                                       pulse_strobe/count<1>_rt
                                                       pulse_strobe/Mcount_count_cy<3>
    SLICE_X82Y81.CIN     net (fanout=1)        0.000   pulse_strobe/Mcount_count_cy<3>
    SLICE_X82Y81.COUT    Tbyp                  0.114   pulse_strobe/Mcount_count_cy<7>
                                                       pulse_strobe/Mcount_count_cy<7>
    SLICE_X82Y82.CIN     net (fanout=1)        0.000   pulse_strobe/Mcount_count_cy<7>
    SLICE_X82Y82.DMUX    Tcind                 0.495   pulse_strobe/Mcount_count_cy<11>
                                                       pulse_strobe/Mcount_count_cy<11>
    SLICE_X83Y83.A2      net (fanout=1)        0.804   Result<11>
    SLICE_X83Y83.CLK     Tas                   0.095   pulse_strobe/count<14>
                                                       pulse_strobe/count_11_rstpot
                                                       pulse_strobe/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.896ns logic, 1.613ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_0 (FF)
  Destination:          pulse_strobe/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.163 - 0.183)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_0 to pulse_strobe/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y80.BQ      Tcko                  0.518   pulse_strobe/count<2>
                                                       pulse_strobe/count_0
    SLICE_X82Y80.A2      net (fanout=2)        0.801   pulse_strobe/count<0>
    SLICE_X82Y80.COUT    Topcya                0.656   pulse_strobe/Mcount_count_cy<3>
                                                       pulse_strobe/Mcount_count_lut<0>_INV_0
                                                       pulse_strobe/Mcount_count_cy<3>
    SLICE_X82Y81.CIN     net (fanout=1)        0.000   pulse_strobe/Mcount_count_cy<3>
    SLICE_X82Y81.COUT    Tbyp                  0.114   pulse_strobe/Mcount_count_cy<7>
                                                       pulse_strobe/Mcount_count_cy<7>
    SLICE_X82Y82.CIN     net (fanout=1)        0.000   pulse_strobe/Mcount_count_cy<7>
    SLICE_X82Y82.DMUX    Tcind                 0.495   pulse_strobe/Mcount_count_cy<11>
                                                       pulse_strobe/Mcount_count_cy<11>
    SLICE_X83Y83.A2      net (fanout=1)        0.804   Result<11>
    SLICE_X83Y83.CLK     Tas                   0.095   pulse_strobe/count<14>
                                                       pulse_strobe/count_11_rstpot
                                                       pulse_strobe/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.878ns logic, 1.605ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse_strobe/count_3 (FF)
  Destination:          pulse_strobe/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse_strobe/count_3 to pulse_strobe/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y81.AQ      Tcko                  0.456   pulse_strobe/count<6>
                                                       pulse_strobe/count_3
    SLICE_X82Y80.D4      net (fanout=2)        0.584   pulse_strobe/count<3>
    SLICE_X82Y80.COUT    Topcyd                0.525   pulse_strobe/Mcount_count_cy<3>
                                                       pulse_strobe/count<3>_rt
                                                       pulse_strobe/Mcount_count_cy<3>
    SLICE_X82Y81.CIN     net (fanout=1)        0.000   pulse_strobe/Mcount_count_cy<3>
    SLICE_X82Y81.COUT    Tbyp                  0.114   pulse_strobe/Mcount_count_cy<7>
                                                       pulse_strobe/Mcount_count_cy<7>
    SLICE_X82Y82.CIN     net (fanout=1)        0.000   pulse_strobe/Mcount_count_cy<7>
    SLICE_X82Y82.DMUX    Tcind                 0.495   pulse_strobe/Mcount_count_cy<11>
                                                       pulse_strobe/Mcount_count_cy<11>
    SLICE_X83Y83.A2      net (fanout=1)        0.804   Result<11>
    SLICE_X83Y83.CLK     Tas                   0.095   pulse_strobe/count<14>
                                                       pulse_strobe/count_11_rstpot
                                                       pulse_strobe/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (1.685ns logic, 1.388ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sevenseg/cnt/count_0 (SLICE_X83Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse_strobe/count_13 (FF)
  Destination:          sevenseg/cnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.077 - 0.066)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse_strobe/count_13 to sevenseg/cnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y83.CQ      Tcko                  0.141   pulse_strobe/count<14>
                                                       pulse_strobe/count_13
    SLICE_X83Y80.A6      net (fanout=4)        0.194   pulse_strobe/count<13>
    SLICE_X83Y80.CLK     Tah         (-Th)     0.046   sevenseg/cnt/count<1>
                                                       sevenseg/cnt/count_0_dpot
                                                       sevenseg/cnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.095ns logic, 0.194ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point sevenseg/cnt/count_2 (SLICE_X82Y79.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sevenseg/cnt/count_2 (FF)
  Destination:          sevenseg/cnt/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sevenseg/cnt/count_2 to sevenseg/cnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y79.DQ      Tcko                  0.141   sevenseg/cnt/count<2>
                                                       sevenseg/cnt/count_2
    SLICE_X82Y79.D3      net (fanout=9)        0.202   sevenseg/cnt/count<2>
    SLICE_X82Y79.CLK     Tah         (-Th)     0.047   sevenseg/cnt/count<2>
                                                       sevenseg/cnt/count_2_dpot
                                                       sevenseg/cnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.094ns logic, 0.202ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point sevenseg/cnt/count_0 (SLICE_X83Y80.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse_strobe/count_11 (FF)
  Destination:          sevenseg/cnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.077 - 0.066)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse_strobe/count_11 to sevenseg/cnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y83.AQ      Tcko                  0.141   pulse_strobe/count<14>
                                                       pulse_strobe/count_11
    SLICE_X83Y80.A5      net (fanout=4)        0.227   pulse_strobe/count<11>
    SLICE_X83Y80.CLK     Tah         (-Th)     0.046   sevenseg/cnt/count<1>
                                                       sevenseg/cnt/count_0_dpot
                                                       sevenseg/cnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.095ns logic, 0.227ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: store_A/Q<3>/CLK
  Logical resource: store_A/Q_0/CK
  Location pin: SLICE_X72Y69.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: store_A/Q<3>/CLK
  Logical resource: store_A/Q_0/CK
  Location pin: SLICE_X72Y69.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.766|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 446 paths, 0 nets, and 97 connections

Design statistics:
   Minimum period:   3.766ns{1}   (Maximum frequency: 265.534MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 09 16:39:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 675 MB



