name: ADC
description: Analog to digital converter
groupName: ADC
source: STM32F301 SVD v1.9
registers:
  - name: ISR
    displayName: ISR
    description: "Interrupt and status\n          register"
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ADRDY
        description: ADC ready
        bitOffset: 0
        bitWidth: 1
      - name: EOSMP
        description: End of sampling flag
        bitOffset: 1
        bitWidth: 1
      - name: EOC
        description: End of conversion flag
        bitOffset: 2
        bitWidth: 1
      - name: EOS
        description: "End of regular sequence\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: OVR
        description: ADC overrun
        bitOffset: 4
        bitWidth: 1
      - name: JEOC
        description: "Injected channel end of conversion\n              flag"
        bitOffset: 5
        bitWidth: 1
      - name: JEOS
        description: "Injected channel end of sequence\n              flag"
        bitOffset: 6
        bitWidth: 1
      - name: AWD1
        description: Analog watchdog 1 flag
        bitOffset: 7
        bitWidth: 1
      - name: AWD2
        description: Analog watchdog 2 flag
        bitOffset: 8
        bitWidth: 1
      - name: AWD3
        description: Analog watchdog 3 flag
        bitOffset: 9
        bitWidth: 1
      - name: JQOVF
        description: "Injected context queue\n              overflow"
        bitOffset: 10
        bitWidth: 1
  - name: IER
    displayName: IER
    description: Interrupt enable register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ADRDYIE
        description: ADC ready interrupt enable
        bitOffset: 0
        bitWidth: 1
      - name: EOSMPIE
        description: "End of sampling flag interrupt enable\n              for regular conversions"
        bitOffset: 1
        bitWidth: 1
      - name: EOCIE
        description: "End of regular conversion interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: EOSIE
        description: "End of regular sequence of conversions\n              interrupt enable"
        bitOffset: 3
        bitWidth: 1
      - name: OVRIE
        description: Overrun interrupt enable
        bitOffset: 4
        bitWidth: 1
      - name: JEOCIE
        description: "End of injected conversion interrupt\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: JEOSIE
        description: "End of injected sequence of conversions\n              interrupt enable"
        bitOffset: 6
        bitWidth: 1
      - name: AWD1IE
        description: "Analog watchdog 1 interrupt\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: AWD2IE
        description: "Analog watchdog 2 interrupt\n              enable"
        bitOffset: 8
        bitWidth: 1
      - name: AWD3IE
        description: "Analog watchdog 3 interrupt\n              enable"
        bitOffset: 9
        bitWidth: 1
      - name: JQOVFIE
        description: "Injected context queue overflow\n              interrupt enable"
        bitOffset: 10
        bitWidth: 1
  - name: CR
    displayName: CR
    description: Control register
    addressOffset: 8
    size: 32
    resetValue: 536870912
    fields:
      - name: ADEN
        description: ADC enable control
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: ADDIS
        description: ADC disable command
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: ADSTART
        description: "ADC start of regular\n              conversion"
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: JADSTART
        description: "ADC start of injected\n              conversion"
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: ADSTP
        description: "ADC stop of regular conversion\n              command"
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: JADST
        description: "ADC stop of injected conversion\n              command"
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: ADVREGEN
        description: "ADC voltage regulator\n              enable"
        bitOffset: 28
        bitWidth: 2
        access: read-write
      - name: ADCALDIF
        description: "Differential mode for\n              calibration"
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: ADCAL
        description: ADC calibration
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: CFGR
    displayName: CFGR
    description: Configuration register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMAEN
        description: "Direct memory access\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: DMACFG
        description: "Direct memory access\n              configuration"
        bitOffset: 1
        bitWidth: 1
      - name: RES
        description: Data resolution
        bitOffset: 3
        bitWidth: 2
      - name: ALIGN
        description: Data alignment
        bitOffset: 5
        bitWidth: 1
      - name: EXTSEL
        description: "External trigger selection for regular\n              group"
        bitOffset: 6
        bitWidth: 4
      - name: EXTEN
        description: "External trigger enable and polarity\n              selection for regular channels"
        bitOffset: 10
        bitWidth: 2
      - name: OVRMOD
        description: Overrun Mode
        bitOffset: 12
        bitWidth: 1
      - name: CONT
        description: "Single / continuous conversion mode for\n              regular conversions"
        bitOffset: 13
        bitWidth: 1
      - name: AUTDLY
        description: Delayed conversion mode
        bitOffset: 14
        bitWidth: 1
      - name: DISCEN
        description: "Discontinuous mode for regular\n              channels"
        bitOffset: 16
        bitWidth: 1
      - name: DISCNUM
        description: "Discontinuous mode channel\n              count"
        bitOffset: 17
        bitWidth: 3
      - name: JDISCEN
        description: "Discontinuous mode on injected\n              channels"
        bitOffset: 20
        bitWidth: 1
      - name: JQM
        description: JSQR queue mode
        bitOffset: 21
        bitWidth: 1
      - name: AWD1SGL
        description: "Enable the watchdog 1 on a single\n              channel or on all channels"
        bitOffset: 22
        bitWidth: 1
      - name: AWD1EN
        description: "Analog watchdog 1 enable on regular\n              channels"
        bitOffset: 23
        bitWidth: 1
      - name: JAWD1EN
        description: "Analog watchdog 1 enable on injected\n              channels"
        bitOffset: 24
        bitWidth: 1
      - name: JAUTO
        description: "Automatic injected group\n              conversion"
        bitOffset: 25
        bitWidth: 1
      - name: AWD1CH
        description: "Analog watchdog 1 channel\n              selection"
        bitOffset: 26
        bitWidth: 5
  - name: SMPR1
    displayName: SMPR1
    description: Sample time register 1
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMP1
        description: "Channel 1 sampling time\n              selection"
        bitOffset: 3
        bitWidth: 3
      - name: SMP2
        description: "Channel 2 sampling time\n              selection"
        bitOffset: 6
        bitWidth: 3
      - name: SMP3
        description: "Channel 3 sampling time\n              selection"
        bitOffset: 9
        bitWidth: 3
      - name: SMP4
        description: "Channel 4 sampling time\n              selection"
        bitOffset: 12
        bitWidth: 3
      - name: SMP5
        description: "Channel 5 sampling time\n              selection"
        bitOffset: 15
        bitWidth: 3
      - name: SMP6
        description: "Channel 6 sampling time\n              selection"
        bitOffset: 18
        bitWidth: 3
      - name: SMP7
        description: "Channel 7 sampling time\n              selection"
        bitOffset: 21
        bitWidth: 3
      - name: SMP8
        description: "Channel 8 sampling time\n              selection"
        bitOffset: 24
        bitWidth: 3
      - name: SMP9
        description: "Channel 9 sampling time\n              selection"
        bitOffset: 27
        bitWidth: 3
  - name: SMPR2
    displayName: SMPR2
    description: Sample time register 2
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMP10
        description: "Channel 10 sampling time\n              selection"
        bitOffset: 0
        bitWidth: 3
      - name: SMP11
        description: "Channel 11 sampling time\n              selection"
        bitOffset: 3
        bitWidth: 3
      - name: SMP12
        description: "Channel 12 sampling time\n              selection"
        bitOffset: 6
        bitWidth: 3
      - name: SMP13
        description: "Channel 13 sampling time\n              selection"
        bitOffset: 9
        bitWidth: 3
      - name: SMP14
        description: "Channel 14 sampling time\n              selection"
        bitOffset: 12
        bitWidth: 3
      - name: SMP15
        description: "Channel 15 sampling time\n              selection"
        bitOffset: 15
        bitWidth: 3
      - name: SMP16
        description: "Channel 16 sampling time\n              selection"
        bitOffset: 18
        bitWidth: 3
      - name: SMP17
        description: "Channel 17 sampling time\n              selection"
        bitOffset: 21
        bitWidth: 3
      - name: SMP18
        description: "Channel 18 sampling time\n              selection"
        bitOffset: 24
        bitWidth: 3
  - name: TR1
    displayName: TR1
    description: "Watchdog threshold register\n          1"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 268369920
    fields:
      - name: LT1
        description: "Analog watchdog 1 lower\n              threshold"
        bitOffset: 0
        bitWidth: 12
      - name: HT1
        description: "Analog watchdog 1 higher\n              threshold"
        bitOffset: 16
        bitWidth: 12
  - name: TR2
    displayName: TR2
    description: "Watchdog threshold register\n          2"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 268369920
    fields:
      - name: LT2
        description: "Analog watchdog 2 lower\n              threshold"
        bitOffset: 0
        bitWidth: 8
      - name: HT2
        description: "Analog watchdog 2 higher\n              threshold"
        bitOffset: 16
        bitWidth: 8
  - name: TR3
    displayName: TR3
    description: read-write
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 268369920
    fields:
      - name: LT3
        description: "Analog watchdog 3 lower\n              threshold"
        bitOffset: 0
        bitWidth: 8
      - name: HT3
        description: "Analog watchdog 3 higher\n              threshold"
        bitOffset: 16
        bitWidth: 8
  - name: SQR1
    displayName: SQR1
    description: "Regular sequence register\n          1"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L
        description: "Regular channel sequence\n              length"
        bitOffset: 0
        bitWidth: 4
      - name: SQ1
        description: "1st conversion in regular\n              sequence"
        bitOffset: 6
        bitWidth: 5
      - name: SQ2
        description: "2nd conversion in regular\n              sequence"
        bitOffset: 12
        bitWidth: 5
      - name: SQ3
        description: "3rd conversion in regular\n              sequence"
        bitOffset: 18
        bitWidth: 5
      - name: SQ4
        description: "4th conversion in regular\n              sequence"
        bitOffset: 24
        bitWidth: 5
  - name: SQR2
    displayName: SQR2
    description: "Regular sequence register\n          2"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ5
        description: "5th conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ6
        description: "6th conversion in regular\n              sequence"
        bitOffset: 6
        bitWidth: 5
      - name: SQ7
        description: "7th conversion in regular\n              sequence"
        bitOffset: 12
        bitWidth: 5
      - name: SQ8
        description: "8th conversion in regular\n              sequence"
        bitOffset: 18
        bitWidth: 5
      - name: SQ9
        description: "9th conversion in regular\n              sequence"
        bitOffset: 24
        bitWidth: 5
  - name: SQR3
    displayName: SQR3
    description: "Regular sequence register\n          3"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ10
        description: "10th conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ11
        description: "11th conversion in regular\n              sequence"
        bitOffset: 6
        bitWidth: 5
      - name: SQ12
        description: "13th conversion in regular\n              sequence"
        bitOffset: 12
        bitWidth: 5
      - name: SQ13
        description: "13th conversion in regular\n              sequence"
        bitOffset: 18
        bitWidth: 5
      - name: SQ14
        description: "14th conversion in regular\n              sequence"
        bitOffset: 24
        bitWidth: 5
  - name: SQR4
    displayName: SQR4
    description: "Regular sequence register\n          4"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ15
        description: "15th conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ16
        description: "16th conversion in regular\n              sequence"
        bitOffset: 6
        bitWidth: 5
  - name: DR
    displayName: DR
    description: Regular Data Register
    addressOffset: 64
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RDATA
        description: Regular Data converted
        bitOffset: 0
        bitWidth: 16
  - name: JSQR
    displayName: JSQR
    description: Injected sequence register
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JL
        description: "Injected channel sequence\n              length"
        bitOffset: 0
        bitWidth: 2
      - name: JEXTSEL
        description: "External Trigger Selection for injected\n              group"
        bitOffset: 2
        bitWidth: 4
      - name: JEXTEN
        description: "External Trigger Enable and Polarity\n              Selection for injected channels"
        bitOffset: 6
        bitWidth: 2
      - name: JSQ1
        description: "1st conversion in the injected\n              sequence"
        bitOffset: 8
        bitWidth: 5
      - name: JSQ2
        description: "2nd conversion in the injected\n              sequence"
        bitOffset: 14
        bitWidth: 5
      - name: JSQ3
        description: "3rd conversion in the injected\n              sequence"
        bitOffset: 20
        bitWidth: 5
      - name: JSQ4
        description: "4th conversion in the injected\n              sequence"
        bitOffset: 26
        bitWidth: 5
  - name: OFR1
    displayName: OFR1
    description: Offset register1
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OFFSET1
        description: "Data offset 1 for the channel programmed\n              into bits OFFSET1_CH"
        bitOffset: 0
        bitWidth: 12
      - name: OFFSET1_CH
        description: "Channel selection for the Data offset\n              1"
        bitOffset: 26
        bitWidth: 5
      - name: OFFSET1_EN
        description: Offset1 Enable
        bitOffset: 31
        bitWidth: 1
  - name: OFR2
    displayName: OFR2
    description: Offset register2
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OFFSET2
        description: "Data offset 2 for the channel programmed\n              into bits OFFSET2_CH"
        bitOffset: 0
        bitWidth: 12
      - name: OFFSET2_CH
        description: "Channel selection for the Data offset\n              2"
        bitOffset: 26
        bitWidth: 5
      - name: OFFSET2_EN
        description: Offset 2 Enable
        bitOffset: 31
        bitWidth: 1
  - name: OFR3
    displayName: OFR3
    description: Offset register3
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OFFSET3
        description: "Data offset 3 for the channel programmed\n              into bits OFFSET3_CH"
        bitOffset: 0
        bitWidth: 12
      - name: OFFSET3_CH
        description: "Channel selection for the Data offset\n              3"
        bitOffset: 26
        bitWidth: 5
      - name: OFFSET3_EN
        description: Offset y Enable
        bitOffset: 31
        bitWidth: 1
  - name: OFR4
    displayName: OFR4
    description: Offset register4
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OFFSET4
        description: "Data offset 4 for the channel programmed\n              into bits OFFSET4_CH"
        bitOffset: 0
        bitWidth: 12
      - name: OFFSET4_CH
        description: "Channel selection for the Data offset\n              4"
        bitOffset: 26
        bitWidth: 5
      - name: OFFSET4_EN
        description: Offset 4 Enable
        bitOffset: 31
        bitWidth: 1
  - name: JDR1
    displayName: JDR1
    description: Offset register1
    addressOffset: 128
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: JDR2
    displayName: JDR2
    description: Offset register2
    addressOffset: 132
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: JDR3
    displayName: JDR3
    description: Offset register3
    addressOffset: 136
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: JDR4
    displayName: JDR4
    description: Offset register4
    addressOffset: 140
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: AWD2CR
    displayName: AWD2CR
    description: "Analog Watchdog 2 Configuration\n          Register"
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: AWD2CH
        description: "Analog watchdog 2 channel\n              selection"
        bitOffset: 1
        bitWidth: 18
  - name: AWD3CR
    displayName: AWD3CR
    description: "Analog Watchdog 3 Configuration\n          Register"
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: AWD3CH
        description: "Analog watchdog 3 channel\n              selection"
        bitOffset: 1
        bitWidth: 18
  - name: DIFSEL
    displayName: DIFSEL
    description: "Differential Mode Selection\n          Register"
    addressOffset: 176
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DIFSEL
        description: "Differential mode for channels 15 to\n              1"
        bitOffset: 1
        bitWidth: 18
  - name: CALFACT
    displayName: CALFACT
    description: Calibration Factors
    addressOffset: 180
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CALFACT_S
        description: "Calibration Factors In Single-Ended\n              mode"
        bitOffset: 0
        bitWidth: 7
      - name: CALFACT_D
        description: "Calibration Factors in differential\n              mode"
        bitOffset: 16
        bitWidth: 7
  - name: CSR
    displayName: CSR
    description: Common status register
    addressOffset: 768
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: ADRDY_MST
        description: Master ADC ready
        bitOffset: 0
        bitWidth: 1
      - name: EOSMP_MST
        description: "End of Sampling phase flag of the master\n              ADC"
        bitOffset: 1
        bitWidth: 1
      - name: EOC_MST
        description: "End of regular conversion of the master\n              ADC"
        bitOffset: 2
        bitWidth: 1
      - name: EOS_MST
        description: "End of regular sequence flag of the\n              master ADC"
        bitOffset: 3
        bitWidth: 1
      - name: OVR_MST
        description: "Overrun flag of the master\n              ADC"
        bitOffset: 4
        bitWidth: 1
      - name: JEOC_MST
        description: "End of injected conversion flag of the\n              master ADC"
        bitOffset: 5
        bitWidth: 1
      - name: JEOS_MST
        description: "End of injected sequence flag of the\n              master ADC"
        bitOffset: 6
        bitWidth: 1
      - name: AWD1_MST
        description: "Analog watchdog 1 flag of the master\n              ADC"
        bitOffset: 7
        bitWidth: 1
      - name: AWD2_MST
        description: "Analog watchdog 2 flag of the master\n              ADC"
        bitOffset: 8
        bitWidth: 1
      - name: AWD3_MST
        description: "Analog watchdog 3 flag of the master\n              ADC"
        bitOffset: 9
        bitWidth: 1
      - name: JQOVF_MST
        description: "Injected Context Queue Overflow flag of\n              the master ADC"
        bitOffset: 10
        bitWidth: 1
      - name: ADRDY_SLV
        description: Slave ADC ready
        bitOffset: 16
        bitWidth: 1
      - name: EOSMP_SLV
        description: "End of Sampling phase flag of the slave\n              ADC"
        bitOffset: 17
        bitWidth: 1
      - name: EOC_SLV
        description: "End of regular conversion of the slave\n              ADC"
        bitOffset: 18
        bitWidth: 1
      - name: EOS_SLV
        description: "End of regular sequence flag of the\n              slave ADC"
        bitOffset: 19
        bitWidth: 1
      - name: OVR_SLV
        description: "Overrun flag of the slave\n              ADC"
        bitOffset: 20
        bitWidth: 1
      - name: JEOC_SLV
        description: "End of injected conversion flag of the\n              slave ADC"
        bitOffset: 21
        bitWidth: 1
      - name: JEOS_SLV
        description: "End of injected sequence flag of the\n              slave ADC"
        bitOffset: 22
        bitWidth: 1
      - name: AWD1_SLV
        description: "Analog watchdog 1 flag of the slave\n              ADC"
        bitOffset: 23
        bitWidth: 1
      - name: AWD2_SLV
        description: "Analog watchdog 2 flag of the slave\n              ADC"
        bitOffset: 24
        bitWidth: 1
      - name: AWD3_SLV
        description: "Analog watchdog 3 flag of the slave\n              ADC"
        bitOffset: 25
        bitWidth: 1
      - name: JQOVF_SLV
        description: "Injected Context Queue Overflow flag of\n              the slave ADC"
        bitOffset: 26
        bitWidth: 1
  - name: CRR
    displayName: CRR
    description: Common control register
    addressOffset: 776
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CKMODE
        description: ADC clock mode
        bitOffset: 16
        bitWidth: 2
      - name: VREFEN
        description: VREFINT enable
        bitOffset: 22
        bitWidth: 1
      - name: TSEN
        description: Temperature sensor enable
        bitOffset: 23
        bitWidth: 1
      - name: VBATEN
        description: VBATEN
        bitOffset: 24
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: ADC1 interrupt
