

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Thu Apr  1 13:38:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.982 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      287|      287| 2.004 us | 2.004 us |  287|  287|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_myproject_fu_179  |myproject  |      258|      258| 1.801 us | 1.801 us |   64|   64| dataflow |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 2  |        6|        6|         3|          1|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 12 [2/2] (1.00ns)   --->   "%vector_rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vector_rows)"   --->   Operation 12 'read' 'vector_rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_local_V = alloca i256, align 8" [firmware/myproject_axi.cpp:18]   --->   Operation 13 'alloca' 'in_local_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_local_0 = alloca i16, align 2"   --->   Operation 14 'alloca' 'out_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_local_1 = alloca i16, align 2"   --->   Operation 15 'alloca' 'out_local_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_local_2 = alloca i16, align 2"   --->   Operation 16 'alloca' 'out_local_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_local_3 = alloca i16, align 2"   --->   Operation 17 'alloca' 'out_local_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_local_4 = alloca i16, align 2"   --->   Operation 18 'alloca' 'out_local_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 19 [1/2] (1.00ns)   --->   "%vector_rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vector_rows)"   --->   Operation 19 'read' 'vector_rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_data_V), !map !199"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last), !map !205"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_data_V), !map !209"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last), !map !215"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vector_rows), !map !219"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_data_V, i1* %in_last, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:8]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_data_V, i1* %out_last, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:9]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %vector_rows, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:10]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:11]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%row_count_load = load i32* @row_count, align 4" [firmware/myproject_axi.cpp:20]   --->   Operation 30 'load' 'row_count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp eq i32 %row_count_load, %vector_rows_read" [firmware/myproject_axi.cpp:20]   --->   Operation 31 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln22 = add i32 %row_count_load, 1" [firmware/myproject_axi.cpp:22]   --->   Operation 32 'add' 'add_ln22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%select_ln22 = select i1 %icmp_ln20, i32 1, i32 %add_ln22" [firmware/myproject_axi.cpp:22]   --->   Operation 33 'select' 'select_ln22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %select_ln22, i32* @row_count, align 4" [firmware/myproject_axi.cpp:22]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %0" [firmware/myproject_axi.cpp:24]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %arrayctor.loop1.preheader ], [ %i, %hls_label_0 ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %i_0, -16" [firmware/myproject_axi.cpp:24]   --->   Operation 37 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [firmware/myproject_axi.cpp:24]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %1, label %hls_label_0" [firmware/myproject_axi.cpp:24]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_28 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 41 'read' 'empty_28' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %i_0 to i4" [firmware/myproject_axi.cpp:27]   --->   Operation 42 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln203, i4 0)" [firmware/myproject_axi.cpp:27]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_29 = or i8 %shl_ln, 15" [firmware/myproject_axi.cpp:27]   --->   Operation 44 'or' 'empty_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.55ns)   --->   "%icmp_ln203 = icmp ugt i8 %shl_ln, %empty_29" [firmware/myproject_axi.cpp:27]   --->   Operation 45 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln24)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.98>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%in_data_V_tmp = extractvalue { i16, i1 } %empty_28, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 46 'extractvalue' 'in_data_V_tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %shl_ln to i9" [firmware/myproject_axi.cpp:27]   --->   Operation 47 'zext' 'zext_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i8 %empty_29 to i9" [firmware/myproject_axi.cpp:27]   --->   Operation 48 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_2 = zext i16 %in_data_V_tmp to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 49 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%xor_ln203 = xor i9 %zext_ln203, 255" [firmware/myproject_axi.cpp:27]   --->   Operation 50 'xor' 'xor_ln203' <Predicate = (!icmp_ln24 & icmp_ln203)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203 = select i1 %icmp_ln203, i9 %zext_ln203, i9 %zext_ln203_1" [firmware/myproject_axi.cpp:27]   --->   Operation 51 'select' 'select_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i9 %zext_ln203_1, i9 %zext_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 52 'select' 'select_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i9 %xor_ln203, i9 %zext_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 53 'select' 'select_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%xor_ln203_1 = xor i9 %select_ln203, 255" [firmware/myproject_axi.cpp:27]   --->   Operation 54 'xor' 'xor_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_3 = zext i9 %select_ln203_2 to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 55 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_4 = zext i9 %select_ln203_1 to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 56 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_5 = zext i9 %xor_ln203_1 to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 57 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln203 = shl i256 %zext_ln203_2, %zext_ln203_3" [firmware/myproject_axi.cpp:27]   --->   Operation 58 'shl' 'shl_ln203' <Predicate = (!icmp_ln24)> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i256 -1, %zext_ln203_4" [firmware/myproject_axi.cpp:27]   --->   Operation 59 'shl' 'shl_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i256 -1, %zext_ln203_5" [firmware/myproject_axi.cpp:27]   --->   Operation 60 'lshr' 'lshr_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (3.25ns) (out node of the LUT)   --->   "%and_ln203 = and i256 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 61 'and' 'and_ln203' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.55>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [firmware/myproject_axi.cpp:24]   --->   Operation 62 'specregionbegin' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:26]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%in_local_V_load = load i256* %in_local_V, align 8" [firmware/myproject_axi.cpp:27]   --->   Operation 64 'load' 'in_local_V_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%tmp_513 = call i256 @llvm.part.select.i256(i256 %shl_ln203, i32 255, i32 0)" [firmware/myproject_axi.cpp:27]   --->   Operation 65 'partselect' 'tmp_513' <Predicate = (!icmp_ln24 & icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i256 %tmp_513, i256 %shl_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 66 'select' 'select_ln203_3' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%xor_ln203_2 = xor i256 %and_ln203, -1" [firmware/myproject_axi.cpp:27]   --->   Operation 67 'xor' 'xor_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%and_ln203_1 = and i256 %in_local_V_load, %xor_ln203_2" [firmware/myproject_axi.cpp:27]   --->   Operation 68 'and' 'and_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%and_ln203_2 = and i256 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 69 'and' 'and_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.55ns) (out node of the LUT)   --->   "%in_local_V_1 = or i256 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:27]   --->   Operation 70 'or' 'in_local_V_1' <Predicate = (!icmp_ln24)> <Delay = 1.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "store i256 %in_local_V_1, i256* %in_local_V, align 8" [firmware/myproject_axi.cpp:27]   --->   Operation 71 'store' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [firmware/myproject_axi.cpp:28]   --->   Operation 72 'specregionend' 'empty_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:24]   --->   Operation 73 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.47>
ST_6 : Operation 74 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i256* %in_local_V, i16* %out_local_0, i16* %out_local_1, i16* %out_local_2, i16* %out_local_3, i16* %out_local_4)"   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln37_1 = icmp eq i32 %select_ln22, %vector_rows_read" [firmware/myproject_axi.cpp:37]   --->   Operation 75 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i256* %in_local_V, i16* %out_local_0, i16* %out_local_1, i16* %out_local_2, i16* %out_local_3, i16* %out_local_4)"   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [1/1] (1.76ns)   --->   "br label %2" [firmware/myproject_axi.cpp:33]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 1.65>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ 0, %1 ], [ %i_1, %hls_label_1 ]"   --->   Operation 78 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.13ns)   --->   "%icmp_ln33 = icmp eq i3 %i2_0, -3" [firmware/myproject_axi.cpp:33]   --->   Operation 79 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 80 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i2_0, 1" [firmware/myproject_axi.cpp:33]   --->   Operation 81 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %3, label %hls_label_1" [firmware/myproject_axi.cpp:33]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.14>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%out_local_0_load = load i16* %out_local_0, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 83 'load' 'out_local_0_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%out_local_1_load = load i16* %out_local_1, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 84 'load' 'out_local_1_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%out_local_2_load = load i16* %out_local_2, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 85 'load' 'out_local_2_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%out_local_3_load = load i16* %out_local_3, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 86 'load' 'out_local_3_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%out_local_4_load = load i16* %out_local_4, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 87 'load' 'out_local_4_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (2.14ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.5i16.i3(i16 %out_local_0_load, i16 %out_local_1_load, i16 %out_local_2_load, i16 %out_local_3_load, i16 %out_local_4_load, i3 %i2_0)" [firmware/myproject_axi.cpp:36]   --->   Operation 88 'mux' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 2.14> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.13ns)   --->   "%icmp_ln37 = icmp eq i3 %i2_0, -4" [firmware/myproject_axi.cpp:37]   --->   Operation 89 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln37 = and i1 %icmp_ln37, %icmp_ln37_1" [firmware/myproject_axi.cpp:37]   --->   Operation 90 'and' 'and_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %tmp_2, i1 %and_ln37)" [firmware/myproject_axi.cpp:5]   --->   Operation 91 'write' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:33]   --->   Operation 92 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:35]   --->   Operation 93 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 94 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %tmp_2, i1 %and_ln37)" [firmware/myproject_axi.cpp:5]   --->   Operation 94 'write' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)" [firmware/myproject_axi.cpp:38]   --->   Operation 95 'specregionend' 'empty_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [firmware/myproject_axi.cpp:33]   --->   Operation 96 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:39]   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vector_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w5_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w8_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w11_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_local_V         (alloca           ) [ 001111110000]
out_local_0        (alloca           ) [ 001111111110]
out_local_1        (alloca           ) [ 001111111110]
out_local_2        (alloca           ) [ 001111111110]
out_local_3        (alloca           ) [ 001111111110]
out_local_4        (alloca           ) [ 001111111110]
vector_rows_read   (read             ) [ 000111100000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000]
specinterface_ln8  (specinterface    ) [ 000000000000]
specinterface_ln9  (specinterface    ) [ 000000000000]
specinterface_ln10 (specinterface    ) [ 000000000000]
specinterface_ln11 (specinterface    ) [ 000000000000]
row_count_load     (load             ) [ 000000000000]
icmp_ln20          (icmp             ) [ 000000000000]
add_ln22           (add              ) [ 000000000000]
select_ln22        (select           ) [ 000111100000]
store_ln22         (store            ) [ 000000000000]
br_ln24            (br               ) [ 001111000000]
i_0                (phi              ) [ 000100000000]
icmp_ln24          (icmp             ) [ 000111000000]
empty              (speclooptripcount) [ 000000000000]
i                  (add              ) [ 001111000000]
br_ln24            (br               ) [ 000000000000]
empty_28           (read             ) [ 000110000000]
trunc_ln203        (trunc            ) [ 000000000000]
shl_ln             (bitconcatenate   ) [ 000110000000]
empty_29           (or               ) [ 000110000000]
icmp_ln203         (icmp             ) [ 000111000000]
in_data_V_tmp      (extractvalue     ) [ 000000000000]
zext_ln203         (zext             ) [ 000000000000]
zext_ln203_1       (zext             ) [ 000000000000]
zext_ln203_2       (zext             ) [ 000000000000]
xor_ln203          (xor              ) [ 000000000000]
select_ln203       (select           ) [ 000000000000]
select_ln203_1     (select           ) [ 000000000000]
select_ln203_2     (select           ) [ 000000000000]
xor_ln203_1        (xor              ) [ 000000000000]
zext_ln203_3       (zext             ) [ 000000000000]
zext_ln203_4       (zext             ) [ 000000000000]
zext_ln203_5       (zext             ) [ 000000000000]
shl_ln203          (shl              ) [ 000101000000]
shl_ln203_1        (shl              ) [ 000000000000]
lshr_ln203         (lshr             ) [ 000000000000]
and_ln203          (and              ) [ 000101000000]
tmp                (specregionbegin  ) [ 000000000000]
specpipeline_ln26  (specpipeline     ) [ 000000000000]
in_local_V_load    (load             ) [ 000000000000]
tmp_513            (partselect       ) [ 000000000000]
select_ln203_3     (select           ) [ 000000000000]
xor_ln203_2        (xor              ) [ 000000000000]
and_ln203_1        (and              ) [ 000000000000]
and_ln203_2        (and              ) [ 000000000000]
in_local_V_1       (or               ) [ 000000000000]
store_ln27         (store            ) [ 000000000000]
empty_30           (specregionend    ) [ 000000000000]
br_ln24            (br               ) [ 001111000000]
icmp_ln37_1        (icmp             ) [ 000000011110]
call_ln0           (call             ) [ 000000000000]
br_ln33            (br               ) [ 000000011110]
i2_0               (phi              ) [ 000000001100]
icmp_ln33          (icmp             ) [ 000000001110]
empty_31           (speclooptripcount) [ 000000000000]
i_1                (add              ) [ 000000011110]
br_ln33            (br               ) [ 000000000000]
out_local_0_load   (load             ) [ 000000000000]
out_local_1_load   (load             ) [ 000000000000]
out_local_2_load   (load             ) [ 000000000000]
out_local_3_load   (load             ) [ 000000000000]
out_local_4_load   (load             ) [ 000000000000]
tmp_2              (mux              ) [ 000000001010]
icmp_ln37          (icmp             ) [ 000000000000]
and_ln37           (and              ) [ 000000001010]
tmp_s              (specregionbegin  ) [ 000000000000]
specpipeline_ln35  (specpipeline     ) [ 000000000000]
write_ln5          (write            ) [ 000000000000]
empty_32           (specregionend    ) [ 000000000000]
br_ln33            (br               ) [ 000000011110]
ret_ln39           (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vector_rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="row_count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outidx3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w5_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outidx">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w8_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w8_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exp_table1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="invert_table2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i256"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i16.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="in_local_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_local_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_local_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_local_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_local_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_local_4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_rows_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_28_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_28/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="16" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln5/9 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i2_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="1"/>
<pin id="169" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i2_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_myproject_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="256" slack="3"/>
<pin id="182" dir="0" index="2" bw="16" slack="3"/>
<pin id="183" dir="0" index="3" bw="16" slack="3"/>
<pin id="184" dir="0" index="4" bw="16" slack="3"/>
<pin id="185" dir="0" index="5" bw="16" slack="3"/>
<pin id="186" dir="0" index="6" bw="16" slack="3"/>
<pin id="187" dir="0" index="7" bw="2" slack="0"/>
<pin id="188" dir="0" index="8" bw="112" slack="0"/>
<pin id="189" dir="0" index="9" bw="224" slack="0"/>
<pin id="190" dir="0" index="10" bw="1" slack="0"/>
<pin id="191" dir="0" index="11" bw="111" slack="0"/>
<pin id="192" dir="0" index="12" bw="35" slack="0"/>
<pin id="193" dir="0" index="13" bw="18" slack="0"/>
<pin id="194" dir="0" index="14" bw="18" slack="0"/>
<pin id="195" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="row_count_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_count_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln20_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln22_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln22_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln22_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln24_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln203_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="empty_29_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln203_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="in_data_V_tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_V_tmp/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln203_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln203_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="1"/>
<pin id="279" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln203_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln203_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln203_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln203_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln203_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="9" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln203_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_1/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln203_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln203_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln203_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="shl_ln203_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln203_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="lshr_ln203_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln203_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="256" slack="0"/>
<pin id="349" dir="0" index="1" bw="256" slack="0"/>
<pin id="350" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="in_local_V_load_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="256" slack="4"/>
<pin id="355" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_load/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_513_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="256" slack="0"/>
<pin id="358" dir="0" index="1" bw="256" slack="1"/>
<pin id="359" dir="0" index="2" bw="9" slack="0"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_513/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln203_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="2"/>
<pin id="367" dir="0" index="1" bw="256" slack="0"/>
<pin id="368" dir="0" index="2" bw="256" slack="1"/>
<pin id="369" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln203_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="256" slack="1"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203_2/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln203_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="256" slack="0"/>
<pin id="378" dir="0" index="1" bw="256" slack="0"/>
<pin id="379" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_1/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="and_ln203_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="256" slack="0"/>
<pin id="384" dir="0" index="1" bw="256" slack="1"/>
<pin id="385" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_2/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="in_local_V_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="256" slack="0"/>
<pin id="389" dir="0" index="1" bw="256" slack="0"/>
<pin id="390" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="in_local_V_1/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln27_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="256" slack="0"/>
<pin id="395" dir="0" index="1" bw="256" slack="4"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln37_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="0" index="1" bw="32" slack="2"/>
<pin id="401" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37_1/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln33_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="out_local_0_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="6"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_0_load/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="out_local_1_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="6"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_1_load/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="out_local_2_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="6"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_2_load/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="out_local_3_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="6"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_3_load/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="out_local_4_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="6"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_4_load/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="0"/>
<pin id="432" dir="0" index="2" bw="16" slack="0"/>
<pin id="433" dir="0" index="3" bw="16" slack="0"/>
<pin id="434" dir="0" index="4" bw="16" slack="0"/>
<pin id="435" dir="0" index="5" bw="16" slack="0"/>
<pin id="436" dir="0" index="6" bw="3" slack="1"/>
<pin id="437" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln37_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="1"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln37_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="3"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/9 "/>
</bind>
</comp>

<comp id="458" class="1005" name="in_local_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="256" slack="3"/>
<pin id="460" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="in_local_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="out_local_0_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="3"/>
<pin id="467" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_0 "/>
</bind>
</comp>

<comp id="471" class="1005" name="out_local_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="3"/>
<pin id="473" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="out_local_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="3"/>
<pin id="479" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="out_local_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="3"/>
<pin id="485" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="out_local_4_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="3"/>
<pin id="491" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_4 "/>
</bind>
</comp>

<comp id="495" class="1005" name="vector_rows_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vector_rows_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln22_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="505" class="1005" name="icmp_ln24_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="514" class="1005" name="empty_28_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="17" slack="1"/>
<pin id="516" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="519" class="1005" name="shl_ln_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="524" class="1005" name="empty_29_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="529" class="1005" name="icmp_ln203_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="537" class="1005" name="shl_ln203_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="256" slack="1"/>
<pin id="539" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln203 "/>
</bind>
</comp>

<comp id="543" class="1005" name="and_ln203_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="256" slack="1"/>
<pin id="545" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="and_ln203 "/>
</bind>
</comp>

<comp id="549" class="1005" name="icmp_ln37_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="3"/>
<pin id="551" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln37_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln33_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="1"/>
<pin id="565" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="and_ln37_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="153"><net_src comp="104" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="92" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="179" pin=7"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="179" pin=8"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="179" pin=9"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="179" pin=10"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="179" pin=11"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="179" pin=12"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="179" pin=13"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="179" pin=14"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="132" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="209" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="215" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="160" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="160" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="160" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="251" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="274" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="72" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="274" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="277" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="277" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="274" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="274" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="290" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="304" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="297" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="311" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="280" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="317" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="321" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="74" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="325" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="335" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="362"><net_src comp="84" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="364"><net_src comp="46" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="370"><net_src comp="356" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="74" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="353" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="365" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="376" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="406"><net_src comp="171" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="94" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="171" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="98" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="438"><net_src comp="100" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="414" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="417" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="420" pin="1"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="423" pin="1"/><net_sink comp="429" pin=4"/></net>

<net id="443"><net_src comp="426" pin="1"/><net_sink comp="429" pin=5"/></net>

<net id="444"><net_src comp="167" pin="1"/><net_sink comp="429" pin=6"/></net>

<net id="445"><net_src comp="429" pin="7"/><net_sink comp="146" pin=3"/></net>

<net id="450"><net_src comp="167" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="102" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="452" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="461"><net_src comp="108" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="468"><net_src comp="112" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="474"><net_src comp="116" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="480"><net_src comp="120" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="486"><net_src comp="124" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="179" pin=5"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="492"><net_src comp="128" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="179" pin=6"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="498"><net_src comp="132" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="503"><net_src comp="221" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="508"><net_src comp="235" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="241" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="517"><net_src comp="138" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="522"><net_src comp="251" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="527"><net_src comp="259" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="532"><net_src comp="265" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="540"><net_src comp="329" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="546"><net_src comp="347" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="552"><net_src comp="398" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="557"><net_src comp="402" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="408" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="566"><net_src comp="429" pin="7"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="571"><net_src comp="452" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="146" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {10 }
	Port: out_last | {10 }
	Port: row_count | {2 }
 - Input state : 
	Port: myproject_axi : in_data_V | {3 }
	Port: myproject_axi : in_last | {3 }
	Port: myproject_axi : vector_rows | {1 }
	Port: myproject_axi : row_count | {2 }
	Port: myproject_axi : outidx3 | {6 7 }
	Port: myproject_axi : w2_V | {6 7 }
	Port: myproject_axi : w5_V | {6 7 }
	Port: myproject_axi : outidx | {6 7 }
	Port: myproject_axi : w8_V | {6 7 }
	Port: myproject_axi : w11_V | {6 7 }
	Port: myproject_axi : exp_table1 | {6 7 }
	Port: myproject_axi : invert_table2 | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln20 : 1
		add_ln22 : 1
		select_ln22 : 2
		store_ln22 : 3
	State 3
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		trunc_ln203 : 1
		shl_ln : 2
		empty_29 : 3
		icmp_ln203 : 3
	State 4
		zext_ln203_2 : 1
		xor_ln203 : 1
		select_ln203 : 1
		select_ln203_1 : 1
		select_ln203_2 : 1
		xor_ln203_1 : 2
		zext_ln203_3 : 2
		zext_ln203_4 : 2
		zext_ln203_5 : 2
		shl_ln203 : 3
		shl_ln203_1 : 3
		lshr_ln203 : 3
		and_ln203 : 4
	State 5
		select_ln203_3 : 1
		and_ln203_2 : 2
		in_local_V_1 : 2
		store_ln27 : 2
		empty_30 : 1
	State 6
	State 7
	State 8
		icmp_ln33 : 1
		i_1 : 1
		br_ln33 : 2
	State 9
		tmp_2 : 1
		and_ln37 : 1
		write_ln5 : 1
	State 10
		empty_32 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   |  grp_myproject_fu_179 |    21   | 104.371 |  16825  |  18783  |
|----------|-----------------------|---------|---------|---------|---------|
|          |    and_ln203_fu_347   |    0    |    0    |    0    |   256   |
|    and   |   and_ln203_1_fu_376  |    0    |    0    |    0    |   256   |
|          |   and_ln203_2_fu_382  |    0    |    0    |    0    |   256   |
|          |    and_ln37_fu_452    |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   select_ln22_fu_221  |    0    |    0    |    0    |    32   |
|          |  select_ln203_fu_290  |    0    |    0    |    0    |    8    |
|  select  | select_ln203_1_fu_297 |    0    |    0    |    0    |    8    |
|          | select_ln203_2_fu_304 |    0    |    0    |    0    |    9    |
|          | select_ln203_3_fu_365 |    0    |    0    |    0    |   256   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    xor_ln203_fu_284   |    0    |    0    |    0    |    9    |
|    xor   |   xor_ln203_1_fu_311  |    0    |    0    |    0    |    9    |
|          |   xor_ln203_2_fu_371  |    0    |    0    |    0    |   256   |
|----------|-----------------------|---------|---------|---------|---------|
|    or    |    empty_29_fu_259    |    0    |    0    |    0    |    0    |
|          |  in_local_V_1_fu_387  |    0    |    0    |    0    |   256   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    icmp_ln20_fu_209   |    0    |    0    |    0    |    18   |
|          |    icmp_ln24_fu_235   |    0    |    0    |    0    |    11   |
|   icmp   |   icmp_ln203_fu_265   |    0    |    0    |    0    |    11   |
|          |   icmp_ln37_1_fu_398  |    0    |    0    |    0    |    18   |
|          |    icmp_ln33_fu_402   |    0    |    0    |    0    |    9    |
|          |    icmp_ln37_fu_446   |    0    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    add_ln22_fu_215    |    0    |    0    |    0    |    39   |
|    add   |        i_fu_241       |    0    |    0    |    0    |    15   |
|          |       i_1_fu_408      |    0    |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|---------|
|    shl   |    shl_ln203_fu_329   |    0    |    0    |    0    |    35   |
|          |   shl_ln203_1_fu_335  |    0    |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|---------|
|    mux   |      tmp_2_fu_429     |    0    |    0    |    0    |    27   |
|----------|-----------------------|---------|---------|---------|---------|
|   lshr   |   lshr_ln203_fu_341   |    0    |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|---------|
|   read   |    grp_read_fu_132    |    0    |    0    |    0    |    0    |
|          |  empty_28_read_fu_138 |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   write  |    grp_write_fu_146   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   trunc  |   trunc_ln203_fu_247  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_251     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|extractvalue|  in_data_V_tmp_fu_271 |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   zext_ln203_fu_274   |    0    |    0    |    0    |    0    |
|          |  zext_ln203_1_fu_277  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln203_2_fu_280  |    0    |    0    |    0    |    0    |
|          |  zext_ln203_3_fu_317  |    0    |    0    |    0    |    0    |
|          |  zext_ln203_4_fu_321  |    0    |    0    |    0    |    0    |
|          |  zext_ln203_5_fu_325  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|partselect|     tmp_513_fu_356    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    21   | 104.371 |  16825  |  20640  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|  exp_table1 |    3   |    0   |    0   |
|invert_table2|    1   |    0   |    0   |
|    outidx   |    0   |    1   |    1   |
|   outidx3   |    0   |    2   |    2   |
|    w11_V    |    1   |    0   |    0   |
|     w2_V    |    4   |    0   |    0   |
|     w5_V    |    7   |    0   |    0   |
|     w8_V    |    4   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   20   |    3   |    3   |
+-------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln203_reg_543   |   256  |
|    and_ln37_reg_568    |    1   |
|    empty_28_reg_514    |   17   |
|    empty_29_reg_524    |    8   |
|      i2_0_reg_167      |    3   |
|       i_0_reg_156      |    5   |
|       i_1_reg_558      |    3   |
|        i_reg_509       |    5   |
|   icmp_ln203_reg_529   |    1   |
|    icmp_ln24_reg_505   |    1   |
|    icmp_ln33_reg_554   |    1   |
|   icmp_ln37_1_reg_549  |    1   |
|   in_local_V_reg_458   |   256  |
|   out_local_0_reg_465  |   16   |
|   out_local_1_reg_471  |   16   |
|   out_local_2_reg_477  |   16   |
|   out_local_3_reg_483  |   16   |
|   out_local_4_reg_489  |   16   |
|   select_ln22_reg_500  |   32   |
|    shl_ln203_reg_537   |   256  |
|     shl_ln_reg_519     |    8   |
|      tmp_2_reg_563     |   16   |
|vector_rows_read_reg_495|   32   |
+------------------------+--------+
|          Total         |   982  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_146 |  p3  |   2  |  16  |   32   ||    9    |
| grp_write_fu_146 |  p4  |   2  |   1  |    2   ||    9    |
|   i2_0_reg_167   |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   21   |   104  |  16825 |  20640 |
|   Memory  |   20   |    -   |    -   |    3   |    3   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |    -   |   982  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   20   |   21   |   109  |  17810 |  20670 |
+-----------+--------+--------+--------+--------+--------+
