<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Hypervisor exception delegation register Hypervisor Exception Delegation Register."><title>riscv_h::register::hedeleg - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="riscv_h" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../riscv_h/index.html">riscv_h</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module hedeleg</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In riscv_<wbr>h::<wbr>register</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">riscv_h</a>::<wbr><a href="../index.html">register</a></div><h1>Module <span>hedeleg</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/riscv_h/register/hypervisorx64/hedeleg.rs.html#1-199">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Hypervisor exception delegation register<br />
Hypervisor Exception Delegation Register.</p>
<p>The <code>hedeleg</code> register controls which exceptions are delegated from HS-mode to VS-mode.
When a bit is set in this register, the corresponding exception will trap to VS-mode
instead of HS-mode when occurring in VS-mode or VU-mode.</p>
<p>This register enables efficient virtualization by allowing guests to handle
common exceptions (like page faults) directly without hypervisor intervention.
Exception codes correspond to standard RISC-V exception cause values.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Hedeleg.html" title="struct riscv_h::register::hedeleg::Hedeleg">Hedeleg</a></dt><dd>Hypervisor Trap Delegation Registers.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.clear_ex0.html" title="fn riscv_h::register::hedeleg::clear_ex0">clear_<wbr>ex0</a><sup title="unsafe function">⚠</sup></dt><dd>Instruction address misaligned enable.</dd><dt><a class="fn" href="fn.clear_ex1.html" title="fn riscv_h::register::hedeleg::clear_ex1">clear_<wbr>ex1</a><sup title="unsafe function">⚠</sup></dt><dd>Instruction access fault enable.</dd><dt><a class="fn" href="fn.clear_ex2.html" title="fn riscv_h::register::hedeleg::clear_ex2">clear_<wbr>ex2</a><sup title="unsafe function">⚠</sup></dt><dd>Illegal instruction enable.</dd><dt><a class="fn" href="fn.clear_ex3.html" title="fn riscv_h::register::hedeleg::clear_ex3">clear_<wbr>ex3</a><sup title="unsafe function">⚠</sup></dt><dd>Breakpoint enable.</dd><dt><a class="fn" href="fn.clear_ex4.html" title="fn riscv_h::register::hedeleg::clear_ex4">clear_<wbr>ex4</a><sup title="unsafe function">⚠</sup></dt><dd>Load address misaligned enable.</dd><dt><a class="fn" href="fn.clear_ex5.html" title="fn riscv_h::register::hedeleg::clear_ex5">clear_<wbr>ex5</a><sup title="unsafe function">⚠</sup></dt><dd>Load access fault enable.</dd><dt><a class="fn" href="fn.clear_ex6.html" title="fn riscv_h::register::hedeleg::clear_ex6">clear_<wbr>ex6</a><sup title="unsafe function">⚠</sup></dt><dd>Store/AMO address misaligned enable.</dd><dt><a class="fn" href="fn.clear_ex7.html" title="fn riscv_h::register::hedeleg::clear_ex7">clear_<wbr>ex7</a><sup title="unsafe function">⚠</sup></dt><dd>Store/AMO access fault enable.</dd><dt><a class="fn" href="fn.clear_ex8.html" title="fn riscv_h::register::hedeleg::clear_ex8">clear_<wbr>ex8</a><sup title="unsafe function">⚠</sup></dt><dd>Environment call enable.</dd><dt><a class="fn" href="fn.clear_ex12.html" title="fn riscv_h::register::hedeleg::clear_ex12">clear_<wbr>ex12</a><sup title="unsafe function">⚠</sup></dt><dd>Instruction page fault enable.</dd><dt><a class="fn" href="fn.clear_ex13.html" title="fn riscv_h::register::hedeleg::clear_ex13">clear_<wbr>ex13</a><sup title="unsafe function">⚠</sup></dt><dd>Load page fault enable.</dd><dt><a class="fn" href="fn.clear_ex15.html" title="fn riscv_h::register::hedeleg::clear_ex15">clear_<wbr>ex15</a><sup title="unsafe function">⚠</sup></dt><dd>Store/AMO page fault enable.</dd><dt><a class="fn" href="fn.read.html" title="fn riscv_h::register::hedeleg::read">read</a></dt><dd>Reads the CSR.</dd><dt><a class="fn" href="fn.set_ex0.html" title="fn riscv_h::register::hedeleg::set_ex0">set_ex0</a><sup title="unsafe function">⚠</sup></dt><dd>Instruction address misaligned enable.</dd><dt><a class="fn" href="fn.set_ex1.html" title="fn riscv_h::register::hedeleg::set_ex1">set_ex1</a><sup title="unsafe function">⚠</sup></dt><dd>Instruction access fault enable.</dd><dt><a class="fn" href="fn.set_ex2.html" title="fn riscv_h::register::hedeleg::set_ex2">set_ex2</a><sup title="unsafe function">⚠</sup></dt><dd>Illegal instruction enable.</dd><dt><a class="fn" href="fn.set_ex3.html" title="fn riscv_h::register::hedeleg::set_ex3">set_ex3</a><sup title="unsafe function">⚠</sup></dt><dd>Breakpoint enable.</dd><dt><a class="fn" href="fn.set_ex4.html" title="fn riscv_h::register::hedeleg::set_ex4">set_ex4</a><sup title="unsafe function">⚠</sup></dt><dd>Load address misaligned enable.</dd><dt><a class="fn" href="fn.set_ex5.html" title="fn riscv_h::register::hedeleg::set_ex5">set_ex5</a><sup title="unsafe function">⚠</sup></dt><dd>Load access fault enable.</dd><dt><a class="fn" href="fn.set_ex6.html" title="fn riscv_h::register::hedeleg::set_ex6">set_ex6</a><sup title="unsafe function">⚠</sup></dt><dd>Store/AMO address misaligned enable.</dd><dt><a class="fn" href="fn.set_ex7.html" title="fn riscv_h::register::hedeleg::set_ex7">set_ex7</a><sup title="unsafe function">⚠</sup></dt><dd>Store/AMO access fault enable.</dd><dt><a class="fn" href="fn.set_ex8.html" title="fn riscv_h::register::hedeleg::set_ex8">set_ex8</a><sup title="unsafe function">⚠</sup></dt><dd>Environment call enable.</dd><dt><a class="fn" href="fn.set_ex12.html" title="fn riscv_h::register::hedeleg::set_ex12">set_<wbr>ex12</a><sup title="unsafe function">⚠</sup></dt><dd>Instruction page fault enable.</dd><dt><a class="fn" href="fn.set_ex13.html" title="fn riscv_h::register::hedeleg::set_ex13">set_<wbr>ex13</a><sup title="unsafe function">⚠</sup></dt><dd>Load page fault enable.</dd><dt><a class="fn" href="fn.set_ex15.html" title="fn riscv_h::register::hedeleg::set_ex15">set_<wbr>ex15</a><sup title="unsafe function">⚠</sup></dt><dd>Store/AMO page fault enable.</dd><dt><a class="fn" href="fn.try_read.html" title="fn riscv_h::register::hedeleg::try_read">try_<wbr>read</a></dt><dd>Attempts to reads the CSR.</dd></dl></section></div></main></body></html>