cell 1 INVX1:_1_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal a layer 1 -80 -540
pin name Y signal _0_ layer 1 80 0
cell 2 BUFX2:_2_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_ layer 1 -160 -140
pin name Y signal o layer 1 170 0
pad 1 name twpin_a
corners 4 -80 -200 -80 200 80 200 80 -200
pin name a signal a layer 1 0 0

pad 2 name twpin_gnd
corners 4 -80 -200 -80 200 80 200 80 -200
pin name gnd signal gnd layer 1 0 0

pad 3 name twpin_o
corners 4 -80 -200 -80 200 80 200 80 -200
pin name o signal o layer 1 0 0

pad 4 name twpin_vdd
corners 4 -80 -200 -80 200 80 200 80 -200
pin name vdd signal vdd layer 1 0 0

