// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of sine_sample
//        bit 31~0 - sine_sample[31:0] (Read)
// 0x14 : Control signal of sine_sample
//        bit 0  - sine_sample_ap_vld (Read/COR)
//        others - reserved
// 0x18 : Data signal of step_size
//        bit 31~0 - step_size[31:0] (Read/Write)
// 0x1c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XNCO3_AXILITES_ADDR_SINE_SAMPLE_DATA 0x10
#define XNCO3_AXILITES_BITS_SINE_SAMPLE_DATA 32
#define XNCO3_AXILITES_ADDR_SINE_SAMPLE_CTRL 0x14
#define XNCO3_AXILITES_ADDR_STEP_SIZE_DATA   0x18
#define XNCO3_AXILITES_BITS_STEP_SIZE_DATA   32

