<!doctype html>
<html>
<head>
<title>ALG_VCU_AXI_CTRL (VCU_SLCR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___vcu_slcr.html")>VCU_SLCR Module</a> &gt; ALG_VCU_AXI_CTRL (VCU_SLCR) Register</p><h1>ALG_VCU_AXI_CTRL (VCU_SLCR) Register</h1>
<h2>ALG_VCU_AXI_CTRL (VCU_SLCR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ALG_VCU_AXI_CTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000040</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00A0040040 (VCU_SLCR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x0000F000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>This register controls this reference clock</td></tr>
</table>
<p></p>
<h2>ALG_VCU_AXI_CTRL (VCU_SLCR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">18</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>MCU_CLK_SEL</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>0: Encoder MCU clock selected on output port for monitoring purpose.<br/>1: Decoder MCU clock selected on output port for monitoring purpose.</td></tr>
<tr valign=top><td>CORE_CLK_SEL</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>0: Encoder core clock selected on output port for monitoring purpose.<br/>1: Decoder core clock selected on output port for monitoring purpose.</td></tr>
<tr valign=top><td>MCU_CLKACT</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Clock active signal. Switch to 0 to disable the clock</td></tr>
<tr valign=top><td>DEC_CLKACT</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Clock active signal. Switch to 0 to disable the clock</td></tr>
<tr valign=top><td>ENC_CACHE_CLKACT</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Clock active signal. Switch to 0 to disable the clock</td></tr>
<tr valign=top><td>ENC_CLKACT</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Clock active signal. Switch to 0 to disable the clock</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:0</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>