#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug  4 15:11:18 2020
# Process ID: 2136
# Current directory: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3356 F:\Experiment_of_SEA\FPGA_Experimental_Project\Lab_4_2\Lab_4_2.xpr
# Log file: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/vivado.log
# Journal file: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/TestBench.v
file delete -force F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/TestBench.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/Testbench.v w ]
add_files -fileset sim_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/Testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
file mkdir F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1
file mkdir F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1/new
close [ open F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1/new/system.xdc w ]
add_files -fileset constrs_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1/new/system.xdc
launch_simulation
source Testbench.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
