<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>smart_top</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./smart_top.sdb</name><userFileType>SDB</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="1"><name>../../Actel/DirectCore/COREUART/5.2.2/COREUART.cxf</name><userFileType>CXF</userFileType></file><file fileid="2"><name>./COREUART_0/smart_top_COREUART_0_COREUART.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>./smart_top.vhd</name><fileType>VHDLSource</fileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="4"><name>./testbench.vhd</name><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="COREUART" id_vendor="Actel" id_version="5.2.2" module_class="SpiritModule" name="COREUART" state="GOOD" type="3"/><module module_class="ComponentModule" name="adcclk_3P9::work" state="GOOD" type="1"/><module file="hdl\adc_muxtmp_test.vhd" module_class="HdlModule" name="adc_muxtmp_test" state="GOOD" type="2"/><module file="hdl\CMOS_DrvX.vhd" module_class="HdlModule" name="CMOS_DrvX" state="GOOD" type="2"/><module file="hdl\Counter_ref.vhd" module_class="HdlModule" name="Counter_ref" state="GOOD" type="2"/><module module_class="ComponentModule" name="Fifo_rd::work" state="GOOD" type="1"/><module file="hdl\FrameMk.vhd" module_class="HdlModule" name="FrameMk" state="GOOD" type="2"/><module file="hdl\Main_ctl4SD.vhd" module_class="HdlModule" name="Main_ctl4SD" state="GOOD" type="2"/><module module_class="ComponentModule" name="My_adder0::work" state="GOOD" type="1"/><module file="hdl\ParaUpdata.vhd" module_class="HdlModule" name="ParaUpdata" state="GOOD" type="2"/><module file="hdl\pll_test1.vhd" module_class="HdlModule" name="PLL_Test1" state="GOOD" type="2"/><module file="hdl\SDram_cmd.vhd" module_class="HdlModule" name="Sdram_cmd" state="GOOD" type="2"/><module file="hdl\Sdram_ctl_v2.vhd" module_class="HdlModule" name="Sdram_ctl_v2" state="GOOD" type="2"/><module file="hdl\SDram_data.vhd" module_class="HdlModule" name="Sdram_data" state="GOOD" type="2"/><module file="hdl\Sdram_ini.vhd" module_class="HdlModule" name="Sdram_ini" state="GOOD" type="2"/><module file="hdl\SDram_rd.vhd" module_class="HdlModule" name="SDram_rd" state="GOOD" type="2"/><module file="hdl\SDRAM_Ref.vhd" module_class="HdlModule" name="SDRAM_Ref" state="GOOD" type="2"/><module file="hdl\SDRAM_wr.vhd" module_class="HdlModule" name="SDRAM_wr" state="GOOD" type="2"/><module file="hdl\Uart_ctl.vhd" module_class="HdlModule" name="Uart_ctl" state="GOOD" type="2"/><module module_class="ComponentModule" name="Uart_ram::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><model><signals><signal><name>ExterCLk</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CMOS_sample</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mem_HL</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Sync_X</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Clock_Y</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>spi_data</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>reset_ds</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Clock_X</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Prebus1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Prebus2</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Sync_Y</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>spi_clock</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Sh_co</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>precharge</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AdcClk</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>VoltAvg</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>NoRowSel</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CMOS_reset</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Pre_co</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>spi_load</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_ras_n</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_cas_n</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_we_n</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LVDS_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RX</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>cmos_start</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Sd_DQ</name><direction>inout</direction><left>71</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_cke</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_cs_n</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_Clk</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_dqm</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_addr</name><direction>out</direction><left>12</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SD_ba</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ADCdataIn</name><direction>in</direction><left>13</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>