Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:43:05 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.458        0.000                      0                 1839        0.042        0.000                      0                 1839        3.225        0.000                       0                   838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.458        0.000                      0                 1839        0.042        0.000                      0                 1839        3.225        0.000                       0                   838  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.588ns (18.306%)  route 2.624ns (81.694%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.777     2.590    A_i_k_0/RSTP
    SLICE_X28Y34         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     2.729 r  A_i_k_0/out_tmp_reg_i_32/O
                         net (fo=2, routed)           0.518     3.247    mult_pipe0/out_tmp0/B[1]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.650ns (20.894%)  route 2.461ns (79.106%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.735     2.548    A_i_k_0/RSTP
    SLICE_X28Y34         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.201     2.749 r  A_i_k_0/out_tmp_reg_i_33/O
                         net (fo=2, routed)           0.397     3.146    mult_pipe0/out_tmp_reg/A[0]
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y14        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.340     6.669    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.650ns (20.720%)  route 2.487ns (79.280%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.735     2.548    A_i_k_0/RSTP
    SLICE_X28Y34         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.201     2.749 r  A_i_k_0/out_tmp_reg_i_33/O
                         net (fo=2, routed)           0.423     3.172    mult_pipe0/out_tmp0/B[0]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[0])
                                                     -0.313     6.696    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.585ns (18.642%)  route 2.553ns (81.358%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.803     2.616    A_i_k_0/RSTP
    SLICE_X28Y33         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     2.752 r  A_i_k_0/out_tmp_reg_i_22/O
                         net (fo=2, routed)           0.421     3.173    mult_pipe0/out_tmp_reg/A[11]
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y14        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.575ns (18.447%)  route 2.542ns (81.553%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.773     2.586    A_i_k_0/RSTP
    SLICE_X28Y34         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     2.712 r  A_i_k_0/out_tmp_reg_i_25/O
                         net (fo=2, routed)           0.440     3.152    mult_pipe0/out_tmp_reg/A[8]
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y14        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.304     6.705    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.585ns (18.798%)  route 2.527ns (81.202%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.801     2.614    A_i_k_0/RSTP
    SLICE_X28Y33         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     2.750 r  A_i_k_0/out_tmp_reg_i_21/O
                         net (fo=2, routed)           0.397     3.147    mult_pipe0/out_tmp0/B[12]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298     6.711    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.599ns (19.335%)  route 2.499ns (80.665%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.769     2.582    A_i_k_0/RSTP
    SLICE_X28Y33         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.732 r  A_i_k_0/out_tmp_reg_i_20/O
                         net (fo=2, routed)           0.401     3.133    mult_pipe0/out_tmp_reg/A[13]
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y14        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.310     6.699    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.588ns (19.035%)  route 2.501ns (80.965%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.777     2.590    A_i_k_0/RSTP
    SLICE_X28Y34         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     2.729 r  A_i_k_0/out_tmp_reg_i_32/O
                         net (fo=2, routed)           0.395     3.124    mult_pipe0/out_tmp_reg/A[1]
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y14        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y14        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.307     6.702    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.584ns (19.122%)  route 2.470ns (80.878%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.765     2.578    A_i_k_0/RSTP
    SLICE_X28Y33         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     2.713 r  A_i_k_0/out_tmp_reg_i_17/O
                         net (fo=2, routed)           0.376     3.089    mult_pipe0/out_tmp0/B[16]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.585ns (19.352%)  route 2.438ns (80.648%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm5/clk
    SLICE_X25Y17         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm5/out_reg[1]/Q
                         net (fo=25, routed)          0.375     0.506    fsm5/out_reg_n_0_[1]
    SLICE_X25Y18         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     0.589 f  fsm5/A_int0_0_write_en_INST_0_i_3/O
                         net (fo=14, routed)          0.357     0.946    fsm2/out_reg[0]_9
    SLICE_X24Y20         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     1.059 r  fsm2/A_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.410     1.469    fsm0/out_reg[2]_2
    SLICE_X26Y22         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     1.587 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=9, routed)           0.187     1.774    fsm/out_reg[0]_2
    SLICE_X27Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.813 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.803     2.616    A_i_k_0/RSTP
    SLICE_X28Y33         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     2.752 r  A_i_k_0/out_tmp_reg_i_22/O
                         net (fo=2, routed)           0.306     3.058    mult_pipe0/out_tmp0/B[11]
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y12        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.305     6.704    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  3.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y27         FDRE                                         r  div_pipe0/quotient_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[22]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[22]
    SLICE_X22Y27         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[22]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[22]_i_1_n_0
    SLICE_X22Y27         FDRE                                         r  div_pipe0/quotient_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y27         FDRE                                         r  div_pipe0/quotient_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y27         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y26         FDRE                                         r  div_pipe0/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[3]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[3]
    SLICE_X23Y26         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[3]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[3]_i_1_n_0
    SLICE_X23Y26         FDRE                                         r  div_pipe0/quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y26         FDRE                                         r  div_pipe0/quotient_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y26         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    cond_computed1/clk
    SLICE_X23Y19         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed1/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm2/cond_computed1_out
    SLICE_X23Y19         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.093 r  fsm2/out[0]_i_1__14/O
                         net (fo=1, routed)           0.015     0.108    cond_computed1/out_reg[0]_0
    SLICE_X23Y19         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    cond_computed1/clk
    SLICE_X23Y19         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y19         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y28         FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X22Y28         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y28         FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y28         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y26         FDRE                                         r  div_pipe0/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[1]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[1]
    SLICE_X23Y26         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[1]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[1]_i_1_n_0
    SLICE_X23Y26         FDRE                                         r  div_pipe0/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y26         FDRE                                         r  div_pipe0/quotient_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y26         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y30         FDRE                                         r  div_pipe0/quotient_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[29]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[29]
    SLICE_X23Y30         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[29]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[29]_i_1_n_0
    SLICE_X23Y30         FDRE                                         r  div_pipe0/quotient_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y30         FDRE                                         r  div_pipe0/quotient_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y27         FDRE                                         r  div_pipe0/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[5]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[5]
    SLICE_X23Y27         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[5]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[5]_i_1_n_0
    SLICE_X23Y27         FDRE                                         r  div_pipe0/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y27         FDRE                                         r  div_pipe0/quotient_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y27         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y27         FDRE                                         r  div_pipe0/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[6]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[6]
    SLICE_X23Y27         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[6]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[6]_i_1_n_0
    SLICE_X23Y27         FDRE                                         r  div_pipe0/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y27         FDRE                                         r  div_pipe0/quotient_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y27         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y27         FDRE                                         r  div_pipe0/quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[9]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[9]
    SLICE_X22Y27         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[9]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[9]_i_1_n_0
    SLICE_X22Y27         FDRE                                         r  div_pipe0/quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y27         FDRE                                         r  div_pipe0/quotient_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y27         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    par_done_reg2/clk
    SLICE_X27Y19         FDRE                                         r  par_done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg2/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    fsm4/par_done_reg2_out
    SLICE_X27Y19         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  fsm4/out[0]_i_1__16/O
                         net (fo=1, routed)           0.017     0.108    par_reset0/out_reg[0]_1
    SLICE_X27Y19         FDRE                                         r  par_reset0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    par_reset0/clk
    SLICE_X27Y19         FDRE                                         r  par_reset0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y19         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y13  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y9   mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X27Y20   A_i_i_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y20   k_1/out_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X25Y20   k_1/out_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X25Y20   k_1/out_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X27Y29   mult_pipe0/done_buf_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y29   mult_pipe0/done_buf_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y20   A_i_i_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y20   A_i_i_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y20   k_1/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y20   k_1/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y20   k_1/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y29   mult_pipe0/done_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y29   mult_pipe0/done_buf_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y29   mult_pipe0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y29   mult_pipe0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y29   mult_pipe0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y20   A_i_i_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y20   A_i_i_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y20   k_1/out_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y20   k_1/out_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y20   k_1/out_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y20   k_1/out_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y20   k_1/out_reg[3]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y20   k_1/out_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y29   mult_pipe0/done_buf_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y29   mult_pipe0/done_buf_reg[0]/C



