

================================================================
== Vitis HLS Report for 'my_prj'
================================================================
* Date:           Sat Feb 17 17:32:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  3.878 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |ref_tmp_i_i_decision_function_fu_105  |decision_function  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +--------------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     294|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     294|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1200|  1920|  484800|  242400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------+---------+----+---+-----+-----+
    |               Instance               |       Module      | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+-------------------+---------+----+---+-----+-----+
    |ref_tmp_i_i_decision_function_fu_105  |decision_function  |        0|   0|  0|  294|    0|
    +--------------------------------------+-------------------+---------+----+---+-----+-----+
    |Total                                 |                   |        0|   0|  0|  294|    0|
    +--------------------------------------+-------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_start        |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|x_0             |   in|   28|     ap_none|           x_0|       pointer|
|x_1             |   in|   28|     ap_none|           x_1|       pointer|
|x_2             |   in|   28|     ap_none|           x_2|       pointer|
|x_3             |   in|   28|     ap_none|           x_3|       pointer|
|x_4             |   in|   28|     ap_none|           x_4|       pointer|
|x_5             |   in|   28|     ap_none|           x_5|       pointer|
|x_6             |   in|   28|     ap_none|           x_6|       pointer|
|x_7             |   in|   28|     ap_none|           x_7|       pointer|
|x_8             |   in|   28|     ap_none|           x_8|       pointer|
|x_9             |   in|   28|     ap_none|           x_9|       pointer|
|x_10            |   in|   28|     ap_none|          x_10|       pointer|
|x_11            |   in|   28|     ap_none|          x_11|       pointer|
|x_12            |   in|   28|     ap_none|          x_12|       pointer|
|x_13            |   in|   28|     ap_none|          x_13|       pointer|
|score_0         |  out|   28|      ap_vld|       score_0|       pointer|
|score_0_ap_vld  |  out|    1|      ap_vld|       score_0|       pointer|
|score_1         |   in|   28|     ap_none|       score_1|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

