{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532482778956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532482778959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 22:39:38 2018 " "Processing started: Tue Jul 24 22:39:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532482778959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532482778959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532482778960 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532482779307 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "uart.qsys " "Elaborating Qsys system entity \"uart.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532482779424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:42 Progress: Loading UART/uart.qsys " "2018.07.24.22:39:42 Progress: Loading UART/uart.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482782737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:42 Progress: Reading input file " "2018.07.24.22:39:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482782973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:43 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.07.24.22:39:43 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482783017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:43 Progress: Parameterizing module clk_0 " "2018.07.24.22:39:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482783771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:43 Progress: Adding rs232_0 \[altera_up_avalon_rs232 13.0\] " "2018.07.24.22:39:43 Progress: Adding rs232_0 \[altera_up_avalon_rs232 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482783779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:44 Progress: Parameterizing module rs232_0 " "2018.07.24.22:39:44 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482784173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:44 Progress: Building connections " "2018.07.24.22:39:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482784175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:44 Progress: Parameterizing connections " "2018.07.24.22:39:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482784427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:44 Progress: Validating " "2018.07.24.22:39:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482784427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.24.22:39:44 Progress: Done reading input file " "2018.07.24.22:39:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482784913 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart.rs232_0: rs232_0.avalon_rs232_slave must be connected to an Avalon-MM master " "Uart.rs232_0: rs232_0.avalon_rs232_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1532482784993 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver " "Uart.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1532482784993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Generating uart \"uart\" for QUARTUS_SYNTH " "Uart: Generating uart \"uart\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482786650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections " "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482786736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482786747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 3 modules, 4 connections " "Reset_adaptation_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482786928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482787054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"uart\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"uart\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482787634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"uart\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"uart\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482787640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done \"uart\" with 3 modules, 9 files, 61781 bytes " "Uart: Done \"uart\" with 3 modules, 9 files, 61781 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1532482787641 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "uart.qsys " "Finished elaborating Qsys system entity \"uart.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532482788293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_0_tx " "Found entity 1: uart_uart_0_tx" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/uart_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788357 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_0_rx_stimulus_source " "Found entity 2: uart_uart_0_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/uart_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788357 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_0_rx " "Found entity 3: uart_uart_0_rx" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/uart_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788357 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_0_regs " "Found entity 4: uart_uart_0_regs" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/uart_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788357 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart_0 " "Found entity 5: uart_uart_0" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/uart_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rs232_0 " "Found entity 1: uart_rs232_0" {  } { { "uart/synthesis/submodules/uart_rs232_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/uart_rs232_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788359 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1532482788361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "uart/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/altera_up_rs232_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "uart/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/altera_up_rs232_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788372 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"=\" UART.v(8) " "Verilog HDL syntax error at UART.v(8) near text \",\";  expecting \"=\"" {  } { { "UART.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/UART.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1532482788374 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UART UART.v(1) " "Ignored design unit \"UART\" at UART.v(1) due to previous errors" {  } { { "UART.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/UART.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1532482788384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 0 0 " "Found 0 design units, including 0 entities, in source file UART.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/uart/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/uart/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/uart/submodules/altera_up_rs232_counters.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/altera_up_rs232_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/uart/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/altera_up_rs232_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/uart/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/altera_up_rs232_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788395 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "db/ip/uart/submodules/altera_up_sync_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1532482788396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/uart/submodules/altera_up_sync_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/submodules/uart_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/submodules/uart_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rs232_0 " "Found entity 1: uart_rs232_0" {  } { { "db/ip/uart/submodules/uart_rs232_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/submodules/uart_rs232_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "db/ip/uart/uart.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/UART/db/ip/uart/uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532482788400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532482788400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532482788508 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 24 22:39:48 2018 " "Processing ended: Tue Jul 24 22:39:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532482788508 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532482788508 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532482788508 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532482788508 ""}
