
IMU_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008878  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08008b18  08008b18  00009b18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008f14  08008f14  00009f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008f1c  08008f1c  00009f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008f20  08008f20  00009f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f4  24000000  08008f24  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00007960  240001f4  08009118  0000a1f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24007b54  08009118  0000ab54  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a1f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015897  00000000  00000000  0000a222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002960  00000000  00000000  0001fab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f10  00000000  00000000  00022420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000ba9  00000000  00000000  00023330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00003d49  00000000  00000000  00023ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000147c8  00000000  00000000  00027c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015d3f1  00000000  00000000  0003c3ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001997db  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cb8  00000000  00000000  00199820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  0019e4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f4 	.word	0x240001f4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008b00 	.word	0x08008b00

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001f8 	.word	0x240001f8
 80002dc:	08008b00 	.word	0x08008b00

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <main>:
	/**
	  * @brief  The application entry point.
	  * @retval int
	  */
	int main(void)
	{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 80006c2:	f001 f835 	bl	8001730 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 80006c6:	f000 f8a9 	bl	800081c <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 80006ca:	f000 fa35 	bl	8000b38 <MX_GPIO_Init>
	  MX_I2C2_Init();
 80006ce:	f000 f90f 	bl	80008f0 <MX_I2C2_Init>
	  MX_USART2_UART_Init();
 80006d2:	f000 f999 	bl	8000a08 <MX_USART2_UART_Init>
	  MX_USART1_UART_Init();
 80006d6:	f000 f94b 	bl	8000970 <MX_USART1_UART_Init>
	  MX_USART6_UART_Init();
 80006da:	f000 f9e1 	bl	8000aa0 <MX_USART6_UART_Init>
	  /* USER CODE BEGIN 2 */

	  /* USER CODE END 2 */

	  /* Initialize leds */
	  BSP_LED_Init(LED_GREEN);
 80006de:	2000      	movs	r0, #0
 80006e0:	f000 fe42 	bl	8001368 <BSP_LED_Init>
	  BSP_LED_Init(LED_BLUE);
 80006e4:	2001      	movs	r0, #1
 80006e6:	f000 fe3f 	bl	8001368 <BSP_LED_Init>
	  BSP_LED_Init(LED_RED);
 80006ea:	2002      	movs	r0, #2
 80006ec:	f000 fe3c 	bl	8001368 <BSP_LED_Init>

	  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
	  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80006f0:	2101      	movs	r1, #1
 80006f2:	2000      	movs	r0, #0
 80006f4:	f000 feae 	bl	8001454 <BSP_PB_Init>

	  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
	  BspCOMInit.BaudRate   = 115200;
 80006f8:	4b41      	ldr	r3, [pc, #260]	@ (8000800 <main+0x144>)
 80006fa:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006fe:	601a      	str	r2, [r3, #0]
	  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000700:	4b3f      	ldr	r3, [pc, #252]	@ (8000800 <main+0x144>)
 8000702:	2200      	movs	r2, #0
 8000704:	605a      	str	r2, [r3, #4]
	  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000706:	4b3e      	ldr	r3, [pc, #248]	@ (8000800 <main+0x144>)
 8000708:	2200      	movs	r2, #0
 800070a:	811a      	strh	r2, [r3, #8]
	  BspCOMInit.Parity     = COM_PARITY_NONE;
 800070c:	4b3c      	ldr	r3, [pc, #240]	@ (8000800 <main+0x144>)
 800070e:	2200      	movs	r2, #0
 8000710:	815a      	strh	r2, [r3, #10]
	  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000712:	4b3b      	ldr	r3, [pc, #236]	@ (8000800 <main+0x144>)
 8000714:	2200      	movs	r2, #0
 8000716:	819a      	strh	r2, [r3, #12]
	  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000718:	4939      	ldr	r1, [pc, #228]	@ (8000800 <main+0x144>)
 800071a:	2000      	movs	r0, #0
 800071c:	f000 ff2a 	bl	8001574 <BSP_COM_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <main+0x6e>
	  {
		Error_Handler();
 8000726:	f000 fa87 	bl	8000c38 <Error_Handler>
	  }

	  /* Infinite loop */
	  /* USER CODE BEGIN WHILE */
	  printf("System initialized. Waiting for OpenMV data...\n");
 800072a:	4836      	ldr	r0, [pc, #216]	@ (8000804 <main+0x148>)
 800072c:	f006 fada 	bl	8006ce4 <puts>

	  while (1)
	  {
	      // --- 1. Wait for "START" marker ---
	      uint8_t marker[5];
	      HAL_UART_Receive(&huart1, marker, 5, HAL_MAX_DELAY);
 8000730:	f107 010c 	add.w	r1, r7, #12
 8000734:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000738:	2205      	movs	r2, #5
 800073a:	4833      	ldr	r0, [pc, #204]	@ (8000808 <main+0x14c>)
 800073c:	f004 fc30 	bl	8004fa0 <HAL_UART_Receive>
	      if (memcmp(marker, "START", 5) != 0) continue;
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	2205      	movs	r2, #5
 8000746:	4931      	ldr	r1, [pc, #196]	@ (800080c <main+0x150>)
 8000748:	4618      	mov	r0, r3
 800074a:	f006 fad3 	bl	8006cf4 <memcmp>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d14e      	bne.n	80007f2 <main+0x136>

	      // --- 2. Receive size (4 bytes) ---
	      uint8_t size_buf[4];
	      HAL_UART_Receive(&huart1, size_buf, 4, HAL_MAX_DELAY);
 8000754:	f107 0108 	add.w	r1, r7, #8
 8000758:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800075c:	2204      	movs	r2, #4
 800075e:	482a      	ldr	r0, [pc, #168]	@ (8000808 <main+0x14c>)
 8000760:	f004 fc1e 	bl	8004fa0 <HAL_UART_Receive>
	      uint32_t img_size = (size_buf[0]<<24) | (size_buf[1]<<16) | (size_buf[2]<<8) | size_buf[3];
 8000764:	7a3b      	ldrb	r3, [r7, #8]
 8000766:	061a      	lsls	r2, r3, #24
 8000768:	7a7b      	ldrb	r3, [r7, #9]
 800076a:	041b      	lsls	r3, r3, #16
 800076c:	431a      	orrs	r2, r3
 800076e:	7abb      	ldrb	r3, [r7, #10]
 8000770:	021b      	lsls	r3, r3, #8
 8000772:	4313      	orrs	r3, r2
 8000774:	7afa      	ldrb	r2, [r7, #11]
 8000776:	4313      	orrs	r3, r2
 8000778:	617b      	str	r3, [r7, #20]
	      if (img_size > MAX_IMG_SIZE) continue;
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000780:	4293      	cmp	r3, r2
 8000782:	d838      	bhi.n	80007f6 <main+0x13a>

	      // --- 3. Receive JPEG image ---
	      HAL_UART_Receive(&huart1, img_buffer, img_size, HAL_MAX_DELAY);
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	b29a      	uxth	r2, r3
 8000788:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800078c:	4920      	ldr	r1, [pc, #128]	@ (8000810 <main+0x154>)
 800078e:	481e      	ldr	r0, [pc, #120]	@ (8000808 <main+0x14c>)
 8000790:	f004 fc06 	bl	8004fa0 <HAL_UART_Receive>

	      // --- 4. Read END marker (3 bytes) ---
	      uint8_t end_marker[3];
	      HAL_UART_Receive(&huart1, end_marker, 3, HAL_MAX_DELAY);
 8000794:	1d39      	adds	r1, r7, #4
 8000796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800079a:	2203      	movs	r2, #3
 800079c:	481a      	ldr	r0, [pc, #104]	@ (8000808 <main+0x14c>)
 800079e:	f004 fbff 	bl	8004fa0 <HAL_UART_Receive>
	      if (memcmp(end_marker, "END", 3) != 0) continue;
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2203      	movs	r2, #3
 80007a6:	491b      	ldr	r1, [pc, #108]	@ (8000814 <main+0x158>)
 80007a8:	4618      	mov	r0, r3
 80007aa:	f006 faa3 	bl	8006cf4 <memcmp>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d122      	bne.n	80007fa <main+0x13e>

	      // --- 5. Forward full frame to RPi via USART6 ---
	      HAL_UART_Transmit(&huart6, (uint8_t*)"START", 5, HAL_MAX_DELAY);
 80007b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007b8:	2205      	movs	r2, #5
 80007ba:	4914      	ldr	r1, [pc, #80]	@ (800080c <main+0x150>)
 80007bc:	4816      	ldr	r0, [pc, #88]	@ (8000818 <main+0x15c>)
 80007be:	f004 fb61 	bl	8004e84 <HAL_UART_Transmit>
	      HAL_UART_Transmit(&huart6, size_buf, 4, HAL_MAX_DELAY);
 80007c2:	f107 0108 	add.w	r1, r7, #8
 80007c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007ca:	2204      	movs	r2, #4
 80007cc:	4812      	ldr	r0, [pc, #72]	@ (8000818 <main+0x15c>)
 80007ce:	f004 fb59 	bl	8004e84 <HAL_UART_Transmit>
	      HAL_UART_Transmit(&huart6, img_buffer, img_size, HAL_MAX_DELAY);
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007da:	490d      	ldr	r1, [pc, #52]	@ (8000810 <main+0x154>)
 80007dc:	480e      	ldr	r0, [pc, #56]	@ (8000818 <main+0x15c>)
 80007de:	f004 fb51 	bl	8004e84 <HAL_UART_Transmit>
	      HAL_UART_Transmit(&huart6, (uint8_t*)"END", 3, HAL_MAX_DELAY);
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007e6:	2203      	movs	r2, #3
 80007e8:	490a      	ldr	r1, [pc, #40]	@ (8000814 <main+0x158>)
 80007ea:	480b      	ldr	r0, [pc, #44]	@ (8000818 <main+0x15c>)
 80007ec:	f004 fb4a 	bl	8004e84 <HAL_UART_Transmit>
 80007f0:	e79e      	b.n	8000730 <main+0x74>
	      if (memcmp(marker, "START", 5) != 0) continue;
 80007f2:	bf00      	nop
 80007f4:	e79c      	b.n	8000730 <main+0x74>
	      if (img_size > MAX_IMG_SIZE) continue;
 80007f6:	bf00      	nop
 80007f8:	e79a      	b.n	8000730 <main+0x74>
	      if (memcmp(end_marker, "END", 3) != 0) continue;
 80007fa:	bf00      	nop
	  {
 80007fc:	e798      	b.n	8000730 <main+0x74>
 80007fe:	bf00      	nop
 8000800:	24007740 	.word	0x24007740
 8000804:	08008b20 	.word	0x08008b20
 8000808:	240077a4 	.word	0x240077a4
 800080c:	08008b50 	.word	0x08008b50
 8000810:	24000210 	.word	0x24000210
 8000814:	08008b58 	.word	0x08008b58
 8000818:	240078cc 	.word	0x240078cc

0800081c <SystemClock_Config>:
	/**
	  * @brief System Clock Configuration
	  * @retval None
	  */
	void SystemClock_Config(void)
	{
 800081c:	b580      	push	{r7, lr}
 800081e:	b09c      	sub	sp, #112	@ 0x70
 8000820:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000826:	224c      	movs	r2, #76	@ 0x4c
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f006 fa72 	bl	8006d14 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	2220      	movs	r2, #32
 8000834:	2100      	movs	r1, #0
 8000836:	4618      	mov	r0, r3
 8000838:	f006 fa6c 	bl	8006d14 <memset>

	  /** Supply configuration update enable
	  */
	  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800083c:	2002      	movs	r0, #2
 800083e:	f001 fc85 	bl	800214c <HAL_PWREx_ConfigSupply>

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000842:	2300      	movs	r3, #0
 8000844:	603b      	str	r3, [r7, #0]
 8000846:	4b28      	ldr	r3, [pc, #160]	@ (80008e8 <SystemClock_Config+0xcc>)
 8000848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800084a:	4a27      	ldr	r2, [pc, #156]	@ (80008e8 <SystemClock_Config+0xcc>)
 800084c:	f023 0301 	bic.w	r3, r3, #1
 8000850:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000852:	4b25      	ldr	r3, [pc, #148]	@ (80008e8 <SystemClock_Config+0xcc>)
 8000854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	4b23      	ldr	r3, [pc, #140]	@ (80008ec <SystemClock_Config+0xd0>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000864:	4a21      	ldr	r2, [pc, #132]	@ (80008ec <SystemClock_Config+0xd0>)
 8000866:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800086a:	6193      	str	r3, [r2, #24]
 800086c:	4b1f      	ldr	r3, [pc, #124]	@ (80008ec <SystemClock_Config+0xd0>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000874:	603b      	str	r3, [r7, #0]
 8000876:	683b      	ldr	r3, [r7, #0]

	  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000878:	bf00      	nop
 800087a:	4b1c      	ldr	r3, [pc, #112]	@ (80008ec <SystemClock_Config+0xd0>)
 800087c:	699b      	ldr	r3, [r3, #24]
 800087e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000886:	d1f8      	bne.n	800087a <SystemClock_Config+0x5e>

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000888:	2302      	movs	r3, #2
 800088a:	627b      	str	r3, [r7, #36]	@ 0x24
	  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800088c:	2301      	movs	r3, #1
 800088e:	633b      	str	r3, [r7, #48]	@ 0x30
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000890:	2340      	movs	r3, #64	@ 0x40
 8000892:	637b      	str	r3, [r7, #52]	@ 0x34
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000894:	2300      	movs	r3, #0
 8000896:	64bb      	str	r3, [r7, #72]	@ 0x48
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800089c:	4618      	mov	r0, r3
 800089e:	f001 fc8f 	bl	80021c0 <HAL_RCC_OscConfig>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0x90>
	  {
		Error_Handler();
 80008a8:	f000 f9c6 	bl	8000c38 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ac:	233f      	movs	r3, #63	@ 0x3f
 80008ae:	607b      	str	r3, [r7, #4]
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
								  |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008b0:	2300      	movs	r3, #0
 80008b2:	60bb      	str	r3, [r7, #8]
	  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61bb      	str	r3, [r7, #24]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61fb      	str	r3, [r7, #28]
	  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	623b      	str	r3, [r7, #32]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2101      	movs	r1, #1
 80008d0:	4618      	mov	r0, r3
 80008d2:	f002 f8cf 	bl	8002a74 <HAL_RCC_ClockConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0xc4>
	  {
		Error_Handler();
 80008dc:	f000 f9ac 	bl	8000c38 <Error_Handler>
	  }
	}
 80008e0:	bf00      	nop
 80008e2:	3770      	adds	r7, #112	@ 0x70
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	58000400 	.word	0x58000400
 80008ec:	58024800 	.word	0x58024800

080008f0 <MX_I2C2_Init>:
	  * @brief I2C2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_I2C2_Init(void)
	{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C2_Init 0 */

	  /* USER CODE BEGIN I2C2_Init 1 */

	  /* USER CODE END I2C2_Init 1 */
	  hi2c2.Instance = I2C2;
 80008f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000964 <MX_I2C2_Init+0x74>)
 80008f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000968 <MX_I2C2_Init+0x78>)
 80008f8:	601a      	str	r2, [r3, #0]
	  hi2c2.Init.Timing = 0x10707DBC;
 80008fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000964 <MX_I2C2_Init+0x74>)
 80008fc:	4a1b      	ldr	r2, [pc, #108]	@ (800096c <MX_I2C2_Init+0x7c>)
 80008fe:	605a      	str	r2, [r3, #4]
	  hi2c2.Init.OwnAddress1 = 0;
 8000900:	4b18      	ldr	r3, [pc, #96]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
	  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000906:	4b17      	ldr	r3, [pc, #92]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000908:	2201      	movs	r2, #1
 800090a:	60da      	str	r2, [r3, #12]
	  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_I2C2_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
	  hi2c2.Init.OwnAddress2 = 0;
 8000912:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	615a      	str	r2, [r3, #20]
	  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_I2C2_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	619a      	str	r2, [r3, #24]
	  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800091e:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	61da      	str	r2, [r3, #28]
	  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000924:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800092a:	480e      	ldr	r0, [pc, #56]	@ (8000964 <MX_I2C2_Init+0x74>)
 800092c:	f001 fada 	bl	8001ee4 <HAL_I2C_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_I2C2_Init+0x4a>
	  {
		Error_Handler();
 8000936:	f000 f97f 	bl	8000c38 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800093a:	2100      	movs	r1, #0
 800093c:	4809      	ldr	r0, [pc, #36]	@ (8000964 <MX_I2C2_Init+0x74>)
 800093e:	f001 fb6d 	bl	800201c <HAL_I2CEx_ConfigAnalogFilter>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_I2C2_Init+0x5c>
	  {
		Error_Handler();
 8000948:	f000 f976 	bl	8000c38 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800094c:	2100      	movs	r1, #0
 800094e:	4805      	ldr	r0, [pc, #20]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000950:	f001 fbaf 	bl	80020b2 <HAL_I2CEx_ConfigDigitalFilter>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_I2C2_Init+0x6e>
	  {
		Error_Handler();
 800095a:	f000 f96d 	bl	8000c38 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C2_Init 2 */

	  /* USER CODE END I2C2_Init 2 */

	}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	24007750 	.word	0x24007750
 8000968:	40005800 	.word	0x40005800
 800096c:	10707dbc 	.word	0x10707dbc

08000970 <MX_USART1_UART_Init>:
	  * @brief USART1 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART1_UART_Init(void)
	{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
	  /* USER CODE END USART1_Init 0 */

	  /* USER CODE BEGIN USART1_Init 1 */

	  /* USER CODE END USART1_Init 1 */
	  huart1.Instance = USART1;
 8000974:	4b22      	ldr	r3, [pc, #136]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 8000976:	4a23      	ldr	r2, [pc, #140]	@ (8000a04 <MX_USART1_UART_Init+0x94>)
 8000978:	601a      	str	r2, [r3, #0]
	  huart1.Init.BaudRate = 115200;
 800097a:	4b21      	ldr	r3, [pc, #132]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 800097c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000980:	605a      	str	r2, [r3, #4]
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000982:	4b1f      	ldr	r3, [pc, #124]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
	  huart1.Init.StopBits = UART_STOPBITS_1;
 8000988:	4b1d      	ldr	r3, [pc, #116]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
	  huart1.Init.Parity = UART_PARITY_NONE;
 800098e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
	  huart1.Init.Mode = UART_MODE_TX_RX;
 8000994:	4b1a      	ldr	r3, [pc, #104]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 8000996:	220c      	movs	r2, #12
 8000998:	615a      	str	r2, [r3, #20]
	  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099a:	4b19      	ldr	r3, [pc, #100]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 800099c:	2200      	movs	r2, #0
 800099e:	619a      	str	r2, [r3, #24]
	  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a0:	4b17      	ldr	r3, [pc, #92]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	61da      	str	r2, [r3, #28]
	  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009a6:	4b16      	ldr	r3, [pc, #88]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	621a      	str	r2, [r3, #32]
	  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009ac:	4b14      	ldr	r3, [pc, #80]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	625a      	str	r2, [r3, #36]	@ 0x24
	  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009b2:	4b13      	ldr	r3, [pc, #76]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	629a      	str	r2, [r3, #40]	@ 0x28
	  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009b8:	4811      	ldr	r0, [pc, #68]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009ba:	f004 fa13 	bl	8004de4 <HAL_UART_Init>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_USART1_UART_Init+0x58>
	  {
		Error_Handler();
 80009c4:	f000 f938 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009c8:	2100      	movs	r1, #0
 80009ca:	480d      	ldr	r0, [pc, #52]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009cc:	f005 fb71 	bl	80060b2 <HAL_UARTEx_SetTxFifoThreshold>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_USART1_UART_Init+0x6a>
	  {
		Error_Handler();
 80009d6:	f000 f92f 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009da:	2100      	movs	r1, #0
 80009dc:	4808      	ldr	r0, [pc, #32]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009de:	f005 fba6 	bl	800612e <HAL_UARTEx_SetRxFifoThreshold>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_USART1_UART_Init+0x7c>
	  {
		Error_Handler();
 80009e8:	f000 f926 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009ec:	4804      	ldr	r0, [pc, #16]	@ (8000a00 <MX_USART1_UART_Init+0x90>)
 80009ee:	f005 fb27 	bl	8006040 <HAL_UARTEx_DisableFifoMode>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_USART1_UART_Init+0x8c>
	  {
		Error_Handler();
 80009f8:	f000 f91e 	bl	8000c38 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART1_Init 2 */

	  /* USER CODE END USART1_Init 2 */

	}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	240077a4 	.word	0x240077a4
 8000a04:	40011000 	.word	0x40011000

08000a08 <MX_USART2_UART_Init>:
	  * @brief USART2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART2_UART_Init(void)
	{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
	  /* USER CODE END USART2_Init 0 */

	  /* USER CODE BEGIN USART2_Init 1 */

	  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 8000a0c:	4b22      	ldr	r3, [pc, #136]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a0e:	4a23      	ldr	r2, [pc, #140]	@ (8000a9c <MX_USART2_UART_Init+0x94>)
 8000a10:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 8000a12:	4b21      	ldr	r3, [pc, #132]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a18:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a20:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8000a26:	4b1c      	ldr	r3, [pc, #112]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a2e:	220c      	movs	r2, #12
 8000a30:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a32:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a38:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	621a      	str	r2, [r3, #32]
	  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a44:	4b14      	ldr	r3, [pc, #80]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	625a      	str	r2, [r3, #36]	@ 0x24
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a4a:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	629a      	str	r2, [r3, #40]	@ 0x28
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a50:	4811      	ldr	r0, [pc, #68]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a52:	f004 f9c7 	bl	8004de4 <HAL_UART_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_USART2_UART_Init+0x58>
	  {
		Error_Handler();
 8000a5c:	f000 f8ec 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a60:	2100      	movs	r1, #0
 8000a62:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a64:	f005 fb25 	bl	80060b2 <HAL_UARTEx_SetTxFifoThreshold>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_USART2_UART_Init+0x6a>
	  {
		Error_Handler();
 8000a6e:	f000 f8e3 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a72:	2100      	movs	r1, #0
 8000a74:	4808      	ldr	r0, [pc, #32]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a76:	f005 fb5a 	bl	800612e <HAL_UARTEx_SetRxFifoThreshold>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_USART2_UART_Init+0x7c>
	  {
		Error_Handler();
 8000a80:	f000 f8da 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a84:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a86:	f005 fadb 	bl	8006040 <HAL_UARTEx_DisableFifoMode>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_USART2_UART_Init+0x8c>
	  {
		Error_Handler();
 8000a90:	f000 f8d2 	bl	8000c38 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART2_Init 2 */

	  /* USER CODE END USART2_Init 2 */

	}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	24007838 	.word	0x24007838
 8000a9c:	40004400 	.word	0x40004400

08000aa0 <MX_USART6_UART_Init>:
	  * @brief USART6 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART6_UART_Init(void)
	{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
	  /* USER CODE END USART6_Init 0 */

	  /* USER CODE BEGIN USART6_Init 1 */

	  /* USER CODE END USART6_Init 1 */
	  huart6.Instance = USART6;
 8000aa4:	4b22      	ldr	r3, [pc, #136]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000aa6:	4a23      	ldr	r2, [pc, #140]	@ (8000b34 <MX_USART6_UART_Init+0x94>)
 8000aa8:	601a      	str	r2, [r3, #0]
	  huart6.Init.BaudRate = 115200;
 8000aaa:	4b21      	ldr	r3, [pc, #132]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000aac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab0:	605a      	str	r2, [r3, #4]
	  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
	  huart6.Init.StopBits = UART_STOPBITS_1;
 8000ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
	  huart6.Init.Parity = UART_PARITY_NONE;
 8000abe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	611a      	str	r2, [r3, #16]
	  huart6.Init.Mode = UART_MODE_TX_RX;
 8000ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000ac6:	220c      	movs	r2, #12
 8000ac8:	615a      	str	r2, [r3, #20]
	  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aca:	4b19      	ldr	r3, [pc, #100]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	619a      	str	r2, [r3, #24]
	  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad0:	4b17      	ldr	r3, [pc, #92]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
	  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ad6:	4b16      	ldr	r3, [pc, #88]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	621a      	str	r2, [r3, #32]
	  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	625a      	str	r2, [r3, #36]	@ 0x24
	  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ae2:	4b13      	ldr	r3, [pc, #76]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
	  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000ae8:	4811      	ldr	r0, [pc, #68]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000aea:	f004 f97b 	bl	8004de4 <HAL_UART_Init>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_USART6_UART_Init+0x58>
	  {
		Error_Handler();
 8000af4:	f000 f8a0 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af8:	2100      	movs	r1, #0
 8000afa:	480d      	ldr	r0, [pc, #52]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000afc:	f005 fad9 	bl	80060b2 <HAL_UARTEx_SetTxFifoThreshold>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_USART6_UART_Init+0x6a>
	  {
		Error_Handler();
 8000b06:	f000 f897 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4808      	ldr	r0, [pc, #32]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000b0e:	f005 fb0e 	bl	800612e <HAL_UARTEx_SetRxFifoThreshold>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_USART6_UART_Init+0x7c>
	  {
		Error_Handler();
 8000b18:	f000 f88e 	bl	8000c38 <Error_Handler>
	  }
	  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8000b1c:	4804      	ldr	r0, [pc, #16]	@ (8000b30 <MX_USART6_UART_Init+0x90>)
 8000b1e:	f005 fa8f 	bl	8006040 <HAL_UARTEx_DisableFifoMode>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_USART6_UART_Init+0x8c>
	  {
		Error_Handler();
 8000b28:	f000 f886 	bl	8000c38 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART6_Init 2 */

	  /* USER CODE END USART6_Init 2 */

	}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	240078cc 	.word	0x240078cc
 8000b34:	40011400 	.word	0x40011400

08000b38 <MX_GPIO_Init>:
	  * @brief GPIO Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_GPIO_Init(void)
	{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08c      	sub	sp, #48	@ 0x30
 8000b3c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	f107 031c 	add.w	r3, r7, #28
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	611a      	str	r2, [r3, #16]
	  /* USER CODE BEGIN MX_GPIO_Init_1 */

	  /* USER CODE END MX_GPIO_Init_1 */

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4e:	4b38      	ldr	r3, [pc, #224]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b54:	4a36      	ldr	r2, [pc, #216]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b56:	f043 0304 	orr.w	r3, r3, #4
 8000b5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b5e:	4b34      	ldr	r3, [pc, #208]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	61bb      	str	r3, [r7, #24]
 8000b6a:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b6c:	4b30      	ldr	r3, [pc, #192]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b72:	4a2f      	ldr	r2, [pc, #188]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b74:	f043 0320 	orr.w	r3, r3, #32
 8000b78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b82:	f003 0320 	and.w	r3, r3, #32
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b8a:	4b29      	ldr	r3, [pc, #164]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b90:	4a27      	ldr	r2, [pc, #156]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b9a:	4b25      	ldr	r3, [pc, #148]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba8:	4b21      	ldr	r3, [pc, #132]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bae:	4a20      	ldr	r2, [pc, #128]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bcc:	4a18      	ldr	r2, [pc, #96]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000bce:	f043 0302 	orr.w	r3, r3, #2
 8000bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bd6:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000be4:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bea:	4a11      	ldr	r2, [pc, #68]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000bec:	f043 0310 	orr.w	r3, r3, #16
 8000bf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <MX_GPIO_Init+0xf8>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	f003 0310 	and.w	r3, r3, #16
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2102      	movs	r1, #2
 8000c06:	480b      	ldr	r0, [pc, #44]	@ (8000c34 <MX_GPIO_Init+0xfc>)
 8000c08:	f001 f952 	bl	8001eb0 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c10:	2301      	movs	r3, #1
 8000c12:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4619      	mov	r1, r3
 8000c22:	4804      	ldr	r0, [pc, #16]	@ (8000c34 <MX_GPIO_Init+0xfc>)
 8000c24:	f000 ff94 	bl	8001b50 <HAL_GPIO_Init>

	  /* USER CODE BEGIN MX_GPIO_Init_2 */

	  /* USER CODE END MX_GPIO_Init_2 */
	}
 8000c28:	bf00      	nop
 8000c2a:	3730      	adds	r7, #48	@ 0x30
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	58024400 	.word	0x58024400
 8000c34:	58021000 	.word	0x58021000

08000c38 <Error_Handler>:
	/**
	  * @brief  This function is executed in case of error occurrence.
	  * @retval None
	  */
	void Error_Handler(void)
	{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c3c:	b672      	cpsid	i
}
 8000c3e:	bf00      	nop
	  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <Error_Handler+0x8>

08000c44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c74 <HAL_MspInit+0x30>)
 8000c4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c50:	4a08      	ldr	r2, [pc, #32]	@ (8000c74 <HAL_MspInit+0x30>)
 8000c52:	f043 0302 	orr.w	r3, r3, #2
 8000c56:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c5a:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <HAL_MspInit+0x30>)
 8000c5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	607b      	str	r3, [r7, #4]
 8000c66:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	58024400 	.word	0x58024400

08000c78 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b0ba      	sub	sp, #232	@ 0xe8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c90:	f107 0310 	add.w	r3, r7, #16
 8000c94:	22c0      	movs	r2, #192	@ 0xc0
 8000c96:	2100      	movs	r1, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f006 f83b 	bl	8006d14 <memset>
  if(hi2c->Instance==I2C2)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a26      	ldr	r2, [pc, #152]	@ (8000d3c <HAL_I2C_MspInit+0xc4>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d145      	bne.n	8000d34 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000ca8:	f04f 0208 	mov.w	r2, #8
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f002 fa64 	bl	800318c <HAL_RCCEx_PeriphCLKConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000cca:	f7ff ffb5 	bl	8000c38 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cce:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <HAL_I2C_MspInit+0xc8>)
 8000cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd4:	4a1a      	ldr	r2, [pc, #104]	@ (8000d40 <HAL_I2C_MspInit+0xc8>)
 8000cd6:	f043 0320 	orr.w	r3, r3, #32
 8000cda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cde:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <HAL_I2C_MspInit+0xc8>)
 8000ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce4:	f003 0320 	and.w	r3, r3, #32
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cec:	2303      	movs	r3, #3
 8000cee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cf2:	2312      	movs	r3, #18
 8000cf4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d04:	2304      	movs	r3, #4
 8000d06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d0a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d0e:	4619      	mov	r1, r3
 8000d10:	480c      	ldr	r0, [pc, #48]	@ (8000d44 <HAL_I2C_MspInit+0xcc>)
 8000d12:	f000 ff1d 	bl	8001b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000d16:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <HAL_I2C_MspInit+0xc8>)
 8000d18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d1c:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <HAL_I2C_MspInit+0xc8>)
 8000d1e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_I2C_MspInit+0xc8>)
 8000d28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d30:	60bb      	str	r3, [r7, #8]
 8000d32:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000d34:	bf00      	nop
 8000d36:	37e8      	adds	r7, #232	@ 0xe8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40005800 	.word	0x40005800
 8000d40:	58024400 	.word	0x58024400
 8000d44:	58021400 	.word	0x58021400

08000d48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b0c0      	sub	sp, #256	@ 0x100
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d64:	22c0      	movs	r2, #192	@ 0xc0
 8000d66:	2100      	movs	r1, #0
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f005 ffd3 	bl	8006d14 <memset>
  if(huart->Instance==USART1)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a86      	ldr	r2, [pc, #536]	@ (8000f8c <HAL_UART_MspInit+0x244>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d16c      	bne.n	8000e52 <HAL_UART_MspInit+0x10a>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d78:	f04f 0201 	mov.w	r2, #1
 8000d7c:	f04f 0300 	mov.w	r3, #0
 8000d80:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f002 f9fc 	bl	800318c <HAL_RCCEx_PeriphCLKConfig>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000d9a:	f7ff ff4d 	bl	8000c38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d9e:	4b7c      	ldr	r3, [pc, #496]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000da0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000da4:	4a7a      	ldr	r2, [pc, #488]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000da6:	f043 0310 	orr.w	r3, r3, #16
 8000daa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000dae:	4b78      	ldr	r3, [pc, #480]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000db0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000db4:	f003 0310 	and.w	r3, r3, #16
 8000db8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbc:	4b74      	ldr	r3, [pc, #464]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc2:	4a73      	ldr	r2, [pc, #460]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dcc:	4b70      	ldr	r3, [pc, #448]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	623b      	str	r3, [r7, #32]
 8000dd8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4b6d      	ldr	r3, [pc, #436]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	4a6b      	ldr	r2, [pc, #428]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dea:	4b69      	ldr	r3, [pc, #420]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df0:	f003 0301 	and.w	r3, r3, #1
 8000df4:	61fb      	str	r3, [r7, #28]
 8000df6:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000df8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dfc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2302      	movs	r3, #2
 8000e02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000e12:	2304      	movs	r3, #4
 8000e14:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e18:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	485d      	ldr	r0, [pc, #372]	@ (8000f94 <HAL_UART_MspInit+0x24c>)
 8000e20:	f000 fe96 	bl	8001b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e3e:	2307      	movs	r3, #7
 8000e40:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e44:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4853      	ldr	r0, [pc, #332]	@ (8000f98 <HAL_UART_MspInit+0x250>)
 8000e4c:	f000 fe80 	bl	8001b50 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8000e50:	e096      	b.n	8000f80 <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART2)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a51      	ldr	r2, [pc, #324]	@ (8000f9c <HAL_UART_MspInit+0x254>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d146      	bne.n	8000eea <HAL_UART_MspInit+0x1a2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e5c:	f04f 0202 	mov.w	r2, #2
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e72:	4618      	mov	r0, r3
 8000e74:	f002 f98a 	bl	800318c <HAL_RCCEx_PeriphCLKConfig>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <HAL_UART_MspInit+0x13a>
      Error_Handler();
 8000e7e:	f7ff fedb 	bl	8000c38 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e82:	4b43      	ldr	r3, [pc, #268]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000e84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e88:	4a41      	ldr	r2, [pc, #260]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e8e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e92:	4b3f      	ldr	r3, [pc, #252]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000e94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9c:	61bb      	str	r3, [r7, #24]
 8000e9e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea6:	4a3a      	ldr	r2, [pc, #232]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb0:	4b37      	ldr	r3, [pc, #220]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ebe:	230c      	movs	r3, #12
 8000ec0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ed6:	2307      	movs	r3, #7
 8000ed8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000edc:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	482d      	ldr	r0, [pc, #180]	@ (8000f98 <HAL_UART_MspInit+0x250>)
 8000ee4:	f000 fe34 	bl	8001b50 <HAL_GPIO_Init>
}
 8000ee8:	e04a      	b.n	8000f80 <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART6)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a2c      	ldr	r2, [pc, #176]	@ (8000fa0 <HAL_UART_MspInit+0x258>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d145      	bne.n	8000f80 <HAL_UART_MspInit+0x238>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000ef4:	f04f 0201 	mov.w	r2, #1
 8000ef8:	f04f 0300 	mov.w	r3, #0
 8000efc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f002 f93e 	bl	800318c <HAL_RCCEx_PeriphCLKConfig>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_UART_MspInit+0x1d2>
      Error_Handler();
 8000f16:	f7ff fe8f 	bl	8000c38 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000f1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f20:	4a1b      	ldr	r2, [pc, #108]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000f22:	f043 0320 	orr.w	r3, r3, #32
 8000f26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000f2a:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000f2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f30:	f003 0320 	and.w	r3, r3, #32
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f38:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000f3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3e:	4a14      	ldr	r2, [pc, #80]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000f40:	f043 0304 	orr.w	r3, r3, #4
 8000f44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <HAL_UART_MspInit+0x248>)
 8000f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4e:	f003 0304 	and.w	r3, r3, #4
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f56:	23c0      	movs	r3, #192	@ 0xc0
 8000f58:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8000f6e:	2307      	movs	r3, #7
 8000f70:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f74:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000f78:	4619      	mov	r1, r3
 8000f7a:	480a      	ldr	r0, [pc, #40]	@ (8000fa4 <HAL_UART_MspInit+0x25c>)
 8000f7c:	f000 fde8 	bl	8001b50 <HAL_GPIO_Init>
}
 8000f80:	bf00      	nop
 8000f82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40011000 	.word	0x40011000
 8000f90:	58024400 	.word	0x58024400
 8000f94:	58020400 	.word	0x58020400
 8000f98:	58020000 	.word	0x58020000
 8000f9c:	40004400 	.word	0x40004400
 8000fa0:	40011400 	.word	0x40011400
 8000fa4:	58020800 	.word	0x58020800

08000fa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <NMI_Handler+0x4>

08000fb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <HardFault_Handler+0x4>

08000fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <MemManage_Handler+0x4>

08000fc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <BusFault_Handler+0x4>

08000fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <UsageFault_Handler+0x4>

08000fd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr

08000fde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ffe:	f000 fc09 	bl	8001814 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}

08001006 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800100a:	2000      	movs	r0, #0
 800100c:	f000 fa94 	bl	8001538 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}

08001014 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  return 1;
 8001018:	2301      	movs	r3, #1
}
 800101a:	4618      	mov	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <_kill>:

int _kill(int pid, int sig)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800102e:	f005 fe79 	bl	8006d24 <__errno>
 8001032:	4603      	mov	r3, r0
 8001034:	2216      	movs	r2, #22
 8001036:	601a      	str	r2, [r3, #0]
  return -1;
 8001038:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800103c:	4618      	mov	r0, r3
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <_exit>:

void _exit (int status)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800104c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff ffe7 	bl	8001024 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001056:	bf00      	nop
 8001058:	e7fd      	b.n	8001056 <_exit+0x12>

0800105a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b086      	sub	sp, #24
 800105e:	af00      	add	r7, sp, #0
 8001060:	60f8      	str	r0, [r7, #12]
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
 800106a:	e00a      	b.n	8001082 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800106c:	f3af 8000 	nop.w
 8001070:	4601      	mov	r1, r0
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	1c5a      	adds	r2, r3, #1
 8001076:	60ba      	str	r2, [r7, #8]
 8001078:	b2ca      	uxtb	r2, r1
 800107a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	3301      	adds	r3, #1
 8001080:	617b      	str	r3, [r7, #20]
 8001082:	697a      	ldr	r2, [r7, #20]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	429a      	cmp	r2, r3
 8001088:	dbf0      	blt.n	800106c <_read+0x12>
  }

  return len;
 800108a:	687b      	ldr	r3, [r7, #4]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
 80010a4:	e009      	b.n	80010ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	1c5a      	adds	r2, r3, #1
 80010aa:	60ba      	str	r2, [r7, #8]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f000 fac2 	bl	8001638 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3301      	adds	r3, #1
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	429a      	cmp	r2, r3
 80010c0:	dbf1      	blt.n	80010a6 <_write+0x12>
  }
  return len;
 80010c2:	687b      	ldr	r3, [r7, #4]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3718      	adds	r7, #24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <_close>:

int _close(int file)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80010d8:	4618      	mov	r0, r3
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010f4:	605a      	str	r2, [r3, #4]
  return 0;
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <_isatty>:

int _isatty(int file)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800110c:	2301      	movs	r3, #1
}
 800110e:	4618      	mov	r0, r3
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800111a:	b480      	push	{r7}
 800111c:	b085      	sub	sp, #20
 800111e:	af00      	add	r7, sp, #0
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800113c:	4a14      	ldr	r2, [pc, #80]	@ (8001190 <_sbrk+0x5c>)
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <_sbrk+0x60>)
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001148:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <_sbrk+0x64>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d102      	bne.n	8001156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <_sbrk+0x64>)
 8001152:	4a12      	ldr	r2, [pc, #72]	@ (800119c <_sbrk+0x68>)
 8001154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <_sbrk+0x64>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	429a      	cmp	r2, r3
 8001162:	d207      	bcs.n	8001174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001164:	f005 fdde 	bl	8006d24 <__errno>
 8001168:	4603      	mov	r3, r0
 800116a:	220c      	movs	r2, #12
 800116c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800116e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001172:	e009      	b.n	8001188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <_sbrk+0x64>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117a:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <_sbrk+0x64>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <_sbrk+0x64>)
 8001184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001186:	68fb      	ldr	r3, [r7, #12]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	24080000 	.word	0x24080000
 8001194:	00000400 	.word	0x00000400
 8001198:	24007960 	.word	0x24007960
 800119c:	24007b58 	.word	0x24007b58

080011a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011a4:	4b43      	ldr	r3, [pc, #268]	@ (80012b4 <SystemInit+0x114>)
 80011a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011aa:	4a42      	ldr	r2, [pc, #264]	@ (80012b4 <SystemInit+0x114>)
 80011ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011b4:	4b40      	ldr	r3, [pc, #256]	@ (80012b8 <SystemInit+0x118>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 030f 	and.w	r3, r3, #15
 80011bc:	2b06      	cmp	r3, #6
 80011be:	d807      	bhi.n	80011d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011c0:	4b3d      	ldr	r3, [pc, #244]	@ (80012b8 <SystemInit+0x118>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f023 030f 	bic.w	r3, r3, #15
 80011c8:	4a3b      	ldr	r2, [pc, #236]	@ (80012b8 <SystemInit+0x118>)
 80011ca:	f043 0307 	orr.w	r3, r3, #7
 80011ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011d0:	4b3a      	ldr	r3, [pc, #232]	@ (80012bc <SystemInit+0x11c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a39      	ldr	r2, [pc, #228]	@ (80012bc <SystemInit+0x11c>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011dc:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <SystemInit+0x11c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011e2:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <SystemInit+0x11c>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	4935      	ldr	r1, [pc, #212]	@ (80012bc <SystemInit+0x11c>)
 80011e8:	4b35      	ldr	r3, [pc, #212]	@ (80012c0 <SystemInit+0x120>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011ee:	4b32      	ldr	r3, [pc, #200]	@ (80012b8 <SystemInit+0x118>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d007      	beq.n	800120a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011fa:	4b2f      	ldr	r3, [pc, #188]	@ (80012b8 <SystemInit+0x118>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f023 030f 	bic.w	r3, r3, #15
 8001202:	4a2d      	ldr	r2, [pc, #180]	@ (80012b8 <SystemInit+0x118>)
 8001204:	f043 0307 	orr.w	r3, r3, #7
 8001208:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800120a:	4b2c      	ldr	r3, [pc, #176]	@ (80012bc <SystemInit+0x11c>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001210:	4b2a      	ldr	r3, [pc, #168]	@ (80012bc <SystemInit+0x11c>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001216:	4b29      	ldr	r3, [pc, #164]	@ (80012bc <SystemInit+0x11c>)
 8001218:	2200      	movs	r2, #0
 800121a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800121c:	4b27      	ldr	r3, [pc, #156]	@ (80012bc <SystemInit+0x11c>)
 800121e:	4a29      	ldr	r2, [pc, #164]	@ (80012c4 <SystemInit+0x124>)
 8001220:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001222:	4b26      	ldr	r3, [pc, #152]	@ (80012bc <SystemInit+0x11c>)
 8001224:	4a28      	ldr	r2, [pc, #160]	@ (80012c8 <SystemInit+0x128>)
 8001226:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001228:	4b24      	ldr	r3, [pc, #144]	@ (80012bc <SystemInit+0x11c>)
 800122a:	4a28      	ldr	r2, [pc, #160]	@ (80012cc <SystemInit+0x12c>)
 800122c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800122e:	4b23      	ldr	r3, [pc, #140]	@ (80012bc <SystemInit+0x11c>)
 8001230:	2200      	movs	r2, #0
 8001232:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001234:	4b21      	ldr	r3, [pc, #132]	@ (80012bc <SystemInit+0x11c>)
 8001236:	4a25      	ldr	r2, [pc, #148]	@ (80012cc <SystemInit+0x12c>)
 8001238:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800123a:	4b20      	ldr	r3, [pc, #128]	@ (80012bc <SystemInit+0x11c>)
 800123c:	2200      	movs	r2, #0
 800123e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001240:	4b1e      	ldr	r3, [pc, #120]	@ (80012bc <SystemInit+0x11c>)
 8001242:	4a22      	ldr	r2, [pc, #136]	@ (80012cc <SystemInit+0x12c>)
 8001244:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001246:	4b1d      	ldr	r3, [pc, #116]	@ (80012bc <SystemInit+0x11c>)
 8001248:	2200      	movs	r2, #0
 800124a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800124c:	4b1b      	ldr	r3, [pc, #108]	@ (80012bc <SystemInit+0x11c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1a      	ldr	r2, [pc, #104]	@ (80012bc <SystemInit+0x11c>)
 8001252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001256:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001258:	4b18      	ldr	r3, [pc, #96]	@ (80012bc <SystemInit+0x11c>)
 800125a:	2200      	movs	r2, #0
 800125c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800125e:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <SystemInit+0x130>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4b1c      	ldr	r3, [pc, #112]	@ (80012d4 <SystemInit+0x134>)
 8001264:	4013      	ands	r3, r2
 8001266:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800126a:	d202      	bcs.n	8001272 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <SystemInit+0x138>)
 800126e:	2201      	movs	r2, #1
 8001270:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <SystemInit+0x11c>)
 8001274:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d113      	bne.n	80012a8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001280:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <SystemInit+0x11c>)
 8001282:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001286:	4a0d      	ldr	r2, [pc, #52]	@ (80012bc <SystemInit+0x11c>)
 8001288:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800128c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001290:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <SystemInit+0x13c>)
 8001292:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001296:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <SystemInit+0x11c>)
 800129a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800129e:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <SystemInit+0x11c>)
 80012a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012a4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00
 80012b8:	52002000 	.word	0x52002000
 80012bc:	58024400 	.word	0x58024400
 80012c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80012c4:	02020200 	.word	0x02020200
 80012c8:	01ff0000 	.word	0x01ff0000
 80012cc:	01010280 	.word	0x01010280
 80012d0:	5c001000 	.word	0x5c001000
 80012d4:	ffff0000 	.word	0xffff0000
 80012d8:	51008108 	.word	0x51008108
 80012dc:	52004000 	.word	0x52004000

080012e0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <ExitRun0Mode+0x2c>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	4a08      	ldr	r2, [pc, #32]	@ (800130c <ExitRun0Mode+0x2c>)
 80012ea:	f043 0302 	orr.w	r3, r3, #2
 80012ee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80012f0:	bf00      	nop
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <ExitRun0Mode+0x2c>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0f9      	beq.n	80012f2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80012fe:	bf00      	nop
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	58024800 	.word	0x58024800

08001310 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001310:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800134c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001314:	f7ff ffe4 	bl	80012e0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001318:	f7ff ff42 	bl	80011a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800131c:	480c      	ldr	r0, [pc, #48]	@ (8001350 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800131e:	490d      	ldr	r1, [pc, #52]	@ (8001354 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001320:	4a0d      	ldr	r2, [pc, #52]	@ (8001358 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001322:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001324:	e002      	b.n	800132c <LoopCopyDataInit>

08001326 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001326:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001328:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800132a:	3304      	adds	r3, #4

0800132c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800132c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001330:	d3f9      	bcc.n	8001326 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001332:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001334:	4c0a      	ldr	r4, [pc, #40]	@ (8001360 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001336:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001338:	e001      	b.n	800133e <LoopFillZerobss>

0800133a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800133a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800133c:	3204      	adds	r2, #4

0800133e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001340:	d3fb      	bcc.n	800133a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001342:	f005 fcf5 	bl	8006d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001346:	f7ff f9b9 	bl	80006bc <main>
  bx  lr
 800134a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800134c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001350:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001354:	240001f4 	.word	0x240001f4
  ldr r2, =_sidata
 8001358:	08008f24 	.word	0x08008f24
  ldr r2, =_sbss
 800135c:	240001f4 	.word	0x240001f4
  ldr r4, =_ebss
 8001360:	24007b54 	.word	0x24007b54

08001364 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001364:	e7fe      	b.n	8001364 <ADC3_IRQHandler>
	...

08001368 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08c      	sub	sp, #48	@ 0x30
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001372:	2300      	movs	r3, #0
 8001374:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d009      	beq.n	8001390 <BSP_LED_Init+0x28>
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d006      	beq.n	8001390 <BSP_LED_Init+0x28>
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	2b02      	cmp	r3, #2
 8001386:	d003      	beq.n	8001390 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001388:	f06f 0301 	mvn.w	r3, #1
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800138e:	e055      	b.n	800143c <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d10f      	bne.n	80013b6 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001396:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <BSP_LED_Init+0xe0>)
 8001398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800139c:	4a2a      	ldr	r2, [pc, #168]	@ (8001448 <BSP_LED_Init+0xe0>)
 800139e:	f043 0302 	orr.w	r3, r3, #2
 80013a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013a6:	4b28      	ldr	r3, [pc, #160]	@ (8001448 <BSP_LED_Init+0xe0>)
 80013a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	e021      	b.n	80013fa <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d10f      	bne.n	80013dc <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80013bc:	4b22      	ldr	r3, [pc, #136]	@ (8001448 <BSP_LED_Init+0xe0>)
 80013be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c2:	4a21      	ldr	r2, [pc, #132]	@ (8001448 <BSP_LED_Init+0xe0>)
 80013c4:	f043 0302 	orr.w	r3, r3, #2
 80013c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001448 <BSP_LED_Init+0xe0>)
 80013ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	e00e      	b.n	80013fa <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80013dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001448 <BSP_LED_Init+0xe0>)
 80013de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e2:	4a19      	ldr	r2, [pc, #100]	@ (8001448 <BSP_LED_Init+0xe0>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ec:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <BSP_LED_Init+0xe0>)
 80013ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	4a13      	ldr	r2, [pc, #76]	@ (800144c <BSP_LED_Init+0xe4>)
 80013fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001402:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001404:	2301      	movs	r3, #1
 8001406:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140c:	2303      	movs	r3, #3
 800140e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	4a0f      	ldr	r2, [pc, #60]	@ (8001450 <BSP_LED_Init+0xe8>)
 8001414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001418:	f107 0218 	add.w	r2, r7, #24
 800141c:	4611      	mov	r1, r2
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fb96 	bl	8001b50 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	4a0a      	ldr	r2, [pc, #40]	@ (8001450 <BSP_LED_Init+0xe8>)
 8001428:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	4a07      	ldr	r2, [pc, #28]	@ (800144c <BSP_LED_Init+0xe4>)
 8001430:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001434:	2200      	movs	r2, #0
 8001436:	4619      	mov	r1, r3
 8001438:	f000 fd3a 	bl	8001eb0 <HAL_GPIO_WritePin>
  }

  return ret;
 800143c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800143e:	4618      	mov	r0, r3
 8001440:	3730      	adds	r7, #48	@ 0x30
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	58024400 	.word	0x58024400
 800144c:	08008b6c 	.word	0x08008b6c
 8001450:	2400000c 	.word	0x2400000c

08001454 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	460a      	mov	r2, r1
 800145e:	71fb      	strb	r3, [r7, #7]
 8001460:	4613      	mov	r3, r2
 8001462:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001464:	4b2e      	ldr	r3, [pc, #184]	@ (8001520 <BSP_PB_Init+0xcc>)
 8001466:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146a:	4a2d      	ldr	r2, [pc, #180]	@ (8001520 <BSP_PB_Init+0xcc>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001474:	4b2a      	ldr	r3, [pc, #168]	@ (8001520 <BSP_PB_Init+0xcc>)
 8001476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001482:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001486:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001488:	2302      	movs	r3, #2
 800148a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800148c:	2302      	movs	r3, #2
 800148e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001490:	79bb      	ldrb	r3, [r7, #6]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d10c      	bne.n	80014b0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	4a21      	ldr	r2, [pc, #132]	@ (8001524 <BSP_PB_Init+0xd0>)
 800149e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a2:	f107 020c 	add.w	r2, r7, #12
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 fb51 	bl	8001b50 <HAL_GPIO_Init>
 80014ae:	e031      	b.n	8001514 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80014b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014b4:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	4a1a      	ldr	r2, [pc, #104]	@ (8001524 <BSP_PB_Init+0xd0>)
 80014ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014be:	f107 020c 	add.w	r2, r7, #12
 80014c2:	4611      	mov	r1, r2
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 fb43 	bl	8001b50 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	4a16      	ldr	r2, [pc, #88]	@ (8001528 <BSP_PB_Init+0xd4>)
 80014d0:	441a      	add	r2, r3
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	4915      	ldr	r1, [pc, #84]	@ (800152c <BSP_PB_Init+0xd8>)
 80014d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014da:	4619      	mov	r1, r3
 80014dc:	4610      	mov	r0, r2
 80014de:	f000 faf3 	bl	8001ac8 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	4a10      	ldr	r2, [pc, #64]	@ (8001528 <BSP_PB_Init+0xd4>)
 80014e8:	1898      	adds	r0, r3, r2
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4a10      	ldr	r2, [pc, #64]	@ (8001530 <BSP_PB_Init+0xdc>)
 80014ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f2:	461a      	mov	r2, r3
 80014f4:	2100      	movs	r1, #0
 80014f6:	f000 fac8 	bl	8001a8a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80014fa:	2028      	movs	r0, #40	@ 0x28
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <BSP_PB_Init+0xe0>)
 8001500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001504:	2200      	movs	r2, #0
 8001506:	4619      	mov	r1, r3
 8001508:	f000 fa8b 	bl	8001a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800150c:	2328      	movs	r3, #40	@ 0x28
 800150e:	4618      	mov	r0, r3
 8001510:	f000 faa1 	bl	8001a56 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3720      	adds	r7, #32
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	58024400 	.word	0x58024400
 8001524:	24000018 	.word	0x24000018
 8001528:	24007964 	.word	0x24007964
 800152c:	08008b74 	.word	0x08008b74
 8001530:	2400001c 	.word	0x2400001c
 8001534:	24000020 	.word	0x24000020

08001538 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4a04      	ldr	r2, [pc, #16]	@ (8001558 <BSP_PB_IRQHandler+0x20>)
 8001548:	4413      	add	r3, r2
 800154a:	4618      	mov	r0, r3
 800154c:	f000 fad0 	bl	8001af0 <HAL_EXTI_IRQHandler>
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	24007964 	.word	0x24007964

0800155c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
	...

08001574 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800158a:	f06f 0301 	mvn.w	r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	e018      	b.n	80015c4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	2294      	movs	r2, #148	@ 0x94
 8001596:	fb02 f303 	mul.w	r3, r2, r3
 800159a:	4a0d      	ldr	r2, [pc, #52]	@ (80015d0 <BSP_COM_Init+0x5c>)
 800159c:	4413      	add	r3, r2
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 f86e 	bl	8001680 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	2294      	movs	r2, #148	@ 0x94
 80015a8:	fb02 f303 	mul.w	r3, r2, r3
 80015ac:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <BSP_COM_Init+0x5c>)
 80015ae:	4413      	add	r3, r2
 80015b0:	6839      	ldr	r1, [r7, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f80e 	bl	80015d4 <MX_USART3_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d002      	beq.n	80015c4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80015be:	f06f 0303 	mvn.w	r3, #3
 80015c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80015c4:	68fb      	ldr	r3, [r7, #12]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	2400796c 	.word	0x2400796c

080015d4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80015de:	4b15      	ldr	r3, [pc, #84]	@ (8001634 <MX_USART3_Init+0x60>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	220c      	movs	r2, #12
 80015f2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	895b      	ldrh	r3, [r3, #10]
 80015f8:	461a      	mov	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	891b      	ldrh	r3, [r3, #8]
 800160a:	461a      	mov	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	899b      	ldrh	r3, [r3, #12]
 8001614:	461a      	mov	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001620:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f003 fbde 	bl	8004de4 <HAL_UART_Init>
 8001628:	4603      	mov	r3, r0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	24000008 	.word	0x24000008

08001638 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001640:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <__io_putchar+0x30>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	2394      	movs	r3, #148	@ 0x94
 8001648:	fb02 f303 	mul.w	r3, r2, r3
 800164c:	4a07      	ldr	r2, [pc, #28]	@ (800166c <__io_putchar+0x34>)
 800164e:	1898      	adds	r0, r3, r2
 8001650:	1d39      	adds	r1, r7, #4
 8001652:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001656:	2201      	movs	r2, #1
 8001658:	f003 fc14 	bl	8004e84 <HAL_UART_Transmit>
  return ch;
 800165c:	687b      	ldr	r3, [r7, #4]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	24007a00 	.word	0x24007a00
 800166c:	2400796c 	.word	0x2400796c

08001670 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff ff71 	bl	800155c <BSP_PB_Callback>
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08a      	sub	sp, #40	@ 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001688:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <COM1_MspInit+0xa8>)
 800168a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168e:	4a26      	ldr	r2, [pc, #152]	@ (8001728 <COM1_MspInit+0xa8>)
 8001690:	f043 0308 	orr.w	r3, r3, #8
 8001694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001698:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <COM1_MspInit+0xa8>)
 800169a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80016a6:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <COM1_MspInit+0xa8>)
 80016a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001728 <COM1_MspInit+0xa8>)
 80016ae:	f043 0308 	orr.w	r3, r3, #8
 80016b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <COM1_MspInit+0xa8>)
 80016b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016bc:	f003 0308 	and.w	r3, r3, #8
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80016c4:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <COM1_MspInit+0xa8>)
 80016c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016ca:	4a17      	ldr	r2, [pc, #92]	@ (8001728 <COM1_MspInit+0xa8>)
 80016cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016d4:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <COM1_MspInit+0xa8>)
 80016d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016de:	60bb      	str	r3, [r7, #8]
 80016e0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80016e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016e6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ec:	2302      	movs	r3, #2
 80016ee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80016f0:	2301      	movs	r3, #1
 80016f2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80016f4:	2307      	movs	r3, #7
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	480b      	ldr	r0, [pc, #44]	@ (800172c <COM1_MspInit+0xac>)
 8001700:	f000 fa26 	bl	8001b50 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001704:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001708:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800170e:	2307      	movs	r3, #7
 8001710:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	4804      	ldr	r0, [pc, #16]	@ (800172c <COM1_MspInit+0xac>)
 800171a:	f000 fa19 	bl	8001b50 <HAL_GPIO_Init>
}
 800171e:	bf00      	nop
 8001720:	3728      	adds	r7, #40	@ 0x28
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	58024400 	.word	0x58024400
 800172c:	58020c00 	.word	0x58020c00

08001730 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001736:	2003      	movs	r0, #3
 8001738:	f000 f968 	bl	8001a0c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800173c:	f001 fb50 	bl	8002de0 <HAL_RCC_GetSysClockFreq>
 8001740:	4602      	mov	r2, r0
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <HAL_Init+0x68>)
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	0a1b      	lsrs	r3, r3, #8
 8001748:	f003 030f 	and.w	r3, r3, #15
 800174c:	4913      	ldr	r1, [pc, #76]	@ (800179c <HAL_Init+0x6c>)
 800174e:	5ccb      	ldrb	r3, [r1, r3]
 8001750:	f003 031f 	and.w	r3, r3, #31
 8001754:	fa22 f303 	lsr.w	r3, r2, r3
 8001758:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800175a:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <HAL_Init+0x68>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f003 030f 	and.w	r3, r3, #15
 8001762:	4a0e      	ldr	r2, [pc, #56]	@ (800179c <HAL_Init+0x6c>)
 8001764:	5cd3      	ldrb	r3, [r2, r3]
 8001766:	f003 031f 	and.w	r3, r3, #31
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	fa22 f303 	lsr.w	r3, r2, r3
 8001770:	4a0b      	ldr	r2, [pc, #44]	@ (80017a0 <HAL_Init+0x70>)
 8001772:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001774:	4a0b      	ldr	r2, [pc, #44]	@ (80017a4 <HAL_Init+0x74>)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800177a:	2000      	movs	r0, #0
 800177c:	f000 f814 	bl	80017a8 <HAL_InitTick>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e002      	b.n	8001790 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800178a:	f7ff fa5b 	bl	8000c44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800178e:	2300      	movs	r3, #0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	58024400 	.word	0x58024400
 800179c:	08008b5c 	.word	0x08008b5c
 80017a0:	24000004 	.word	0x24000004
 80017a4:	24000000 	.word	0x24000000

080017a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80017b0:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <HAL_InitTick+0x60>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e021      	b.n	8001800 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80017bc:	4b13      	ldr	r3, [pc, #76]	@ (800180c <HAL_InitTick+0x64>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <HAL_InitTick+0x60>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f94d 	bl	8001a72 <HAL_SYSTICK_Config>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e00e      	b.n	8001800 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b0f      	cmp	r3, #15
 80017e6:	d80a      	bhi.n	80017fe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017e8:	2200      	movs	r2, #0
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017f0:	f000 f917 	bl	8001a22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017f4:	4a06      	ldr	r2, [pc, #24]	@ (8001810 <HAL_InitTick+0x68>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
 80017fc:	e000      	b.n	8001800 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	24000028 	.word	0x24000028
 800180c:	24000000 	.word	0x24000000
 8001810:	24000024 	.word	0x24000024

08001814 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001818:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <HAL_IncTick+0x20>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <HAL_IncTick+0x24>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4413      	add	r3, r2
 8001824:	4a04      	ldr	r2, [pc, #16]	@ (8001838 <HAL_IncTick+0x24>)
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	24000028 	.word	0x24000028
 8001838:	24007a04 	.word	0x24007a04

0800183c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  return uwTick;
 8001840:	4b03      	ldr	r3, [pc, #12]	@ (8001850 <HAL_GetTick+0x14>)
 8001842:	681b      	ldr	r3, [r3, #0]
}
 8001844:	4618      	mov	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	24007a04 	.word	0x24007a04

08001854 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001858:	4b03      	ldr	r3, [pc, #12]	@ (8001868 <HAL_GetREVID+0x14>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	0c1b      	lsrs	r3, r3, #16
}
 800185e:	4618      	mov	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	5c001000 	.word	0x5c001000

0800186c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f003 0307 	and.w	r3, r3, #7
 800187a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800187c:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <__NVIC_SetPriorityGrouping+0x40>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001888:	4013      	ands	r3, r2
 800188a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001896:	4313      	orrs	r3, r2
 8001898:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800189a:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <__NVIC_SetPriorityGrouping+0x40>)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	60d3      	str	r3, [r2, #12]
}
 80018a0:	bf00      	nop
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00
 80018b0:	05fa0000 	.word	0x05fa0000

080018b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b8:	4b04      	ldr	r3, [pc, #16]	@ (80018cc <__NVIC_GetPriorityGrouping+0x18>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	0a1b      	lsrs	r3, r3, #8
 80018be:	f003 0307 	and.w	r3, r3, #7
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	db0b      	blt.n	80018fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	f003 021f 	and.w	r2, r3, #31
 80018e8:	4907      	ldr	r1, [pc, #28]	@ (8001908 <__NVIC_EnableIRQ+0x38>)
 80018ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ee:	095b      	lsrs	r3, r3, #5
 80018f0:	2001      	movs	r0, #1
 80018f2:	fa00 f202 	lsl.w	r2, r0, r2
 80018f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000e100 	.word	0xe000e100

0800190c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	6039      	str	r1, [r7, #0]
 8001916:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001918:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800191c:	2b00      	cmp	r3, #0
 800191e:	db0a      	blt.n	8001936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	b2da      	uxtb	r2, r3
 8001924:	490c      	ldr	r1, [pc, #48]	@ (8001958 <__NVIC_SetPriority+0x4c>)
 8001926:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800192a:	0112      	lsls	r2, r2, #4
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	440b      	add	r3, r1
 8001930:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001934:	e00a      	b.n	800194c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4908      	ldr	r1, [pc, #32]	@ (800195c <__NVIC_SetPriority+0x50>)
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	3b04      	subs	r3, #4
 8001944:	0112      	lsls	r2, r2, #4
 8001946:	b2d2      	uxtb	r2, r2
 8001948:	440b      	add	r3, r1
 800194a:	761a      	strb	r2, [r3, #24]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	e000e100 	.word	0xe000e100
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001960:	b480      	push	{r7}
 8001962:	b089      	sub	sp, #36	@ 0x24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	f1c3 0307 	rsb	r3, r3, #7
 800197a:	2b04      	cmp	r3, #4
 800197c:	bf28      	it	cs
 800197e:	2304      	movcs	r3, #4
 8001980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3304      	adds	r3, #4
 8001986:	2b06      	cmp	r3, #6
 8001988:	d902      	bls.n	8001990 <NVIC_EncodePriority+0x30>
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3b03      	subs	r3, #3
 800198e:	e000      	b.n	8001992 <NVIC_EncodePriority+0x32>
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43da      	mvns	r2, r3
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	401a      	ands	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa01 f303 	lsl.w	r3, r1, r3
 80019b2:	43d9      	mvns	r1, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b8:	4313      	orrs	r3, r2
         );
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3724      	adds	r7, #36	@ 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
	...

080019c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3b01      	subs	r3, #1
 80019d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019d8:	d301      	bcc.n	80019de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019da:	2301      	movs	r3, #1
 80019dc:	e00f      	b.n	80019fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019de:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <SysTick_Config+0x40>)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019e6:	210f      	movs	r1, #15
 80019e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019ec:	f7ff ff8e 	bl	800190c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f0:	4b05      	ldr	r3, [pc, #20]	@ (8001a08 <SysTick_Config+0x40>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019f6:	4b04      	ldr	r3, [pc, #16]	@ (8001a08 <SysTick_Config+0x40>)
 80019f8:	2207      	movs	r2, #7
 80019fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	e000e010 	.word	0xe000e010

08001a0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7ff ff29 	bl	800186c <__NVIC_SetPriorityGrouping>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b086      	sub	sp, #24
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	4603      	mov	r3, r0
 8001a2a:	60b9      	str	r1, [r7, #8]
 8001a2c:	607a      	str	r2, [r7, #4]
 8001a2e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a30:	f7ff ff40 	bl	80018b4 <__NVIC_GetPriorityGrouping>
 8001a34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	68b9      	ldr	r1, [r7, #8]
 8001a3a:	6978      	ldr	r0, [r7, #20]
 8001a3c:	f7ff ff90 	bl	8001960 <NVIC_EncodePriority>
 8001a40:	4602      	mov	r2, r0
 8001a42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff5f 	bl	800190c <__NVIC_SetPriority>
}
 8001a4e:	bf00      	nop
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff33 	bl	80018d0 <__NVIC_EnableIRQ>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffa4 	bl	80019c8 <SysTick_Config>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b087      	sub	sp, #28
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	460b      	mov	r3, r1
 8001a94:	607a      	str	r2, [r7, #4]
 8001a96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e00a      	b.n	8001abc <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001aa6:	7afb      	ldrb	r3, [r7, #11]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d103      	bne.n	8001ab4 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	605a      	str	r2, [r3, #4]
      break;
 8001ab2:	e002      	b.n	8001aba <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	75fb      	strb	r3, [r7, #23]
      break;
 8001ab8:	bf00      	nop
  }

  return status;
 8001aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	371c      	adds	r7, #28
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e003      	b.n	8001ae4 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
  }
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0c1b      	lsrs	r3, r3, #16
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 031f 	and.w	r3, r3, #31
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	011a      	lsls	r2, r3, #4
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <HAL_EXTI_IRQHandler+0x5c>)
 8001b1a:	4413      	add	r3, r2
 8001b1c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	4013      	ands	r3, r2
 8001b26:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d009      	beq.n	8001b42 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d002      	beq.n	8001b42 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	4798      	blx	r3
    }
  }
}
 8001b42:	bf00      	nop
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	58000088 	.word	0x58000088

08001b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b089      	sub	sp, #36	@ 0x24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b5e:	4b89      	ldr	r3, [pc, #548]	@ (8001d84 <HAL_GPIO_Init+0x234>)
 8001b60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b62:	e194      	b.n	8001e8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	2101      	movs	r1, #1
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b70:	4013      	ands	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f000 8186 	beq.w	8001e88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 0303 	and.w	r3, r3, #3
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d005      	beq.n	8001b94 <HAL_GPIO_Init+0x44>
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f003 0303 	and.w	r3, r3, #3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d130      	bne.n	8001bf6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	2203      	movs	r2, #3
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68da      	ldr	r2, [r3, #12]
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bca:	2201      	movs	r2, #1
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	091b      	lsrs	r3, r3, #4
 8001be0:	f003 0201 	and.w	r2, r3, #1
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 0303 	and.w	r3, r3, #3
 8001bfe:	2b03      	cmp	r3, #3
 8001c00:	d017      	beq.n	8001c32 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	689a      	ldr	r2, [r3, #8]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d123      	bne.n	8001c86 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	08da      	lsrs	r2, r3, #3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	3208      	adds	r2, #8
 8001c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	220f      	movs	r2, #15
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	691a      	ldr	r2, [r3, #16]
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	f003 0307 	and.w	r3, r3, #7
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	08da      	lsrs	r2, r3, #3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3208      	adds	r2, #8
 8001c80:	69b9      	ldr	r1, [r7, #24]
 8001c82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	2203      	movs	r2, #3
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f003 0203 	and.w	r2, r3, #3
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 80e0 	beq.w	8001e88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001d88 <HAL_GPIO_Init+0x238>)
 8001cca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001cce:	4a2e      	ldr	r2, [pc, #184]	@ (8001d88 <HAL_GPIO_Init+0x238>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d88 <HAL_GPIO_Init+0x238>)
 8001cda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ce6:	4a29      	ldr	r2, [pc, #164]	@ (8001d8c <HAL_GPIO_Init+0x23c>)
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	089b      	lsrs	r3, r3, #2
 8001cec:	3302      	adds	r3, #2
 8001cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	220f      	movs	r2, #15
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43db      	mvns	r3, r3
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	4013      	ands	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a20      	ldr	r2, [pc, #128]	@ (8001d90 <HAL_GPIO_Init+0x240>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d052      	beq.n	8001db8 <HAL_GPIO_Init+0x268>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a1f      	ldr	r2, [pc, #124]	@ (8001d94 <HAL_GPIO_Init+0x244>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d031      	beq.n	8001d7e <HAL_GPIO_Init+0x22e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001d98 <HAL_GPIO_Init+0x248>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d02b      	beq.n	8001d7a <HAL_GPIO_Init+0x22a>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a1d      	ldr	r2, [pc, #116]	@ (8001d9c <HAL_GPIO_Init+0x24c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d025      	beq.n	8001d76 <HAL_GPIO_Init+0x226>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001da0 <HAL_GPIO_Init+0x250>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d01f      	beq.n	8001d72 <HAL_GPIO_Init+0x222>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a1b      	ldr	r2, [pc, #108]	@ (8001da4 <HAL_GPIO_Init+0x254>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d019      	beq.n	8001d6e <HAL_GPIO_Init+0x21e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001da8 <HAL_GPIO_Init+0x258>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d013      	beq.n	8001d6a <HAL_GPIO_Init+0x21a>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a19      	ldr	r2, [pc, #100]	@ (8001dac <HAL_GPIO_Init+0x25c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d00d      	beq.n	8001d66 <HAL_GPIO_Init+0x216>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a18      	ldr	r2, [pc, #96]	@ (8001db0 <HAL_GPIO_Init+0x260>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d007      	beq.n	8001d62 <HAL_GPIO_Init+0x212>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a17      	ldr	r2, [pc, #92]	@ (8001db4 <HAL_GPIO_Init+0x264>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d101      	bne.n	8001d5e <HAL_GPIO_Init+0x20e>
 8001d5a:	2309      	movs	r3, #9
 8001d5c:	e02d      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d5e:	230a      	movs	r3, #10
 8001d60:	e02b      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d62:	2308      	movs	r3, #8
 8001d64:	e029      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d66:	2307      	movs	r3, #7
 8001d68:	e027      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d6a:	2306      	movs	r3, #6
 8001d6c:	e025      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d6e:	2305      	movs	r3, #5
 8001d70:	e023      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d72:	2304      	movs	r3, #4
 8001d74:	e021      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d76:	2303      	movs	r3, #3
 8001d78:	e01f      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e01d      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e01b      	b.n	8001dba <HAL_GPIO_Init+0x26a>
 8001d82:	bf00      	nop
 8001d84:	58000080 	.word	0x58000080
 8001d88:	58024400 	.word	0x58024400
 8001d8c:	58000400 	.word	0x58000400
 8001d90:	58020000 	.word	0x58020000
 8001d94:	58020400 	.word	0x58020400
 8001d98:	58020800 	.word	0x58020800
 8001d9c:	58020c00 	.word	0x58020c00
 8001da0:	58021000 	.word	0x58021000
 8001da4:	58021400 	.word	0x58021400
 8001da8:	58021800 	.word	0x58021800
 8001dac:	58021c00 	.word	0x58021c00
 8001db0:	58022000 	.word	0x58022000
 8001db4:	58022400 	.word	0x58022400
 8001db8:	2300      	movs	r3, #0
 8001dba:	69fa      	ldr	r2, [r7, #28]
 8001dbc:	f002 0203 	and.w	r2, r2, #3
 8001dc0:	0092      	lsls	r2, r2, #2
 8001dc2:	4093      	lsls	r3, r2
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dca:	4938      	ldr	r1, [pc, #224]	@ (8001eac <HAL_GPIO_Init+0x35c>)
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	089b      	lsrs	r3, r3, #2
 8001dd0:	3302      	adds	r3, #2
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	4013      	ands	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001dfe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	43db      	mvns	r3, r3
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4013      	ands	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d003      	beq.n	8001e2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4013      	ands	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	43db      	mvns	r3, r3
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	fa22 f303 	lsr.w	r3, r2, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f47f ae63 	bne.w	8001b64 <HAL_GPIO_Init+0x14>
  }
}
 8001e9e:	bf00      	nop
 8001ea0:	bf00      	nop
 8001ea2:	3724      	adds	r7, #36	@ 0x24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	58000400 	.word	0x58000400

08001eb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	460b      	mov	r3, r1
 8001eba:	807b      	strh	r3, [r7, #2]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ec0:	787b      	ldrb	r3, [r7, #1]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ec6:	887a      	ldrh	r2, [r7, #2]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001ecc:	e003      	b.n	8001ed6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001ece:	887b      	ldrh	r3, [r7, #2]
 8001ed0:	041a      	lsls	r2, r3, #16
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	619a      	str	r2, [r3, #24]
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
	...

08001ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e08b      	b.n	800200e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe feb4 	bl	8000c78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2224      	movs	r2, #36	@ 0x24
 8001f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0201 	bic.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f34:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f44:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d107      	bne.n	8001f5e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	e006      	b.n	8001f6c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f6a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d108      	bne.n	8001f86 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	e007      	b.n	8001f96 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6859      	ldr	r1, [r3, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8002018 <HAL_I2C_Init+0x134>)
 8001fa2:	430b      	orrs	r3, r1
 8001fa4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	691a      	ldr	r2, [r3, #16]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	69d9      	ldr	r1, [r3, #28]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a1a      	ldr	r2, [r3, #32]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f042 0201 	orr.w	r2, r2, #1
 8001fee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	02008000 	.word	0x02008000

0800201c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b20      	cmp	r3, #32
 8002030:	d138      	bne.n	80020a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002038:	2b01      	cmp	r3, #1
 800203a:	d101      	bne.n	8002040 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800203c:	2302      	movs	r3, #2
 800203e:	e032      	b.n	80020a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2224      	movs	r2, #36	@ 0x24
 800204c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0201 	bic.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800206e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6819      	ldr	r1, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0201 	orr.w	r2, r2, #1
 800208e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2220      	movs	r2, #32
 8002094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	e000      	b.n	80020a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020a4:	2302      	movs	r3, #2
  }
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b085      	sub	sp, #20
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
 80020ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b20      	cmp	r3, #32
 80020c6:	d139      	bne.n	800213c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80020d2:	2302      	movs	r3, #2
 80020d4:	e033      	b.n	800213e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2224      	movs	r2, #36	@ 0x24
 80020e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 0201 	bic.w	r2, r2, #1
 80020f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002104:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	021b      	lsls	r3, r3, #8
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	4313      	orrs	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f042 0201 	orr.w	r2, r2, #1
 8002126:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2220      	movs	r2, #32
 800212c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	e000      	b.n	800213e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800213c:	2302      	movs	r3, #2
  }
}
 800213e:	4618      	mov	r0, r3
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
	...

0800214c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002154:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <HAL_PWREx_ConfigSupply+0x70>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b04      	cmp	r3, #4
 800215e:	d00a      	beq.n	8002176 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002160:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <HAL_PWREx_ConfigSupply+0x70>)
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	429a      	cmp	r2, r3
 800216c:	d001      	beq.n	8002172 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e01f      	b.n	80021b2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002172:	2300      	movs	r3, #0
 8002174:	e01d      	b.n	80021b2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <HAL_PWREx_ConfigSupply+0x70>)
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	f023 0207 	bic.w	r2, r3, #7
 800217e:	490f      	ldr	r1, [pc, #60]	@ (80021bc <HAL_PWREx_ConfigSupply+0x70>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4313      	orrs	r3, r2
 8002184:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002186:	f7ff fb59 	bl	800183c <HAL_GetTick>
 800218a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800218c:	e009      	b.n	80021a2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800218e:	f7ff fb55 	bl	800183c <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800219c:	d901      	bls.n	80021a2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e007      	b.n	80021b2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80021a2:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <HAL_PWREx_ConfigSupply+0x70>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021ae:	d1ee      	bne.n	800218e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	58024800 	.word	0x58024800

080021c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08c      	sub	sp, #48	@ 0x30
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d102      	bne.n	80021d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	f000 bc48 	b.w	8002a64 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 8088 	beq.w	80022f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021e2:	4b99      	ldr	r3, [pc, #612]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80021ec:	4b96      	ldr	r3, [pc, #600]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80021ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80021f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021f4:	2b10      	cmp	r3, #16
 80021f6:	d007      	beq.n	8002208 <HAL_RCC_OscConfig+0x48>
 80021f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021fa:	2b18      	cmp	r3, #24
 80021fc:	d111      	bne.n	8002222 <HAL_RCC_OscConfig+0x62>
 80021fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002200:	f003 0303 	and.w	r3, r3, #3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d10c      	bne.n	8002222 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002208:	4b8f      	ldr	r3, [pc, #572]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d06d      	beq.n	80022f0 <HAL_RCC_OscConfig+0x130>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d169      	bne.n	80022f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	f000 bc21 	b.w	8002a64 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800222a:	d106      	bne.n	800223a <HAL_RCC_OscConfig+0x7a>
 800222c:	4b86      	ldr	r3, [pc, #536]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a85      	ldr	r2, [pc, #532]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002232:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	e02e      	b.n	8002298 <HAL_RCC_OscConfig+0xd8>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10c      	bne.n	800225c <HAL_RCC_OscConfig+0x9c>
 8002242:	4b81      	ldr	r3, [pc, #516]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a80      	ldr	r2, [pc, #512]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002248:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800224c:	6013      	str	r3, [r2, #0]
 800224e:	4b7e      	ldr	r3, [pc, #504]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a7d      	ldr	r2, [pc, #500]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002254:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	e01d      	b.n	8002298 <HAL_RCC_OscConfig+0xd8>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0xc0>
 8002266:	4b78      	ldr	r3, [pc, #480]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a77      	ldr	r2, [pc, #476]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800226c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	4b75      	ldr	r3, [pc, #468]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a74      	ldr	r2, [pc, #464]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	e00b      	b.n	8002298 <HAL_RCC_OscConfig+0xd8>
 8002280:	4b71      	ldr	r3, [pc, #452]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a70      	ldr	r2, [pc, #448]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800228a:	6013      	str	r3, [r2, #0]
 800228c:	4b6e      	ldr	r3, [pc, #440]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a6d      	ldr	r2, [pc, #436]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d013      	beq.n	80022c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7ff facc 	bl	800183c <HAL_GetTick>
 80022a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a8:	f7ff fac8 	bl	800183c <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b64      	cmp	r3, #100	@ 0x64
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e3d4      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022ba:	4b63      	ldr	r3, [pc, #396]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d0f0      	beq.n	80022a8 <HAL_RCC_OscConfig+0xe8>
 80022c6:	e014      	b.n	80022f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c8:	f7ff fab8 	bl	800183c <HAL_GetTick>
 80022cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d0:	f7ff fab4 	bl	800183c <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b64      	cmp	r3, #100	@ 0x64
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e3c0      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80022e2:	4b59      	ldr	r3, [pc, #356]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f0      	bne.n	80022d0 <HAL_RCC_OscConfig+0x110>
 80022ee:	e000      	b.n	80022f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f000 80ca 	beq.w	8002494 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002300:	4b51      	ldr	r3, [pc, #324]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002308:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800230a:	4b4f      	ldr	r3, [pc, #316]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800230c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002310:	6a3b      	ldr	r3, [r7, #32]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d007      	beq.n	8002326 <HAL_RCC_OscConfig+0x166>
 8002316:	6a3b      	ldr	r3, [r7, #32]
 8002318:	2b18      	cmp	r3, #24
 800231a:	d156      	bne.n	80023ca <HAL_RCC_OscConfig+0x20a>
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f003 0303 	and.w	r3, r3, #3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d151      	bne.n	80023ca <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002326:	4b48      	ldr	r3, [pc, #288]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	2b00      	cmp	r3, #0
 8002330:	d005      	beq.n	800233e <HAL_RCC_OscConfig+0x17e>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e392      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800233e:	4b42      	ldr	r3, [pc, #264]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 0219 	bic.w	r2, r3, #25
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	493f      	ldr	r1, [pc, #252]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800234c:	4313      	orrs	r3, r2
 800234e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7ff fa74 	bl	800183c <HAL_GetTick>
 8002354:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002358:	f7ff fa70 	bl	800183c <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e37c      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800236a:	4b37      	ldr	r3, [pc, #220]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002376:	f7ff fa6d 	bl	8001854 <HAL_GetREVID>
 800237a:	4603      	mov	r3, r0
 800237c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002380:	4293      	cmp	r3, r2
 8002382:	d817      	bhi.n	80023b4 <HAL_RCC_OscConfig+0x1f4>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	691b      	ldr	r3, [r3, #16]
 8002388:	2b40      	cmp	r3, #64	@ 0x40
 800238a:	d108      	bne.n	800239e <HAL_RCC_OscConfig+0x1de>
 800238c:	4b2e      	ldr	r3, [pc, #184]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002394:	4a2c      	ldr	r2, [pc, #176]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002396:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800239a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800239c:	e07a      	b.n	8002494 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239e:	4b2a      	ldr	r3, [pc, #168]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	031b      	lsls	r3, r3, #12
 80023ac:	4926      	ldr	r1, [pc, #152]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023b2:	e06f      	b.n	8002494 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b4:	4b24      	ldr	r3, [pc, #144]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	061b      	lsls	r3, r3, #24
 80023c2:	4921      	ldr	r1, [pc, #132]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023c8:	e064      	b.n	8002494 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d047      	beq.n	8002462 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80023d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 0219 	bic.w	r2, r3, #25
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	491a      	ldr	r1, [pc, #104]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7ff fa2a 	bl	800183c <HAL_GetTick>
 80023e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ec:	f7ff fa26 	bl	800183c <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e332      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023fe:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0304 	and.w	r3, r3, #4
 8002406:	2b00      	cmp	r3, #0
 8002408:	d0f0      	beq.n	80023ec <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240a:	f7ff fa23 	bl	8001854 <HAL_GetREVID>
 800240e:	4603      	mov	r3, r0
 8002410:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002414:	4293      	cmp	r3, r2
 8002416:	d819      	bhi.n	800244c <HAL_RCC_OscConfig+0x28c>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	2b40      	cmp	r3, #64	@ 0x40
 800241e:	d108      	bne.n	8002432 <HAL_RCC_OscConfig+0x272>
 8002420:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002428:	4a07      	ldr	r2, [pc, #28]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 800242a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800242e:	6053      	str	r3, [r2, #4]
 8002430:	e030      	b.n	8002494 <HAL_RCC_OscConfig+0x2d4>
 8002432:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	031b      	lsls	r3, r3, #12
 8002440:	4901      	ldr	r1, [pc, #4]	@ (8002448 <HAL_RCC_OscConfig+0x288>)
 8002442:	4313      	orrs	r3, r2
 8002444:	604b      	str	r3, [r1, #4]
 8002446:	e025      	b.n	8002494 <HAL_RCC_OscConfig+0x2d4>
 8002448:	58024400 	.word	0x58024400
 800244c:	4b9a      	ldr	r3, [pc, #616]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	691b      	ldr	r3, [r3, #16]
 8002458:	061b      	lsls	r3, r3, #24
 800245a:	4997      	ldr	r1, [pc, #604]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800245c:	4313      	orrs	r3, r2
 800245e:	604b      	str	r3, [r1, #4]
 8002460:	e018      	b.n	8002494 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002462:	4b95      	ldr	r3, [pc, #596]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a94      	ldr	r2, [pc, #592]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002468:	f023 0301 	bic.w	r3, r3, #1
 800246c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246e:	f7ff f9e5 	bl	800183c <HAL_GetTick>
 8002472:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002474:	e008      	b.n	8002488 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002476:	f7ff f9e1 	bl	800183c <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d901      	bls.n	8002488 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e2ed      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002488:	4b8b      	ldr	r3, [pc, #556]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1f0      	bne.n	8002476 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0310 	and.w	r3, r3, #16
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 80a9 	beq.w	80025f4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024a2:	4b85      	ldr	r3, [pc, #532]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024aa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024ac:	4b82      	ldr	r3, [pc, #520]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80024ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d007      	beq.n	80024c8 <HAL_RCC_OscConfig+0x308>
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	2b18      	cmp	r3, #24
 80024bc:	d13a      	bne.n	8002534 <HAL_RCC_OscConfig+0x374>
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	f003 0303 	and.w	r3, r3, #3
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d135      	bne.n	8002534 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80024c8:	4b7b      	ldr	r3, [pc, #492]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d005      	beq.n	80024e0 <HAL_RCC_OscConfig+0x320>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	2b80      	cmp	r3, #128	@ 0x80
 80024da:	d001      	beq.n	80024e0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e2c1      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80024e0:	f7ff f9b8 	bl	8001854 <HAL_GetREVID>
 80024e4:	4603      	mov	r3, r0
 80024e6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d817      	bhi.n	800251e <HAL_RCC_OscConfig+0x35e>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	d108      	bne.n	8002508 <HAL_RCC_OscConfig+0x348>
 80024f6:	4b70      	ldr	r3, [pc, #448]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80024fe:	4a6e      	ldr	r2, [pc, #440]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002500:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002504:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002506:	e075      	b.n	80025f4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002508:	4b6b      	ldr	r3, [pc, #428]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	069b      	lsls	r3, r3, #26
 8002516:	4968      	ldr	r1, [pc, #416]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002518:	4313      	orrs	r3, r2
 800251a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800251c:	e06a      	b.n	80025f4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800251e:	4b66      	ldr	r3, [pc, #408]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	061b      	lsls	r3, r3, #24
 800252c:	4962      	ldr	r1, [pc, #392]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800252e:	4313      	orrs	r3, r2
 8002530:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002532:	e05f      	b.n	80025f4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d042      	beq.n	80025c2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800253c:	4b5e      	ldr	r3, [pc, #376]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a5d      	ldr	r2, [pc, #372]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002548:	f7ff f978 	bl	800183c <HAL_GetTick>
 800254c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002550:	f7ff f974 	bl	800183c <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e280      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002562:	4b55      	ldr	r3, [pc, #340]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0f0      	beq.n	8002550 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800256e:	f7ff f971 	bl	8001854 <HAL_GetREVID>
 8002572:	4603      	mov	r3, r0
 8002574:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002578:	4293      	cmp	r3, r2
 800257a:	d817      	bhi.n	80025ac <HAL_RCC_OscConfig+0x3ec>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	2b20      	cmp	r3, #32
 8002582:	d108      	bne.n	8002596 <HAL_RCC_OscConfig+0x3d6>
 8002584:	4b4c      	ldr	r3, [pc, #304]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800258c:	4a4a      	ldr	r2, [pc, #296]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800258e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002592:	6053      	str	r3, [r2, #4]
 8002594:	e02e      	b.n	80025f4 <HAL_RCC_OscConfig+0x434>
 8002596:	4b48      	ldr	r3, [pc, #288]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	069b      	lsls	r3, r3, #26
 80025a4:	4944      	ldr	r1, [pc, #272]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	604b      	str	r3, [r1, #4]
 80025aa:	e023      	b.n	80025f4 <HAL_RCC_OscConfig+0x434>
 80025ac:	4b42      	ldr	r3, [pc, #264]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	061b      	lsls	r3, r3, #24
 80025ba:	493f      	ldr	r1, [pc, #252]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	60cb      	str	r3, [r1, #12]
 80025c0:	e018      	b.n	80025f4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80025c2:	4b3d      	ldr	r3, [pc, #244]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a3c      	ldr	r2, [pc, #240]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80025c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ce:	f7ff f935 	bl	800183c <HAL_GetTick>
 80025d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80025d6:	f7ff f931 	bl	800183c <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e23d      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80025e8:	4b33      	ldr	r3, [pc, #204]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1f0      	bne.n	80025d6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0308 	and.w	r3, r3, #8
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d036      	beq.n	800266e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d019      	beq.n	800263c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002608:	4b2b      	ldr	r3, [pc, #172]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800260a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800260c:	4a2a      	ldr	r2, [pc, #168]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002614:	f7ff f912 	bl	800183c <HAL_GetTick>
 8002618:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800261c:	f7ff f90e 	bl	800183c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e21a      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800262e:	4b22      	ldr	r3, [pc, #136]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0x45c>
 800263a:	e018      	b.n	800266e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800263c:	4b1e      	ldr	r3, [pc, #120]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 800263e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002640:	4a1d      	ldr	r2, [pc, #116]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002642:	f023 0301 	bic.w	r3, r3, #1
 8002646:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002648:	f7ff f8f8 	bl	800183c <HAL_GetTick>
 800264c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002650:	f7ff f8f4 	bl	800183c <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e200      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002662:	4b15      	ldr	r3, [pc, #84]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0320 	and.w	r3, r3, #32
 8002676:	2b00      	cmp	r3, #0
 8002678:	d039      	beq.n	80026ee <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d01c      	beq.n	80026bc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002682:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a0c      	ldr	r2, [pc, #48]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 8002688:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800268c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800268e:	f7ff f8d5 	bl	800183c <HAL_GetTick>
 8002692:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002696:	f7ff f8d1 	bl	800183c <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e1dd      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026a8:	4b03      	ldr	r3, [pc, #12]	@ (80026b8 <HAL_RCC_OscConfig+0x4f8>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x4d6>
 80026b4:	e01b      	b.n	80026ee <HAL_RCC_OscConfig+0x52e>
 80026b6:	bf00      	nop
 80026b8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026bc:	4b9b      	ldr	r3, [pc, #620]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a9a      	ldr	r2, [pc, #616]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80026c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80026c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80026c8:	f7ff f8b8 	bl	800183c <HAL_GetTick>
 80026cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026d0:	f7ff f8b4 	bl	800183c <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e1c0      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026e2:	4b92      	ldr	r3, [pc, #584]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1f0      	bne.n	80026d0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f000 8081 	beq.w	80027fe <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002930 <HAL_RCC_OscConfig+0x770>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a8b      	ldr	r2, [pc, #556]	@ (8002930 <HAL_RCC_OscConfig+0x770>)
 8002702:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002706:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002708:	f7ff f898 	bl	800183c <HAL_GetTick>
 800270c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002710:	f7ff f894 	bl	800183c <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b64      	cmp	r3, #100	@ 0x64
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e1a0      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002722:	4b83      	ldr	r3, [pc, #524]	@ (8002930 <HAL_RCC_OscConfig+0x770>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800272a:	2b00      	cmp	r3, #0
 800272c:	d0f0      	beq.n	8002710 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d106      	bne.n	8002744 <HAL_RCC_OscConfig+0x584>
 8002736:	4b7d      	ldr	r3, [pc, #500]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800273a:	4a7c      	ldr	r2, [pc, #496]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6713      	str	r3, [r2, #112]	@ 0x70
 8002742:	e02d      	b.n	80027a0 <HAL_RCC_OscConfig+0x5e0>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10c      	bne.n	8002766 <HAL_RCC_OscConfig+0x5a6>
 800274c:	4b77      	ldr	r3, [pc, #476]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800274e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002750:	4a76      	ldr	r2, [pc, #472]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002752:	f023 0301 	bic.w	r3, r3, #1
 8002756:	6713      	str	r3, [r2, #112]	@ 0x70
 8002758:	4b74      	ldr	r3, [pc, #464]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800275a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800275c:	4a73      	ldr	r2, [pc, #460]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800275e:	f023 0304 	bic.w	r3, r3, #4
 8002762:	6713      	str	r3, [r2, #112]	@ 0x70
 8002764:	e01c      	b.n	80027a0 <HAL_RCC_OscConfig+0x5e0>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b05      	cmp	r3, #5
 800276c:	d10c      	bne.n	8002788 <HAL_RCC_OscConfig+0x5c8>
 800276e:	4b6f      	ldr	r3, [pc, #444]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002772:	4a6e      	ldr	r2, [pc, #440]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002774:	f043 0304 	orr.w	r3, r3, #4
 8002778:	6713      	str	r3, [r2, #112]	@ 0x70
 800277a:	4b6c      	ldr	r3, [pc, #432]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800277c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800277e:	4a6b      	ldr	r2, [pc, #428]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	6713      	str	r3, [r2, #112]	@ 0x70
 8002786:	e00b      	b.n	80027a0 <HAL_RCC_OscConfig+0x5e0>
 8002788:	4b68      	ldr	r3, [pc, #416]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800278a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278c:	4a67      	ldr	r2, [pc, #412]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800278e:	f023 0301 	bic.w	r3, r3, #1
 8002792:	6713      	str	r3, [r2, #112]	@ 0x70
 8002794:	4b65      	ldr	r3, [pc, #404]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002798:	4a64      	ldr	r2, [pc, #400]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800279a:	f023 0304 	bic.w	r3, r3, #4
 800279e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d015      	beq.n	80027d4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a8:	f7ff f848 	bl	800183c <HAL_GetTick>
 80027ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b0:	f7ff f844 	bl	800183c <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e14e      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027c6:	4b59      	ldr	r3, [pc, #356]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80027c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0ee      	beq.n	80027b0 <HAL_RCC_OscConfig+0x5f0>
 80027d2:	e014      	b.n	80027fe <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d4:	f7ff f832 	bl	800183c <HAL_GetTick>
 80027d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027da:	e00a      	b.n	80027f2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7ff f82e 	bl	800183c <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e138      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027f2:	4b4e      	ldr	r3, [pc, #312]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1ee      	bne.n	80027dc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 812d 	beq.w	8002a62 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002808:	4b48      	ldr	r3, [pc, #288]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002810:	2b18      	cmp	r3, #24
 8002812:	f000 80bd 	beq.w	8002990 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281a:	2b02      	cmp	r3, #2
 800281c:	f040 809e 	bne.w	800295c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002820:	4b42      	ldr	r3, [pc, #264]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a41      	ldr	r2, [pc, #260]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002826:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800282a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7ff f806 	bl	800183c <HAL_GetTick>
 8002830:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002834:	f7ff f802 	bl	800183c <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e10e      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002846:	4b39      	ldr	r3, [pc, #228]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1f0      	bne.n	8002834 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002852:	4b36      	ldr	r3, [pc, #216]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002854:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002856:	4b37      	ldr	r3, [pc, #220]	@ (8002934 <HAL_RCC_OscConfig+0x774>)
 8002858:	4013      	ands	r3, r2
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002862:	0112      	lsls	r2, r2, #4
 8002864:	430a      	orrs	r2, r1
 8002866:	4931      	ldr	r1, [pc, #196]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002868:	4313      	orrs	r3, r2
 800286a:	628b      	str	r3, [r1, #40]	@ 0x28
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002870:	3b01      	subs	r3, #1
 8002872:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800287a:	3b01      	subs	r3, #1
 800287c:	025b      	lsls	r3, r3, #9
 800287e:	b29b      	uxth	r3, r3
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002886:	3b01      	subs	r3, #1
 8002888:	041b      	lsls	r3, r3, #16
 800288a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002894:	3b01      	subs	r3, #1
 8002896:	061b      	lsls	r3, r3, #24
 8002898:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800289c:	4923      	ldr	r1, [pc, #140]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80028a2:	4b22      	ldr	r3, [pc, #136]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a6:	4a21      	ldr	r2, [pc, #132]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028a8:	f023 0301 	bic.w	r3, r3, #1
 80028ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80028ae:	4b1f      	ldr	r3, [pc, #124]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b2:	4b21      	ldr	r3, [pc, #132]	@ (8002938 <HAL_RCC_OscConfig+0x778>)
 80028b4:	4013      	ands	r3, r2
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80028ba:	00d2      	lsls	r2, r2, #3
 80028bc:	491b      	ldr	r1, [pc, #108]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80028c2:	4b1a      	ldr	r3, [pc, #104]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c6:	f023 020c 	bic.w	r2, r3, #12
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	4917      	ldr	r1, [pc, #92]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80028d4:	4b15      	ldr	r3, [pc, #84]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d8:	f023 0202 	bic.w	r2, r3, #2
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e0:	4912      	ldr	r1, [pc, #72]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80028e6:	4b11      	ldr	r3, [pc, #68]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ea:	4a10      	ldr	r2, [pc, #64]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028f2:	4b0e      	ldr	r3, [pc, #56]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	4a0d      	ldr	r2, [pc, #52]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 80028f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80028fe:	4b0b      	ldr	r3, [pc, #44]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002902:	4a0a      	ldr	r2, [pc, #40]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002904:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002908:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800290a:	4b08      	ldr	r3, [pc, #32]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800290c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290e:	4a07      	ldr	r2, [pc, #28]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002916:	4b05      	ldr	r3, [pc, #20]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a04      	ldr	r2, [pc, #16]	@ (800292c <HAL_RCC_OscConfig+0x76c>)
 800291c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002920:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002922:	f7fe ff8b 	bl	800183c <HAL_GetTick>
 8002926:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002928:	e011      	b.n	800294e <HAL_RCC_OscConfig+0x78e>
 800292a:	bf00      	nop
 800292c:	58024400 	.word	0x58024400
 8002930:	58024800 	.word	0x58024800
 8002934:	fffffc0c 	.word	0xfffffc0c
 8002938:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800293c:	f7fe ff7e 	bl	800183c <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e08a      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800294e:	4b47      	ldr	r3, [pc, #284]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0f0      	beq.n	800293c <HAL_RCC_OscConfig+0x77c>
 800295a:	e082      	b.n	8002a62 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800295c:	4b43      	ldr	r3, [pc, #268]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a42      	ldr	r2, [pc, #264]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002962:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002968:	f7fe ff68 	bl	800183c <HAL_GetTick>
 800296c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800296e:	e008      	b.n	8002982 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002970:	f7fe ff64 	bl	800183c <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e070      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002982:	4b3a      	ldr	r3, [pc, #232]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1f0      	bne.n	8002970 <HAL_RCC_OscConfig+0x7b0>
 800298e:	e068      	b.n	8002a62 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002990:	4b36      	ldr	r3, [pc, #216]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002994:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002996:	4b35      	ldr	r3, [pc, #212]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d031      	beq.n	8002a08 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	f003 0203 	and.w	r2, r3, #3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d12a      	bne.n	8002a08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029be:	429a      	cmp	r2, r3
 80029c0:	d122      	bne.n	8002a08 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029cc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d11a      	bne.n	8002a08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	0a5b      	lsrs	r3, r3, #9
 80029d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029de:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d111      	bne.n	8002a08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	0c1b      	lsrs	r3, r3, #16
 80029e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d108      	bne.n	8002a08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	0e1b      	lsrs	r3, r3, #24
 80029fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a02:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d001      	beq.n	8002a0c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e02b      	b.n	8002a64 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002a0c:	4b17      	ldr	r3, [pc, #92]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a10:	08db      	lsrs	r3, r3, #3
 8002a12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a16:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d01f      	beq.n	8002a62 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002a22:	4b12      	ldr	r3, [pc, #72]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a26:	4a11      	ldr	r2, [pc, #68]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002a28:	f023 0301 	bic.w	r3, r3, #1
 8002a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a2e:	f7fe ff05 	bl	800183c <HAL_GetTick>
 8002a32:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002a34:	bf00      	nop
 8002a36:	f7fe ff01 	bl	800183c <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d0f9      	beq.n	8002a36 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a42:	4b0a      	ldr	r3, [pc, #40]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002a44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a46:	4b0a      	ldr	r3, [pc, #40]	@ (8002a70 <HAL_RCC_OscConfig+0x8b0>)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a4e:	00d2      	lsls	r2, r2, #3
 8002a50:	4906      	ldr	r1, [pc, #24]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002a56:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a5a:	4a04      	ldr	r2, [pc, #16]	@ (8002a6c <HAL_RCC_OscConfig+0x8ac>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3730      	adds	r7, #48	@ 0x30
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	58024400 	.word	0x58024400
 8002a70:	ffff0007 	.word	0xffff0007

08002a74 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e19c      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a88:	4b8a      	ldr	r3, [pc, #552]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 030f 	and.w	r3, r3, #15
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d910      	bls.n	8002ab8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a96:	4b87      	ldr	r3, [pc, #540]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f023 020f 	bic.w	r2, r3, #15
 8002a9e:	4985      	ldr	r1, [pc, #532]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aa6:	4b83      	ldr	r3, [pc, #524]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d001      	beq.n	8002ab8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e184      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d010      	beq.n	8002ae6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691a      	ldr	r2, [r3, #16]
 8002ac8:	4b7b      	ldr	r3, [pc, #492]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d908      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ad4:	4b78      	ldr	r3, [pc, #480]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	4975      	ldr	r1, [pc, #468]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0308 	and.w	r3, r3, #8
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d010      	beq.n	8002b14 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	695a      	ldr	r2, [r3, #20]
 8002af6:	4b70      	ldr	r3, [pc, #448]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d908      	bls.n	8002b14 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b02:	4b6d      	ldr	r3, [pc, #436]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	496a      	ldr	r1, [pc, #424]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0310 	and.w	r3, r3, #16
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d010      	beq.n	8002b42 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699a      	ldr	r2, [r3, #24]
 8002b24:	4b64      	ldr	r3, [pc, #400]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d908      	bls.n	8002b42 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b30:	4b61      	ldr	r3, [pc, #388]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	495e      	ldr	r1, [pc, #376]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0320 	and.w	r3, r3, #32
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d010      	beq.n	8002b70 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	69da      	ldr	r2, [r3, #28]
 8002b52:	4b59      	ldr	r3, [pc, #356]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d908      	bls.n	8002b70 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002b5e:	4b56      	ldr	r3, [pc, #344]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	4953      	ldr	r1, [pc, #332]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d010      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	4b4d      	ldr	r3, [pc, #308]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 030f 	and.w	r3, r3, #15
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d908      	bls.n	8002b9e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b8c:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f023 020f 	bic.w	r2, r3, #15
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	4947      	ldr	r1, [pc, #284]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d055      	beq.n	8002c56 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002baa:	4b43      	ldr	r3, [pc, #268]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	4940      	ldr	r1, [pc, #256]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d107      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bc4:	4b3c      	ldr	r3, [pc, #240]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d121      	bne.n	8002c14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0f6      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d107      	bne.n	8002bec <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bdc:	4b36      	ldr	r3, [pc, #216]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d115      	bne.n	8002c14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e0ea      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d107      	bne.n	8002c04 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002bf4:	4b30      	ldr	r3, [pc, #192]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d109      	bne.n	8002c14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0de      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c04:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d101      	bne.n	8002c14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e0d6      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c14:	4b28      	ldr	r3, [pc, #160]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	f023 0207 	bic.w	r2, r3, #7
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	4925      	ldr	r1, [pc, #148]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c26:	f7fe fe09 	bl	800183c <HAL_GetTick>
 8002c2a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c2c:	e00a      	b.n	8002c44 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c2e:	f7fe fe05 	bl	800183c <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e0be      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c44:	4b1c      	ldr	r3, [pc, #112]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	00db      	lsls	r3, r3, #3
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d1eb      	bne.n	8002c2e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d010      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	4b14      	ldr	r3, [pc, #80]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f003 030f 	and.w	r3, r3, #15
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d208      	bcs.n	8002c84 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c72:	4b11      	ldr	r3, [pc, #68]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f023 020f 	bic.w	r2, r3, #15
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	490e      	ldr	r1, [pc, #56]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c84:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d214      	bcs.n	8002cbc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 020f 	bic.w	r2, r3, #15
 8002c9a:	4906      	ldr	r1, [pc, #24]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca2:	4b04      	ldr	r3, [pc, #16]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d005      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e086      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x34e>
 8002cb4:	52002000 	.word	0x52002000
 8002cb8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d010      	beq.n	8002cea <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	691a      	ldr	r2, [r3, #16]
 8002ccc:	4b3f      	ldr	r3, [pc, #252]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d208      	bcs.n	8002cea <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002cd8:	4b3c      	ldr	r3, [pc, #240]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	4939      	ldr	r1, [pc, #228]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d010      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	695a      	ldr	r2, [r3, #20]
 8002cfa:	4b34      	ldr	r3, [pc, #208]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d208      	bcs.n	8002d18 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d06:	4b31      	ldr	r3, [pc, #196]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	492e      	ldr	r1, [pc, #184]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0310 	and.w	r3, r3, #16
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d010      	beq.n	8002d46 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	699a      	ldr	r2, [r3, #24]
 8002d28:	4b28      	ldr	r3, [pc, #160]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d2a:	69db      	ldr	r3, [r3, #28]
 8002d2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d208      	bcs.n	8002d46 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d34:	4b25      	ldr	r3, [pc, #148]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	4922      	ldr	r1, [pc, #136]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d010      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69da      	ldr	r2, [r3, #28]
 8002d56:	4b1d      	ldr	r3, [pc, #116]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d208      	bcs.n	8002d74 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d62:	4b1a      	ldr	r3, [pc, #104]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	4917      	ldr	r1, [pc, #92]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d74:	f000 f834 	bl	8002de0 <HAL_RCC_GetSysClockFreq>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	4b14      	ldr	r3, [pc, #80]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	0a1b      	lsrs	r3, r3, #8
 8002d80:	f003 030f 	and.w	r3, r3, #15
 8002d84:	4912      	ldr	r1, [pc, #72]	@ (8002dd0 <HAL_RCC_ClockConfig+0x35c>)
 8002d86:	5ccb      	ldrb	r3, [r1, r3]
 8002d88:	f003 031f 	and.w	r3, r3, #31
 8002d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d90:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d92:	4b0e      	ldr	r3, [pc, #56]	@ (8002dcc <HAL_RCC_ClockConfig+0x358>)
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd0 <HAL_RCC_ClockConfig+0x35c>)
 8002d9c:	5cd3      	ldrb	r3, [r2, r3]
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	fa22 f303 	lsr.w	r3, r2, r3
 8002da8:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd4 <HAL_RCC_ClockConfig+0x360>)
 8002daa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002dac:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd8 <HAL_RCC_ClockConfig+0x364>)
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002db2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ddc <HAL_RCC_ClockConfig+0x368>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fe fcf6 	bl	80017a8 <HAL_InitTick>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	58024400 	.word	0x58024400
 8002dd0:	08008b5c 	.word	0x08008b5c
 8002dd4:	24000004 	.word	0x24000004
 8002dd8:	24000000 	.word	0x24000000
 8002ddc:	24000024 	.word	0x24000024

08002de0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b089      	sub	sp, #36	@ 0x24
 8002de4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002de6:	4bb3      	ldr	r3, [pc, #716]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002dee:	2b18      	cmp	r3, #24
 8002df0:	f200 8155 	bhi.w	800309e <HAL_RCC_GetSysClockFreq+0x2be>
 8002df4:	a201      	add	r2, pc, #4	@ (adr r2, 8002dfc <HAL_RCC_GetSysClockFreq+0x1c>)
 8002df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfa:	bf00      	nop
 8002dfc:	08002e61 	.word	0x08002e61
 8002e00:	0800309f 	.word	0x0800309f
 8002e04:	0800309f 	.word	0x0800309f
 8002e08:	0800309f 	.word	0x0800309f
 8002e0c:	0800309f 	.word	0x0800309f
 8002e10:	0800309f 	.word	0x0800309f
 8002e14:	0800309f 	.word	0x0800309f
 8002e18:	0800309f 	.word	0x0800309f
 8002e1c:	08002e87 	.word	0x08002e87
 8002e20:	0800309f 	.word	0x0800309f
 8002e24:	0800309f 	.word	0x0800309f
 8002e28:	0800309f 	.word	0x0800309f
 8002e2c:	0800309f 	.word	0x0800309f
 8002e30:	0800309f 	.word	0x0800309f
 8002e34:	0800309f 	.word	0x0800309f
 8002e38:	0800309f 	.word	0x0800309f
 8002e3c:	08002e8d 	.word	0x08002e8d
 8002e40:	0800309f 	.word	0x0800309f
 8002e44:	0800309f 	.word	0x0800309f
 8002e48:	0800309f 	.word	0x0800309f
 8002e4c:	0800309f 	.word	0x0800309f
 8002e50:	0800309f 	.word	0x0800309f
 8002e54:	0800309f 	.word	0x0800309f
 8002e58:	0800309f 	.word	0x0800309f
 8002e5c:	08002e93 	.word	0x08002e93
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e60:	4b94      	ldr	r3, [pc, #592]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0320 	and.w	r3, r3, #32
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d009      	beq.n	8002e80 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002e6c:	4b91      	ldr	r3, [pc, #580]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	08db      	lsrs	r3, r3, #3
 8002e72:	f003 0303 	and.w	r3, r3, #3
 8002e76:	4a90      	ldr	r2, [pc, #576]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e78:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002e7e:	e111      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002e80:	4b8d      	ldr	r3, [pc, #564]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e82:	61bb      	str	r3, [r7, #24]
      break;
 8002e84:	e10e      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002e86:	4b8d      	ldr	r3, [pc, #564]	@ (80030bc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002e88:	61bb      	str	r3, [r7, #24]
      break;
 8002e8a:	e10b      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002e8c:	4b8c      	ldr	r3, [pc, #560]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002e8e:	61bb      	str	r3, [r7, #24]
      break;
 8002e90:	e108      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e92:	4b88      	ldr	r3, [pc, #544]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002e9c:	4b85      	ldr	r3, [pc, #532]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea0:	091b      	lsrs	r3, r3, #4
 8002ea2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ea6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002ea8:	4b82      	ldr	r3, [pc, #520]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002eb2:	4b80      	ldr	r3, [pc, #512]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eb6:	08db      	lsrs	r3, r3, #3
 8002eb8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	fb02 f303 	mul.w	r3, r2, r3
 8002ec2:	ee07 3a90 	vmov	s15, r3
 8002ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eca:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 80e1 	beq.w	8003098 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	f000 8083 	beq.w	8002fe4 <HAL_RCC_GetSysClockFreq+0x204>
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	f200 80a1 	bhi.w	8003028 <HAL_RCC_GetSysClockFreq+0x248>
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x114>
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d056      	beq.n	8002fa0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002ef2:	e099      	b.n	8003028 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ef4:	4b6f      	ldr	r3, [pc, #444]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0320 	and.w	r3, r3, #32
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d02d      	beq.n	8002f5c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f00:	4b6c      	ldr	r3, [pc, #432]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	08db      	lsrs	r3, r3, #3
 8002f06:	f003 0303 	and.w	r3, r3, #3
 8002f0a:	4a6b      	ldr	r2, [pc, #428]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f10:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	ee07 3a90 	vmov	s15, r3
 8002f18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	ee07 3a90 	vmov	s15, r3
 8002f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f2a:	4b62      	ldr	r3, [pc, #392]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f32:	ee07 3a90 	vmov	s15, r3
 8002f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f3e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80030c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f56:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002f5a:	e087      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	ee07 3a90 	vmov	s15, r3
 8002f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f66:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80030c8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f6e:	4b51      	ldr	r3, [pc, #324]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f76:	ee07 3a90 	vmov	s15, r3
 8002f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f82:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80030c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f9a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f9e:	e065      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	ee07 3a90 	vmov	s15, r3
 8002fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002faa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80030cc <HAL_RCC_GetSysClockFreq+0x2ec>
 8002fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fb2:	4b40      	ldr	r3, [pc, #256]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fba:	ee07 3a90 	vmov	s15, r3
 8002fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fc6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80030c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fde:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002fe2:	e043      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	ee07 3a90 	vmov	s15, r3
 8002fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fee:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80030d0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ff6:	4b2f      	ldr	r3, [pc, #188]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ffe:	ee07 3a90 	vmov	s15, r3
 8003002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003006:	ed97 6a02 	vldr	s12, [r7, #8]
 800300a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80030c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800300e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800301a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800301e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003022:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003026:	e021      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	ee07 3a90 	vmov	s15, r3
 800302e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003032:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80030cc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800303a:	4b1e      	ldr	r3, [pc, #120]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800303e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003042:	ee07 3a90 	vmov	s15, r3
 8003046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800304a:	ed97 6a02 	vldr	s12, [r7, #8]
 800304e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80030c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800305a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800305e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003066:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800306a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800306c:	4b11      	ldr	r3, [pc, #68]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800306e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003070:	0a5b      	lsrs	r3, r3, #9
 8003072:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003076:	3301      	adds	r3, #1
 8003078:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	ee07 3a90 	vmov	s15, r3
 8003080:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003084:	edd7 6a07 	vldr	s13, [r7, #28]
 8003088:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800308c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003090:	ee17 3a90 	vmov	r3, s15
 8003094:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003096:	e005      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003098:	2300      	movs	r3, #0
 800309a:	61bb      	str	r3, [r7, #24]
      break;
 800309c:	e002      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800309e:	4b07      	ldr	r3, [pc, #28]	@ (80030bc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80030a0:	61bb      	str	r3, [r7, #24]
      break;
 80030a2:	bf00      	nop
  }

  return sysclockfreq;
 80030a4:	69bb      	ldr	r3, [r7, #24]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3724      	adds	r7, #36	@ 0x24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	58024400 	.word	0x58024400
 80030b8:	03d09000 	.word	0x03d09000
 80030bc:	003d0900 	.word	0x003d0900
 80030c0:	007a1200 	.word	0x007a1200
 80030c4:	46000000 	.word	0x46000000
 80030c8:	4c742400 	.word	0x4c742400
 80030cc:	4a742400 	.word	0x4a742400
 80030d0:	4af42400 	.word	0x4af42400

080030d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80030da:	f7ff fe81 	bl	8002de0 <HAL_RCC_GetSysClockFreq>
 80030de:	4602      	mov	r2, r0
 80030e0:	4b10      	ldr	r3, [pc, #64]	@ (8003124 <HAL_RCC_GetHCLKFreq+0x50>)
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	0a1b      	lsrs	r3, r3, #8
 80030e6:	f003 030f 	and.w	r3, r3, #15
 80030ea:	490f      	ldr	r1, [pc, #60]	@ (8003128 <HAL_RCC_GetHCLKFreq+0x54>)
 80030ec:	5ccb      	ldrb	r3, [r1, r3]
 80030ee:	f003 031f 	and.w	r3, r3, #31
 80030f2:	fa22 f303 	lsr.w	r3, r2, r3
 80030f6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80030f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003124 <HAL_RCC_GetHCLKFreq+0x50>)
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	4a09      	ldr	r2, [pc, #36]	@ (8003128 <HAL_RCC_GetHCLKFreq+0x54>)
 8003102:	5cd3      	ldrb	r3, [r2, r3]
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	fa22 f303 	lsr.w	r3, r2, r3
 800310e:	4a07      	ldr	r2, [pc, #28]	@ (800312c <HAL_RCC_GetHCLKFreq+0x58>)
 8003110:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003112:	4a07      	ldr	r2, [pc, #28]	@ (8003130 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003118:	4b04      	ldr	r3, [pc, #16]	@ (800312c <HAL_RCC_GetHCLKFreq+0x58>)
 800311a:	681b      	ldr	r3, [r3, #0]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	58024400 	.word	0x58024400
 8003128:	08008b5c 	.word	0x08008b5c
 800312c:	24000004 	.word	0x24000004
 8003130:	24000000 	.word	0x24000000

08003134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003138:	f7ff ffcc 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 800313c:	4602      	mov	r2, r0
 800313e:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	091b      	lsrs	r3, r3, #4
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	4904      	ldr	r1, [pc, #16]	@ (800315c <HAL_RCC_GetPCLK1Freq+0x28>)
 800314a:	5ccb      	ldrb	r3, [r1, r3]
 800314c:	f003 031f 	and.w	r3, r3, #31
 8003150:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	58024400 	.word	0x58024400
 800315c:	08008b5c 	.word	0x08008b5c

08003160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003164:	f7ff ffb6 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 8003168:	4602      	mov	r2, r0
 800316a:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <HAL_RCC_GetPCLK2Freq+0x24>)
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	0a1b      	lsrs	r3, r3, #8
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	4904      	ldr	r1, [pc, #16]	@ (8003188 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003176:	5ccb      	ldrb	r3, [r1, r3]
 8003178:	f003 031f 	and.w	r3, r3, #31
 800317c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003180:	4618      	mov	r0, r3
 8003182:	bd80      	pop	{r7, pc}
 8003184:	58024400 	.word	0x58024400
 8003188:	08008b5c 	.word	0x08008b5c

0800318c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800318c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003190:	b0ca      	sub	sp, #296	@ 0x128
 8003192:	af00      	add	r7, sp, #0
 8003194:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003198:	2300      	movs	r3, #0
 800319a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800319e:	2300      	movs	r3, #0
 80031a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ac:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80031b0:	2500      	movs	r5, #0
 80031b2:	ea54 0305 	orrs.w	r3, r4, r5
 80031b6:	d049      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80031b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031c2:	d02f      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80031c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031c8:	d828      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80031ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031ce:	d01a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80031d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031d4:	d822      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80031da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031de:	d007      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031e0:	e01c      	b.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031e2:	4bb8      	ldr	r3, [pc, #736]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e6:	4ab7      	ldr	r2, [pc, #732]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80031ee:	e01a      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80031f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031f4:	3308      	adds	r3, #8
 80031f6:	2102      	movs	r1, #2
 80031f8:	4618      	mov	r0, r3
 80031fa:	f001 fc8f 	bl	8004b1c <RCCEx_PLL2_Config>
 80031fe:	4603      	mov	r3, r0
 8003200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003204:	e00f      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800320a:	3328      	adds	r3, #40	@ 0x28
 800320c:	2102      	movs	r1, #2
 800320e:	4618      	mov	r0, r3
 8003210:	f001 fd36 	bl	8004c80 <RCCEx_PLL3_Config>
 8003214:	4603      	mov	r3, r0
 8003216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800321a:	e004      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003222:	e000      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003224:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003226:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10a      	bne.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800322e:	4ba5      	ldr	r3, [pc, #660]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003232:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800323a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800323c:	4aa1      	ldr	r2, [pc, #644]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800323e:	430b      	orrs	r3, r1
 8003240:	6513      	str	r3, [r2, #80]	@ 0x50
 8003242:	e003      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003244:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003248:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800324c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003254:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003258:	f04f 0900 	mov.w	r9, #0
 800325c:	ea58 0309 	orrs.w	r3, r8, r9
 8003260:	d047      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003268:	2b04      	cmp	r3, #4
 800326a:	d82a      	bhi.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800326c:	a201      	add	r2, pc, #4	@ (adr r2, 8003274 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800326e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003272:	bf00      	nop
 8003274:	08003289 	.word	0x08003289
 8003278:	08003297 	.word	0x08003297
 800327c:	080032ad 	.word	0x080032ad
 8003280:	080032cb 	.word	0x080032cb
 8003284:	080032cb 	.word	0x080032cb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003288:	4b8e      	ldr	r3, [pc, #568]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800328a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328c:	4a8d      	ldr	r2, [pc, #564]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800328e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003292:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003294:	e01a      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800329a:	3308      	adds	r3, #8
 800329c:	2100      	movs	r1, #0
 800329e:	4618      	mov	r0, r3
 80032a0:	f001 fc3c 	bl	8004b1c <RCCEx_PLL2_Config>
 80032a4:	4603      	mov	r3, r0
 80032a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032aa:	e00f      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032b0:	3328      	adds	r3, #40	@ 0x28
 80032b2:	2100      	movs	r1, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f001 fce3 	bl	8004c80 <RCCEx_PLL3_Config>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032c0:	e004      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032c8:	e000      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80032ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10a      	bne.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032d4:	4b7b      	ldr	r3, [pc, #492]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032d8:	f023 0107 	bic.w	r1, r3, #7
 80032dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e2:	4a78      	ldr	r2, [pc, #480]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032e4:	430b      	orrs	r3, r1
 80032e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80032e8:	e003      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80032f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fa:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80032fe:	f04f 0b00 	mov.w	fp, #0
 8003302:	ea5a 030b 	orrs.w	r3, sl, fp
 8003306:	d04c      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800330c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003312:	d030      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003318:	d829      	bhi.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800331a:	2bc0      	cmp	r3, #192	@ 0xc0
 800331c:	d02d      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800331e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003320:	d825      	bhi.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003322:	2b80      	cmp	r3, #128	@ 0x80
 8003324:	d018      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003326:	2b80      	cmp	r3, #128	@ 0x80
 8003328:	d821      	bhi.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800332e:	2b40      	cmp	r3, #64	@ 0x40
 8003330:	d007      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003332:	e01c      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003334:	4b63      	ldr	r3, [pc, #396]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003338:	4a62      	ldr	r2, [pc, #392]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800333a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800333e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003340:	e01c      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003346:	3308      	adds	r3, #8
 8003348:	2100      	movs	r1, #0
 800334a:	4618      	mov	r0, r3
 800334c:	f001 fbe6 	bl	8004b1c <RCCEx_PLL2_Config>
 8003350:	4603      	mov	r3, r0
 8003352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003356:	e011      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800335c:	3328      	adds	r3, #40	@ 0x28
 800335e:	2100      	movs	r1, #0
 8003360:	4618      	mov	r0, r3
 8003362:	f001 fc8d 	bl	8004c80 <RCCEx_PLL3_Config>
 8003366:	4603      	mov	r3, r0
 8003368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800336c:	e006      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003374:	e002      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003376:	bf00      	nop
 8003378:	e000      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800337a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800337c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10a      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003384:	4b4f      	ldr	r3, [pc, #316]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003388:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800338c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003392:	4a4c      	ldr	r2, [pc, #304]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003394:	430b      	orrs	r3, r1
 8003396:	6513      	str	r3, [r2, #80]	@ 0x50
 8003398:	e003      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800339a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800339e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80033a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033aa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80033ae:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80033b2:	2300      	movs	r3, #0
 80033b4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80033b8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80033bc:	460b      	mov	r3, r1
 80033be:	4313      	orrs	r3, r2
 80033c0:	d053      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80033c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80033ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033ce:	d035      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80033d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033d4:	d82e      	bhi.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80033d6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80033da:	d031      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80033dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80033e0:	d828      	bhi.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80033e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033e6:	d01a      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80033e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033ec:	d822      	bhi.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80033f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033f6:	d007      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80033f8:	e01c      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033fa:	4b32      	ldr	r3, [pc, #200]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fe:	4a31      	ldr	r2, [pc, #196]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003400:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003404:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003406:	e01c      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800340c:	3308      	adds	r3, #8
 800340e:	2100      	movs	r1, #0
 8003410:	4618      	mov	r0, r3
 8003412:	f001 fb83 	bl	8004b1c <RCCEx_PLL2_Config>
 8003416:	4603      	mov	r3, r0
 8003418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800341c:	e011      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800341e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003422:	3328      	adds	r3, #40	@ 0x28
 8003424:	2100      	movs	r1, #0
 8003426:	4618      	mov	r0, r3
 8003428:	f001 fc2a 	bl	8004c80 <RCCEx_PLL3_Config>
 800342c:	4603      	mov	r3, r0
 800342e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003432:	e006      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800343a:	e002      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800343c:	bf00      	nop
 800343e:	e000      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003440:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10b      	bne.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800344a:	4b1e      	ldr	r3, [pc, #120]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003456:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800345a:	4a1a      	ldr	r2, [pc, #104]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800345c:	430b      	orrs	r3, r1
 800345e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003460:	e003      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003466:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800346a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003472:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003476:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800347a:	2300      	movs	r3, #0
 800347c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003480:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003484:	460b      	mov	r3, r1
 8003486:	4313      	orrs	r3, r2
 8003488:	d056      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800348a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800348e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003492:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003496:	d038      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003498:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800349c:	d831      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800349e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034a2:	d034      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80034a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034a8:	d82b      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034ae:	d01d      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x360>
 80034b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034b4:	d825      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d006      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80034ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034be:	d00a      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80034c0:	e01f      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034c2:	bf00      	nop
 80034c4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034c8:	4ba2      	ldr	r3, [pc, #648]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	4aa1      	ldr	r2, [pc, #644]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034d4:	e01c      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034da:	3308      	adds	r3, #8
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f001 fb1c 	bl	8004b1c <RCCEx_PLL2_Config>
 80034e4:	4603      	mov	r3, r0
 80034e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80034ea:	e011      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034f0:	3328      	adds	r3, #40	@ 0x28
 80034f2:	2100      	movs	r1, #0
 80034f4:	4618      	mov	r0, r3
 80034f6:	f001 fbc3 	bl	8004c80 <RCCEx_PLL3_Config>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003500:	e006      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003508:	e002      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800350a:	bf00      	nop
 800350c:	e000      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800350e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003510:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10b      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003518:	4b8e      	ldr	r3, [pc, #568]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800351a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003524:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003528:	4a8a      	ldr	r2, [pc, #552]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800352a:	430b      	orrs	r3, r1
 800352c:	6593      	str	r3, [r2, #88]	@ 0x58
 800352e:	e003      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003534:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003540:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003544:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003548:	2300      	movs	r3, #0
 800354a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800354e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003552:	460b      	mov	r3, r1
 8003554:	4313      	orrs	r3, r2
 8003556:	d03a      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800355e:	2b30      	cmp	r3, #48	@ 0x30
 8003560:	d01f      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003562:	2b30      	cmp	r3, #48	@ 0x30
 8003564:	d819      	bhi.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003566:	2b20      	cmp	r3, #32
 8003568:	d00c      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800356a:	2b20      	cmp	r3, #32
 800356c:	d815      	bhi.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800356e:	2b00      	cmp	r3, #0
 8003570:	d019      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003572:	2b10      	cmp	r3, #16
 8003574:	d111      	bne.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003576:	4b77      	ldr	r3, [pc, #476]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357a:	4a76      	ldr	r2, [pc, #472]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800357c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003580:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003582:	e011      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003588:	3308      	adds	r3, #8
 800358a:	2102      	movs	r1, #2
 800358c:	4618      	mov	r0, r3
 800358e:	f001 fac5 	bl	8004b1c <RCCEx_PLL2_Config>
 8003592:	4603      	mov	r3, r0
 8003594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003598:	e006      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035a0:	e002      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80035a2:	bf00      	nop
 80035a4:	e000      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80035a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10a      	bne.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80035b0:	4b68      	ldr	r3, [pc, #416]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80035b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035be:	4a65      	ldr	r2, [pc, #404]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035c0:	430b      	orrs	r3, r1
 80035c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035c4:	e003      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80035ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80035da:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80035de:	2300      	movs	r3, #0
 80035e0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80035e4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80035e8:	460b      	mov	r3, r1
 80035ea:	4313      	orrs	r3, r2
 80035ec:	d051      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80035ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035f8:	d035      	beq.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80035fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035fe:	d82e      	bhi.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003600:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003604:	d031      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003606:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800360a:	d828      	bhi.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800360c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003610:	d01a      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003612:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003616:	d822      	bhi.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003618:	2b00      	cmp	r3, #0
 800361a:	d003      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800361c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003620:	d007      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003622:	e01c      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003624:	4b4b      	ldr	r3, [pc, #300]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	4a4a      	ldr	r2, [pc, #296]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800362a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800362e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003630:	e01c      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003636:	3308      	adds	r3, #8
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f001 fa6e 	bl	8004b1c <RCCEx_PLL2_Config>
 8003640:	4603      	mov	r3, r0
 8003642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003646:	e011      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800364c:	3328      	adds	r3, #40	@ 0x28
 800364e:	2100      	movs	r1, #0
 8003650:	4618      	mov	r0, r3
 8003652:	f001 fb15 	bl	8004c80 <RCCEx_PLL3_Config>
 8003656:	4603      	mov	r3, r0
 8003658:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800365c:	e006      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003664:	e002      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003666:	bf00      	nop
 8003668:	e000      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800366a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800366c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10a      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003674:	4b37      	ldr	r3, [pc, #220]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003678:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800367c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003682:	4a34      	ldr	r2, [pc, #208]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003684:	430b      	orrs	r3, r1
 8003686:	6513      	str	r3, [r2, #80]	@ 0x50
 8003688:	e003      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800368a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800368e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800369e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80036a2:	2300      	movs	r3, #0
 80036a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80036a8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80036ac:	460b      	mov	r3, r1
 80036ae:	4313      	orrs	r3, r2
 80036b0:	d056      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80036b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036bc:	d033      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80036be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036c2:	d82c      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80036c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036c8:	d02f      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80036ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036ce:	d826      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80036d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036d4:	d02b      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80036d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036da:	d820      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80036dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036e0:	d012      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80036e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036e6:	d81a      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d022      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80036ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036f0:	d115      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f6:	3308      	adds	r3, #8
 80036f8:	2101      	movs	r1, #1
 80036fa:	4618      	mov	r0, r3
 80036fc:	f001 fa0e 	bl	8004b1c <RCCEx_PLL2_Config>
 8003700:	4603      	mov	r3, r0
 8003702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003706:	e015      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370c:	3328      	adds	r3, #40	@ 0x28
 800370e:	2101      	movs	r1, #1
 8003710:	4618      	mov	r0, r3
 8003712:	f001 fab5 	bl	8004c80 <RCCEx_PLL3_Config>
 8003716:	4603      	mov	r3, r0
 8003718:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800371c:	e00a      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003724:	e006      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003726:	bf00      	nop
 8003728:	e004      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800372a:	bf00      	nop
 800372c:	e002      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800372e:	bf00      	nop
 8003730:	e000      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003732:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10d      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800373c:	4b05      	ldr	r3, [pc, #20]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800373e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003740:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003748:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800374a:	4a02      	ldr	r2, [pc, #8]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800374c:	430b      	orrs	r3, r1
 800374e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003750:	e006      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003752:	bf00      	nop
 8003754:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003758:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800375c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003768:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800376c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003770:	2300      	movs	r3, #0
 8003772:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003776:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800377a:	460b      	mov	r3, r1
 800377c:	4313      	orrs	r3, r2
 800377e:	d055      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003784:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003788:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800378c:	d033      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800378e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003792:	d82c      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003798:	d02f      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800379a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800379e:	d826      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037a4:	d02b      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x672>
 80037a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037aa:	d820      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037b0:	d012      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80037b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037b6:	d81a      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d022      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80037bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037c0:	d115      	bne.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80037c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c6:	3308      	adds	r3, #8
 80037c8:	2101      	movs	r1, #1
 80037ca:	4618      	mov	r0, r3
 80037cc:	f001 f9a6 	bl	8004b1c <RCCEx_PLL2_Config>
 80037d0:	4603      	mov	r3, r0
 80037d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80037d6:	e015      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037dc:	3328      	adds	r3, #40	@ 0x28
 80037de:	2101      	movs	r1, #1
 80037e0:	4618      	mov	r0, r3
 80037e2:	f001 fa4d 	bl	8004c80 <RCCEx_PLL3_Config>
 80037e6:	4603      	mov	r3, r0
 80037e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80037ec:	e00a      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037f4:	e006      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80037f6:	bf00      	nop
 80037f8:	e004      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80037fa:	bf00      	nop
 80037fc:	e002      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80037fe:	bf00      	nop
 8003800:	e000      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003808:	2b00      	cmp	r3, #0
 800380a:	d10b      	bne.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800380c:	4ba3      	ldr	r3, [pc, #652]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800380e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003810:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003818:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800381c:	4a9f      	ldr	r2, [pc, #636]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800381e:	430b      	orrs	r3, r1
 8003820:	6593      	str	r3, [r2, #88]	@ 0x58
 8003822:	e003      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003828:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800382c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003834:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003838:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800383c:	2300      	movs	r3, #0
 800383e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003842:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003846:	460b      	mov	r3, r1
 8003848:	4313      	orrs	r3, r2
 800384a:	d037      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800384c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003852:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003856:	d00e      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003858:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800385c:	d816      	bhi.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800385e:	2b00      	cmp	r3, #0
 8003860:	d018      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003862:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003866:	d111      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003868:	4b8c      	ldr	r3, [pc, #560]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386c:	4a8b      	ldr	r2, [pc, #556]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800386e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003872:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003874:	e00f      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	3308      	adds	r3, #8
 800387c:	2101      	movs	r1, #1
 800387e:	4618      	mov	r0, r3
 8003880:	f001 f94c 	bl	8004b1c <RCCEx_PLL2_Config>
 8003884:	4603      	mov	r3, r0
 8003886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800388a:	e004      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003892:	e000      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800389e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80038a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ac:	4a7b      	ldr	r2, [pc, #492]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038ae:	430b      	orrs	r3, r1
 80038b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80038b2:	e003      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80038bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80038c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038cc:	2300      	movs	r3, #0
 80038ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80038d2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4313      	orrs	r3, r2
 80038da:	d039      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80038dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d81c      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80038e6:	a201      	add	r2, pc, #4	@ (adr r2, 80038ec <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80038e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ec:	08003929 	.word	0x08003929
 80038f0:	080038fd 	.word	0x080038fd
 80038f4:	0800390b 	.word	0x0800390b
 80038f8:	08003929 	.word	0x08003929
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038fc:	4b67      	ldr	r3, [pc, #412]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003900:	4a66      	ldr	r2, [pc, #408]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003902:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003906:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003908:	e00f      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	3308      	adds	r3, #8
 8003910:	2102      	movs	r1, #2
 8003912:	4618      	mov	r0, r3
 8003914:	f001 f902 	bl	8004b1c <RCCEx_PLL2_Config>
 8003918:	4603      	mov	r3, r0
 800391a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800391e:	e004      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003926:	e000      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003928:	bf00      	nop
    }

    if (ret == HAL_OK)
 800392a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10a      	bne.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003932:	4b5a      	ldr	r3, [pc, #360]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003936:	f023 0103 	bic.w	r1, r3, #3
 800393a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003940:	4a56      	ldr	r2, [pc, #344]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003942:	430b      	orrs	r3, r1
 8003944:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003946:	e003      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800394c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003958:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800395c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003960:	2300      	movs	r3, #0
 8003962:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003966:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800396a:	460b      	mov	r3, r1
 800396c:	4313      	orrs	r3, r2
 800396e:	f000 809f 	beq.w	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003972:	4b4b      	ldr	r3, [pc, #300]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a4a      	ldr	r2, [pc, #296]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800397c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800397e:	f7fd ff5d 	bl	800183c <HAL_GetTick>
 8003982:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003986:	e00b      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003988:	f7fd ff58 	bl	800183c <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b64      	cmp	r3, #100	@ 0x64
 8003996:	d903      	bls.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800399e:	e005      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039a0:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d0ed      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80039ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d179      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80039b4:	4b39      	ldr	r3, [pc, #228]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80039b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80039c0:	4053      	eors	r3, r2
 80039c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d015      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039ca:	4b34      	ldr	r3, [pc, #208]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039d2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039d6:	4b31      	ldr	r3, [pc, #196]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039da:	4a30      	ldr	r2, [pc, #192]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039e0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039e2:	4b2e      	ldr	r3, [pc, #184]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e6:	4a2d      	ldr	r2, [pc, #180]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ec:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80039ee:	4a2b      	ldr	r2, [pc, #172]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039f4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80039f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80039fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a02:	d118      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a04:	f7fd ff1a 	bl	800183c <HAL_GetTick>
 8003a08:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a0c:	e00d      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a0e:	f7fd ff15 	bl	800183c <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a18:	1ad2      	subs	r2, r2, r3
 8003a1a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d903      	bls.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003a28:	e005      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0eb      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d129      	bne.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a4e:	d10e      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003a50:	4b12      	ldr	r3, [pc, #72]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a5c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a60:	091a      	lsrs	r2, r3, #4
 8003a62:	4b10      	ldr	r3, [pc, #64]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	4a0d      	ldr	r2, [pc, #52]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6113      	str	r3, [r2, #16]
 8003a6c:	e005      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	4a0a      	ldr	r2, [pc, #40]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a78:	6113      	str	r3, [r2, #16]
 8003a7a:	4b08      	ldr	r3, [pc, #32]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a7c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a8a:	4a04      	ldr	r2, [pc, #16]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a8c:	430b      	orrs	r3, r1
 8003a8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a90:	e00e      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003a9a:	e009      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003a9c:	58024400 	.word	0x58024400
 8003aa0:	58024800 	.word	0x58024800
 8003aa4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab8:	f002 0301 	and.w	r3, r2, #1
 8003abc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ac6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4313      	orrs	r3, r2
 8003ace:	f000 8089 	beq.w	8003be4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ad8:	2b28      	cmp	r3, #40	@ 0x28
 8003ada:	d86b      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003adc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003bbd 	.word	0x08003bbd
 8003ae8:	08003bb5 	.word	0x08003bb5
 8003aec:	08003bb5 	.word	0x08003bb5
 8003af0:	08003bb5 	.word	0x08003bb5
 8003af4:	08003bb5 	.word	0x08003bb5
 8003af8:	08003bb5 	.word	0x08003bb5
 8003afc:	08003bb5 	.word	0x08003bb5
 8003b00:	08003bb5 	.word	0x08003bb5
 8003b04:	08003b89 	.word	0x08003b89
 8003b08:	08003bb5 	.word	0x08003bb5
 8003b0c:	08003bb5 	.word	0x08003bb5
 8003b10:	08003bb5 	.word	0x08003bb5
 8003b14:	08003bb5 	.word	0x08003bb5
 8003b18:	08003bb5 	.word	0x08003bb5
 8003b1c:	08003bb5 	.word	0x08003bb5
 8003b20:	08003bb5 	.word	0x08003bb5
 8003b24:	08003b9f 	.word	0x08003b9f
 8003b28:	08003bb5 	.word	0x08003bb5
 8003b2c:	08003bb5 	.word	0x08003bb5
 8003b30:	08003bb5 	.word	0x08003bb5
 8003b34:	08003bb5 	.word	0x08003bb5
 8003b38:	08003bb5 	.word	0x08003bb5
 8003b3c:	08003bb5 	.word	0x08003bb5
 8003b40:	08003bb5 	.word	0x08003bb5
 8003b44:	08003bbd 	.word	0x08003bbd
 8003b48:	08003bb5 	.word	0x08003bb5
 8003b4c:	08003bb5 	.word	0x08003bb5
 8003b50:	08003bb5 	.word	0x08003bb5
 8003b54:	08003bb5 	.word	0x08003bb5
 8003b58:	08003bb5 	.word	0x08003bb5
 8003b5c:	08003bb5 	.word	0x08003bb5
 8003b60:	08003bb5 	.word	0x08003bb5
 8003b64:	08003bbd 	.word	0x08003bbd
 8003b68:	08003bb5 	.word	0x08003bb5
 8003b6c:	08003bb5 	.word	0x08003bb5
 8003b70:	08003bb5 	.word	0x08003bb5
 8003b74:	08003bb5 	.word	0x08003bb5
 8003b78:	08003bb5 	.word	0x08003bb5
 8003b7c:	08003bb5 	.word	0x08003bb5
 8003b80:	08003bb5 	.word	0x08003bb5
 8003b84:	08003bbd 	.word	0x08003bbd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8c:	3308      	adds	r3, #8
 8003b8e:	2101      	movs	r1, #1
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 ffc3 	bl	8004b1c <RCCEx_PLL2_Config>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003b9c:	e00f      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba2:	3328      	adds	r3, #40	@ 0x28
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f001 f86a 	bl	8004c80 <RCCEx_PLL3_Config>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003bb2:	e004      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bba:	e000      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003bbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10a      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003bc6:	4bbf      	ldr	r3, [pc, #764]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bca:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bd4:	4abb      	ldr	r2, [pc, #748]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003bd6:	430b      	orrs	r3, r1
 8003bd8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003bda:	e003      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bec:	f002 0302 	and.w	r3, r2, #2
 8003bf0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003bfa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4313      	orrs	r3, r2
 8003c02:	d041      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c0a:	2b05      	cmp	r3, #5
 8003c0c:	d824      	bhi.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c14 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c14:	08003c61 	.word	0x08003c61
 8003c18:	08003c2d 	.word	0x08003c2d
 8003c1c:	08003c43 	.word	0x08003c43
 8003c20:	08003c61 	.word	0x08003c61
 8003c24:	08003c61 	.word	0x08003c61
 8003c28:	08003c61 	.word	0x08003c61
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c30:	3308      	adds	r3, #8
 8003c32:	2101      	movs	r1, #1
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 ff71 	bl	8004b1c <RCCEx_PLL2_Config>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003c40:	e00f      	b.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c46:	3328      	adds	r3, #40	@ 0x28
 8003c48:	2101      	movs	r1, #1
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f001 f818 	bl	8004c80 <RCCEx_PLL3_Config>
 8003c50:	4603      	mov	r3, r0
 8003c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003c56:	e004      	b.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c5e:	e000      	b.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003c60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10a      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003c6a:	4b96      	ldr	r3, [pc, #600]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c6e:	f023 0107 	bic.w	r1, r3, #7
 8003c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c78:	4a92      	ldr	r2, [pc, #584]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c7a:	430b      	orrs	r3, r1
 8003c7c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c7e:	e003      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c90:	f002 0304 	and.w	r3, r2, #4
 8003c94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c98:	2300      	movs	r3, #0
 8003c9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c9e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	d044      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cb0:	2b05      	cmp	r3, #5
 8003cb2:	d825      	bhi.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8003cbc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cba:	bf00      	nop
 8003cbc:	08003d09 	.word	0x08003d09
 8003cc0:	08003cd5 	.word	0x08003cd5
 8003cc4:	08003ceb 	.word	0x08003ceb
 8003cc8:	08003d09 	.word	0x08003d09
 8003ccc:	08003d09 	.word	0x08003d09
 8003cd0:	08003d09 	.word	0x08003d09
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd8:	3308      	adds	r3, #8
 8003cda:	2101      	movs	r1, #1
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 ff1d 	bl	8004b1c <RCCEx_PLL2_Config>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003ce8:	e00f      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cee:	3328      	adds	r3, #40	@ 0x28
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f000 ffc4 	bl	8004c80 <RCCEx_PLL3_Config>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003cfe:	e004      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d06:	e000      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10b      	bne.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d12:	4b6c      	ldr	r3, [pc, #432]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d16:	f023 0107 	bic.w	r1, r3, #7
 8003d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d22:	4a68      	ldr	r2, [pc, #416]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d24:	430b      	orrs	r3, r1
 8003d26:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d28:	e003      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3a:	f002 0320 	and.w	r3, r2, #32
 8003d3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d42:	2300      	movs	r3, #0
 8003d44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	d055      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d5e:	d033      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003d60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d64:	d82c      	bhi.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d6a:	d02f      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d70:	d826      	bhi.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003d72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d76:	d02b      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003d78:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d7c:	d820      	bhi.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003d7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d82:	d012      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003d84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d88:	d81a      	bhi.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d022      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003d8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d92:	d115      	bne.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d98:	3308      	adds	r3, #8
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f000 febd 	bl	8004b1c <RCCEx_PLL2_Config>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003da8:	e015      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dae:	3328      	adds	r3, #40	@ 0x28
 8003db0:	2102      	movs	r1, #2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 ff64 	bl	8004c80 <RCCEx_PLL3_Config>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003dbe:	e00a      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dc6:	e006      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003dc8:	bf00      	nop
 8003dca:	e004      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003dcc:	bf00      	nop
 8003dce:	e002      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003dd0:	bf00      	nop
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003dd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10b      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dde:	4b39      	ldr	r3, [pc, #228]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dee:	4a35      	ldr	r2, [pc, #212]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003df0:	430b      	orrs	r3, r1
 8003df2:	6553      	str	r3, [r2, #84]	@ 0x54
 8003df4:	e003      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e06:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003e14:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003e18:	460b      	mov	r3, r1
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	d058      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e26:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e2a:	d033      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003e2c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e30:	d82c      	bhi.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e36:	d02f      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003e38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e3c:	d826      	bhi.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e42:	d02b      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003e44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e48:	d820      	bhi.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e4e:	d012      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003e50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e54:	d81a      	bhi.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d022      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003e5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e5e:	d115      	bne.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e64:	3308      	adds	r3, #8
 8003e66:	2100      	movs	r1, #0
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f000 fe57 	bl	8004b1c <RCCEx_PLL2_Config>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003e74:	e015      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7a:	3328      	adds	r3, #40	@ 0x28
 8003e7c:	2102      	movs	r1, #2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 fefe 	bl	8004c80 <RCCEx_PLL3_Config>
 8003e84:	4603      	mov	r3, r0
 8003e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003e8a:	e00a      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e92:	e006      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003e94:	bf00      	nop
 8003e96:	e004      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003e98:	bf00      	nop
 8003e9a:	e002      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003e9c:	bf00      	nop
 8003e9e:	e000      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ea0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10e      	bne.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003eaa:	4b06      	ldr	r3, [pc, #24]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eae:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003eba:	4a02      	ldr	r2, [pc, #8]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ebc:	430b      	orrs	r3, r1
 8003ebe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ec0:	e006      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003ec2:	bf00      	nop
 8003ec4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ecc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003edc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ee6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003eea:	460b      	mov	r3, r1
 8003eec:	4313      	orrs	r3, r2
 8003eee:	d055      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ef8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003efc:	d033      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003efe:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003f02:	d82c      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f08:	d02f      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003f0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f0e:	d826      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f10:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f14:	d02b      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003f16:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f1a:	d820      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f20:	d012      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003f22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f26:	d81a      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d022      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003f2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f30:	d115      	bne.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f36:	3308      	adds	r3, #8
 8003f38:	2100      	movs	r1, #0
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f000 fdee 	bl	8004b1c <RCCEx_PLL2_Config>
 8003f40:	4603      	mov	r3, r0
 8003f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003f46:	e015      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4c:	3328      	adds	r3, #40	@ 0x28
 8003f4e:	2102      	movs	r1, #2
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 fe95 	bl	8004c80 <RCCEx_PLL3_Config>
 8003f56:	4603      	mov	r3, r0
 8003f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003f5c:	e00a      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f64:	e006      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003f66:	bf00      	nop
 8003f68:	e004      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003f6a:	bf00      	nop
 8003f6c:	e002      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003f6e:	bf00      	nop
 8003f70:	e000      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003f72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10b      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003f7c:	4ba1      	ldr	r3, [pc, #644]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f80:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f88:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f8c:	4a9d      	ldr	r2, [pc, #628]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f8e:	430b      	orrs	r3, r1
 8003f90:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f92:	e003      	b.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa4:	f002 0308 	and.w	r3, r2, #8
 8003fa8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fac:	2300      	movs	r3, #0
 8003fae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003fb2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	d01e      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fc8:	d10c      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fce:	3328      	adds	r3, #40	@ 0x28
 8003fd0:	2102      	movs	r1, #2
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 fe54 	bl	8004c80 <RCCEx_PLL3_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d002      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003fe4:	4b87      	ldr	r3, [pc, #540]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ff4:	4a83      	ldr	r2, [pc, #524]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ff6:	430b      	orrs	r3, r1
 8003ff8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004002:	f002 0310 	and.w	r3, r2, #16
 8004006:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800400a:	2300      	movs	r3, #0
 800400c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004010:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004014:	460b      	mov	r3, r1
 8004016:	4313      	orrs	r3, r2
 8004018:	d01e      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800401a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800401e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004022:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004026:	d10c      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800402c:	3328      	adds	r3, #40	@ 0x28
 800402e:	2102      	movs	r1, #2
 8004030:	4618      	mov	r0, r3
 8004032:	f000 fe25 	bl	8004c80 <RCCEx_PLL3_Config>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004042:	4b70      	ldr	r3, [pc, #448]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004046:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800404a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004052:	4a6c      	ldr	r2, [pc, #432]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004054:	430b      	orrs	r3, r1
 8004056:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004060:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004064:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004068:	2300      	movs	r3, #0
 800406a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800406e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004072:	460b      	mov	r3, r1
 8004074:	4313      	orrs	r3, r2
 8004076:	d03e      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004080:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004084:	d022      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004086:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800408a:	d81b      	bhi.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800408c:	2b00      	cmp	r3, #0
 800408e:	d003      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004094:	d00b      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004096:	e015      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409c:	3308      	adds	r3, #8
 800409e:	2100      	movs	r1, #0
 80040a0:	4618      	mov	r0, r3
 80040a2:	f000 fd3b 	bl	8004b1c <RCCEx_PLL2_Config>
 80040a6:	4603      	mov	r3, r0
 80040a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80040ac:	e00f      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b2:	3328      	adds	r3, #40	@ 0x28
 80040b4:	2102      	movs	r1, #2
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 fde2 	bl	8004c80 <RCCEx_PLL3_Config>
 80040bc:	4603      	mov	r3, r0
 80040be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80040c2:	e004      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040ca:	e000      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80040cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10b      	bne.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040d6:	4b4b      	ldr	r3, [pc, #300]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040da:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80040de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80040e6:	4a47      	ldr	r2, [pc, #284]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040e8:	430b      	orrs	r3, r1
 80040ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80040ec:	e003      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80040f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004102:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004104:	2300      	movs	r3, #0
 8004106:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004108:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800410c:	460b      	mov	r3, r1
 800410e:	4313      	orrs	r3, r2
 8004110:	d03b      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800411e:	d01f      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004120:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004124:	d818      	bhi.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004126:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800412a:	d003      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800412c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004130:	d007      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004132:	e011      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004134:	4b33      	ldr	r3, [pc, #204]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004138:	4a32      	ldr	r2, [pc, #200]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800413a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800413e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004140:	e00f      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004146:	3328      	adds	r3, #40	@ 0x28
 8004148:	2101      	movs	r1, #1
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fd98 	bl	8004c80 <RCCEx_PLL3_Config>
 8004150:	4603      	mov	r3, r0
 8004152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004156:	e004      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800415e:	e000      	b.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10b      	bne.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800416a:	4b26      	ldr	r3, [pc, #152]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800416c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417a:	4a22      	ldr	r2, [pc, #136]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800417c:	430b      	orrs	r3, r1
 800417e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004180:	e003      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004186:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800418a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004192:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004196:	673b      	str	r3, [r7, #112]	@ 0x70
 8004198:	2300      	movs	r3, #0
 800419a:	677b      	str	r3, [r7, #116]	@ 0x74
 800419c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80041a0:	460b      	mov	r3, r1
 80041a2:	4313      	orrs	r3, r2
 80041a4:	d034      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80041a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d003      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80041b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041b4:	d007      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80041b6:	e011      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041b8:	4b12      	ldr	r3, [pc, #72]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041bc:	4a11      	ldr	r2, [pc, #68]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80041c4:	e00e      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ca:	3308      	adds	r3, #8
 80041cc:	2102      	movs	r1, #2
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 fca4 	bl	8004b1c <RCCEx_PLL2_Config>
 80041d4:	4603      	mov	r3, r0
 80041d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80041da:	e003      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10d      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80041ec:	4b05      	ldr	r3, [pc, #20]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80041f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fa:	4a02      	ldr	r2, [pc, #8]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041fc:	430b      	orrs	r3, r1
 80041fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004200:	e006      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004202:	bf00      	nop
 8004204:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004208:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800420c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004218:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800421c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800421e:	2300      	movs	r3, #0
 8004220:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004222:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004226:	460b      	mov	r3, r1
 8004228:	4313      	orrs	r3, r2
 800422a:	d00c      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004230:	3328      	adds	r3, #40	@ 0x28
 8004232:	2102      	movs	r1, #2
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fd23 	bl	8004c80 <RCCEx_PLL3_Config>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004252:	663b      	str	r3, [r7, #96]	@ 0x60
 8004254:	2300      	movs	r3, #0
 8004256:	667b      	str	r3, [r7, #100]	@ 0x64
 8004258:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800425c:	460b      	mov	r3, r1
 800425e:	4313      	orrs	r3, r2
 8004260:	d038      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800426a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800426e:	d018      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004270:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004274:	d811      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004276:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800427a:	d014      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800427c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004280:	d80b      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004282:	2b00      	cmp	r3, #0
 8004284:	d011      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004286:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800428a:	d106      	bne.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800428c:	4bc3      	ldr	r3, [pc, #780]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800428e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004290:	4ac2      	ldr	r2, [pc, #776]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004292:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004296:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004298:	e008      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042a0:	e004      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042a2:	bf00      	nop
 80042a4:	e002      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042a6:	bf00      	nop
 80042a8:	e000      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10b      	bne.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042b4:	4bb9      	ldr	r3, [pc, #740]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c4:	4ab5      	ldr	r2, [pc, #724]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042c6:	430b      	orrs	r3, r1
 80042c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80042ca:	e003      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80042d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042dc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80042e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042e2:	2300      	movs	r3, #0
 80042e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042e6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80042ea:	460b      	mov	r3, r1
 80042ec:	4313      	orrs	r3, r2
 80042ee:	d009      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80042f0:	4baa      	ldr	r3, [pc, #680]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80042f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042fe:	4aa7      	ldr	r2, [pc, #668]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004300:	430b      	orrs	r3, r1
 8004302:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004310:	653b      	str	r3, [r7, #80]	@ 0x50
 8004312:	2300      	movs	r3, #0
 8004314:	657b      	str	r3, [r7, #84]	@ 0x54
 8004316:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800431a:	460b      	mov	r3, r1
 800431c:	4313      	orrs	r3, r2
 800431e:	d00a      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004320:	4b9e      	ldr	r3, [pc, #632]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004330:	4a9a      	ldr	r2, [pc, #616]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004332:	430b      	orrs	r3, r1
 8004334:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004342:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004344:	2300      	movs	r3, #0
 8004346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004348:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800434c:	460b      	mov	r3, r1
 800434e:	4313      	orrs	r3, r2
 8004350:	d009      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004352:	4b92      	ldr	r3, [pc, #584]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004356:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800435a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004360:	4a8e      	ldr	r2, [pc, #568]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004362:	430b      	orrs	r3, r1
 8004364:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004372:	643b      	str	r3, [r7, #64]	@ 0x40
 8004374:	2300      	movs	r3, #0
 8004376:	647b      	str	r3, [r7, #68]	@ 0x44
 8004378:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800437c:	460b      	mov	r3, r1
 800437e:	4313      	orrs	r3, r2
 8004380:	d00e      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004382:	4b86      	ldr	r3, [pc, #536]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	4a85      	ldr	r2, [pc, #532]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004388:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800438c:	6113      	str	r3, [r2, #16]
 800438e:	4b83      	ldr	r3, [pc, #524]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004390:	6919      	ldr	r1, [r3, #16]
 8004392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004396:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800439a:	4a80      	ldr	r2, [pc, #512]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800439c:	430b      	orrs	r3, r1
 800439e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80043a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80043ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043ae:	2300      	movs	r3, #0
 80043b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043b2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80043b6:	460b      	mov	r3, r1
 80043b8:	4313      	orrs	r3, r2
 80043ba:	d009      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80043bc:	4b77      	ldr	r3, [pc, #476]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80043c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ca:	4a74      	ldr	r2, [pc, #464]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043cc:	430b      	orrs	r3, r1
 80043ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80043d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80043dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80043de:	2300      	movs	r3, #0
 80043e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80043e2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80043e6:	460b      	mov	r3, r1
 80043e8:	4313      	orrs	r3, r2
 80043ea:	d00a      	beq.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80043ec:	4b6b      	ldr	r3, [pc, #428]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80043f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043fc:	4a67      	ldr	r2, [pc, #412]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043fe:	430b      	orrs	r3, r1
 8004400:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440a:	2100      	movs	r1, #0
 800440c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004414:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004418:	460b      	mov	r3, r1
 800441a:	4313      	orrs	r3, r2
 800441c:	d011      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800441e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004422:	3308      	adds	r3, #8
 8004424:	2100      	movs	r1, #0
 8004426:	4618      	mov	r0, r3
 8004428:	f000 fb78 	bl	8004b1c <RCCEx_PLL2_Config>
 800442c:	4603      	mov	r3, r0
 800442e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004432:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800443a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800443e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	2100      	movs	r1, #0
 800444c:	6239      	str	r1, [r7, #32]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	627b      	str	r3, [r7, #36]	@ 0x24
 8004454:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004458:	460b      	mov	r3, r1
 800445a:	4313      	orrs	r3, r2
 800445c:	d011      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800445e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004462:	3308      	adds	r3, #8
 8004464:	2101      	movs	r1, #1
 8004466:	4618      	mov	r0, r3
 8004468:	f000 fb58 	bl	8004b1c <RCCEx_PLL2_Config>
 800446c:	4603      	mov	r3, r0
 800446e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800447e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448a:	2100      	movs	r1, #0
 800448c:	61b9      	str	r1, [r7, #24]
 800448e:	f003 0304 	and.w	r3, r3, #4
 8004492:	61fb      	str	r3, [r7, #28]
 8004494:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004498:	460b      	mov	r3, r1
 800449a:	4313      	orrs	r3, r2
 800449c:	d011      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800449e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a2:	3308      	adds	r3, #8
 80044a4:	2102      	movs	r1, #2
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 fb38 	bl	8004b1c <RCCEx_PLL2_Config>
 80044ac:	4603      	mov	r3, r0
 80044ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80044b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80044c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ca:	2100      	movs	r1, #0
 80044cc:	6139      	str	r1, [r7, #16]
 80044ce:	f003 0308 	and.w	r3, r3, #8
 80044d2:	617b      	str	r3, [r7, #20]
 80044d4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80044d8:	460b      	mov	r3, r1
 80044da:	4313      	orrs	r3, r2
 80044dc:	d011      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	3328      	adds	r3, #40	@ 0x28
 80044e4:	2100      	movs	r1, #0
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 fbca 	bl	8004c80 <RCCEx_PLL3_Config>
 80044ec:	4603      	mov	r3, r0
 80044ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80044f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d003      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800450a:	2100      	movs	r1, #0
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	f003 0310 	and.w	r3, r3, #16
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004518:	460b      	mov	r3, r1
 800451a:	4313      	orrs	r3, r2
 800451c:	d011      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800451e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004522:	3328      	adds	r3, #40	@ 0x28
 8004524:	2101      	movs	r1, #1
 8004526:	4618      	mov	r0, r3
 8004528:	f000 fbaa 	bl	8004c80 <RCCEx_PLL3_Config>
 800452c:	4603      	mov	r3, r0
 800452e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800453a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800453e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454a:	2100      	movs	r1, #0
 800454c:	6039      	str	r1, [r7, #0]
 800454e:	f003 0320 	and.w	r3, r3, #32
 8004552:	607b      	str	r3, [r7, #4]
 8004554:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004558:	460b      	mov	r3, r1
 800455a:	4313      	orrs	r3, r2
 800455c:	d011      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800455e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004562:	3328      	adds	r3, #40	@ 0x28
 8004564:	2102      	movs	r1, #2
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fb8a 	bl	8004c80 <RCCEx_PLL3_Config>
 800456c:	4603      	mov	r3, r0
 800456e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800457a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800457e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004582:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	e000      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
}
 8004590:	4618      	mov	r0, r3
 8004592:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004596:	46bd      	mov	sp, r7
 8004598:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800459c:	58024400 	.word	0x58024400

080045a0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80045a4:	f7fe fd96 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	4b06      	ldr	r3, [pc, #24]	@ (80045c4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	091b      	lsrs	r3, r3, #4
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	4904      	ldr	r1, [pc, #16]	@ (80045c8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80045b6:	5ccb      	ldrb	r3, [r1, r3]
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	58024400 	.word	0x58024400
 80045c8:	08008b5c 	.word	0x08008b5c

080045cc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b089      	sub	sp, #36	@ 0x24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80045d4:	4ba1      	ldr	r3, [pc, #644]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d8:	f003 0303 	and.w	r3, r3, #3
 80045dc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80045de:	4b9f      	ldr	r3, [pc, #636]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e2:	0b1b      	lsrs	r3, r3, #12
 80045e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045e8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80045ea:	4b9c      	ldr	r3, [pc, #624]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ee:	091b      	lsrs	r3, r3, #4
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80045f6:	4b99      	ldr	r3, [pc, #612]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fa:	08db      	lsrs	r3, r3, #3
 80045fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	fb02 f303 	mul.w	r3, r2, r3
 8004606:	ee07 3a90 	vmov	s15, r3
 800460a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800460e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 8111 	beq.w	800483c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	2b02      	cmp	r3, #2
 800461e:	f000 8083 	beq.w	8004728 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	2b02      	cmp	r3, #2
 8004626:	f200 80a1 	bhi.w	800476c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d056      	beq.n	80046e4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004636:	e099      	b.n	800476c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004638:	4b88      	ldr	r3, [pc, #544]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0320 	and.w	r3, r3, #32
 8004640:	2b00      	cmp	r3, #0
 8004642:	d02d      	beq.n	80046a0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004644:	4b85      	ldr	r3, [pc, #532]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	08db      	lsrs	r3, r3, #3
 800464a:	f003 0303 	and.w	r3, r3, #3
 800464e:	4a84      	ldr	r2, [pc, #528]	@ (8004860 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004650:	fa22 f303 	lsr.w	r3, r2, r3
 8004654:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	ee07 3a90 	vmov	s15, r3
 800465c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	ee07 3a90 	vmov	s15, r3
 8004666:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800466a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800466e:	4b7b      	ldr	r3, [pc, #492]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004676:	ee07 3a90 	vmov	s15, r3
 800467a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800467e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004682:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004686:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800468a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800468e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800469a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800469e:	e087      	b.n	80047b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046aa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004868 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80046ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046b2:	4b6a      	ldr	r3, [pc, #424]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ba:	ee07 3a90 	vmov	s15, r3
 80046be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80046c6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046e2:	e065      	b.n	80047b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	ee07 3a90 	vmov	s15, r3
 80046ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ee:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800486c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80046f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046f6:	4b59      	ldr	r3, [pc, #356]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046fe:	ee07 3a90 	vmov	s15, r3
 8004702:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004706:	ed97 6a03 	vldr	s12, [r7, #12]
 800470a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800470e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004712:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004716:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800471a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800471e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004722:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004726:	e043      	b.n	80047b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	ee07 3a90 	vmov	s15, r3
 800472e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004732:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004870 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004736:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800473a:	4b48      	ldr	r3, [pc, #288]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800473c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004742:	ee07 3a90 	vmov	s15, r3
 8004746:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800474a:	ed97 6a03 	vldr	s12, [r7, #12]
 800474e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004752:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004756:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800475a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800475e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004766:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800476a:	e021      	b.n	80047b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	ee07 3a90 	vmov	s15, r3
 8004772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004776:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800486c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800477a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800477e:	4b37      	ldr	r3, [pc, #220]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004786:	ee07 3a90 	vmov	s15, r3
 800478a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800478e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004792:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004864 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004796:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800479a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800479e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047ae:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80047b0:	4b2a      	ldr	r3, [pc, #168]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b4:	0a5b      	lsrs	r3, r3, #9
 80047b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047ba:	ee07 3a90 	vmov	s15, r3
 80047be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80047ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80047ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047d6:	ee17 2a90 	vmov	r2, s15
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80047de:	4b1f      	ldr	r3, [pc, #124]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e2:	0c1b      	lsrs	r3, r3, #16
 80047e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047e8:	ee07 3a90 	vmov	s15, r3
 80047ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80047f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80047fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004800:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004804:	ee17 2a90 	vmov	r2, s15
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800480c:	4b13      	ldr	r3, [pc, #76]	@ (800485c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800480e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004810:	0e1b      	lsrs	r3, r3, #24
 8004812:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004816:	ee07 3a90 	vmov	s15, r3
 800481a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800481e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004822:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004826:	edd7 6a07 	vldr	s13, [r7, #28]
 800482a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800482e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004832:	ee17 2a90 	vmov	r2, s15
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800483a:	e008      	b.n	800484e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	609a      	str	r2, [r3, #8]
}
 800484e:	bf00      	nop
 8004850:	3724      	adds	r7, #36	@ 0x24
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	58024400 	.word	0x58024400
 8004860:	03d09000 	.word	0x03d09000
 8004864:	46000000 	.word	0x46000000
 8004868:	4c742400 	.word	0x4c742400
 800486c:	4a742400 	.word	0x4a742400
 8004870:	4af42400 	.word	0x4af42400

08004874 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004874:	b480      	push	{r7}
 8004876:	b089      	sub	sp, #36	@ 0x24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800487c:	4ba1      	ldr	r3, [pc, #644]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800487e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004886:	4b9f      	ldr	r3, [pc, #636]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	0d1b      	lsrs	r3, r3, #20
 800488c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004890:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004892:	4b9c      	ldr	r3, [pc, #624]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004896:	0a1b      	lsrs	r3, r3, #8
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800489e:	4b99      	ldr	r3, [pc, #612]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a2:	08db      	lsrs	r3, r3, #3
 80048a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	fb02 f303 	mul.w	r3, r2, r3
 80048ae:	ee07 3a90 	vmov	s15, r3
 80048b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 8111 	beq.w	8004ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	f000 8083 	beq.w	80049d0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	f200 80a1 	bhi.w	8004a14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d003      	beq.n	80048e0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d056      	beq.n	800498c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80048de:	e099      	b.n	8004a14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048e0:	4b88      	ldr	r3, [pc, #544]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0320 	and.w	r3, r3, #32
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d02d      	beq.n	8004948 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048ec:	4b85      	ldr	r3, [pc, #532]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	08db      	lsrs	r3, r3, #3
 80048f2:	f003 0303 	and.w	r3, r3, #3
 80048f6:	4a84      	ldr	r2, [pc, #528]	@ (8004b08 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80048f8:	fa22 f303 	lsr.w	r3, r2, r3
 80048fc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	ee07 3a90 	vmov	s15, r3
 8004904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004912:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004916:	4b7b      	ldr	r3, [pc, #492]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800491e:	ee07 3a90 	vmov	s15, r3
 8004922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004926:	ed97 6a03 	vldr	s12, [r7, #12]
 800492a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800492e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004932:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004936:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800493a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800493e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004942:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004946:	e087      	b.n	8004a58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	ee07 3a90 	vmov	s15, r3
 800494e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004952:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004b10 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800495a:	4b6a      	ldr	r3, [pc, #424]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004962:	ee07 3a90 	vmov	s15, r3
 8004966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800496a:	ed97 6a03 	vldr	s12, [r7, #12]
 800496e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800497a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800497e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004986:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800498a:	e065      	b.n	8004a58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	ee07 3a90 	vmov	s15, r3
 8004992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004996:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004b14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800499a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800499e:	4b59      	ldr	r3, [pc, #356]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a6:	ee07 3a90 	vmov	s15, r3
 80049aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80049b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049ce:	e043      	b.n	8004a58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	ee07 3a90 	vmov	s15, r3
 80049d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004b18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80049de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049e2:	4b48      	ldr	r3, [pc, #288]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ea:	ee07 3a90 	vmov	s15, r3
 80049ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80049f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a12:	e021      	b.n	8004a58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	ee07 3a90 	vmov	s15, r3
 8004a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004b14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a26:	4b37      	ldr	r3, [pc, #220]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a2e:	ee07 3a90 	vmov	s15, r3
 8004a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004b0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a56:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004a58:	4b2a      	ldr	r3, [pc, #168]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5c:	0a5b      	lsrs	r3, r3, #9
 8004a5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a62:	ee07 3a90 	vmov	s15, r3
 8004a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a7e:	ee17 2a90 	vmov	r2, s15
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004a86:	4b1f      	ldr	r3, [pc, #124]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8a:	0c1b      	lsrs	r3, r3, #16
 8004a8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aac:	ee17 2a90 	vmov	r2, s15
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004ab4:	4b13      	ldr	r3, [pc, #76]	@ (8004b04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab8:	0e1b      	lsrs	r3, r3, #24
 8004aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004abe:	ee07 3a90 	vmov	s15, r3
 8004ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004aca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ada:	ee17 2a90 	vmov	r2, s15
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004ae2:	e008      	b.n	8004af6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	609a      	str	r2, [r3, #8]
}
 8004af6:	bf00      	nop
 8004af8:	3724      	adds	r7, #36	@ 0x24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	58024400 	.word	0x58024400
 8004b08:	03d09000 	.word	0x03d09000
 8004b0c:	46000000 	.word	0x46000000
 8004b10:	4c742400 	.word	0x4c742400
 8004b14:	4a742400 	.word	0x4a742400
 8004b18:	4af42400 	.word	0x4af42400

08004b1c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b26:	2300      	movs	r3, #0
 8004b28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b2a:	4b53      	ldr	r3, [pc, #332]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	d101      	bne.n	8004b3a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e099      	b.n	8004c6e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b3a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a4e      	ldr	r2, [pc, #312]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004b40:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b46:	f7fc fe79 	bl	800183c <HAL_GetTick>
 8004b4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b4c:	e008      	b.n	8004b60 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b4e:	f7fc fe75 	bl	800183c <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e086      	b.n	8004c6e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b60:	4b45      	ldr	r3, [pc, #276]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1f0      	bne.n	8004b4e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004b6c:	4b42      	ldr	r3, [pc, #264]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b70:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	031b      	lsls	r3, r3, #12
 8004b7a:	493f      	ldr	r1, [pc, #252]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	3b01      	subs	r3, #1
 8004b86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	025b      	lsls	r3, r3, #9
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	431a      	orrs	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	041b      	lsls	r3, r3, #16
 8004b9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	061b      	lsls	r3, r3, #24
 8004bac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004bb0:	4931      	ldr	r1, [pc, #196]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004bb6:	4b30      	ldr	r3, [pc, #192]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	492d      	ldr	r1, [pc, #180]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bcc:	f023 0220 	bic.w	r2, r3, #32
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	4928      	ldr	r1, [pc, #160]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004bda:	4b27      	ldr	r3, [pc, #156]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bde:	4a26      	ldr	r2, [pc, #152]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004be0:	f023 0310 	bic.w	r3, r3, #16
 8004be4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004be6:	4b24      	ldr	r3, [pc, #144]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004be8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bea:	4b24      	ldr	r3, [pc, #144]	@ (8004c7c <RCCEx_PLL2_Config+0x160>)
 8004bec:	4013      	ands	r3, r2
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	69d2      	ldr	r2, [r2, #28]
 8004bf2:	00d2      	lsls	r2, r2, #3
 8004bf4:	4920      	ldr	r1, [pc, #128]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfe:	4a1e      	ldr	r2, [pc, #120]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c00:	f043 0310 	orr.w	r3, r3, #16
 8004c04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d106      	bne.n	8004c1a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c10:	4a19      	ldr	r2, [pc, #100]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c12:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c18:	e00f      	b.n	8004c3a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d106      	bne.n	8004c2e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c20:	4b15      	ldr	r3, [pc, #84]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c24:	4a14      	ldr	r2, [pc, #80]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c2c:	e005      	b.n	8004c3a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c2e:	4b12      	ldr	r3, [pc, #72]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c32:	4a11      	ldr	r2, [pc, #68]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c34:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c38:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a0e      	ldr	r2, [pc, #56]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c40:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c46:	f7fc fdf9 	bl	800183c <HAL_GetTick>
 8004c4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c4c:	e008      	b.n	8004c60 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c4e:	f7fc fdf5 	bl	800183c <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d901      	bls.n	8004c60 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e006      	b.n	8004c6e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c60:	4b05      	ldr	r3, [pc, #20]	@ (8004c78 <RCCEx_PLL2_Config+0x15c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d0f0      	beq.n	8004c4e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	58024400 	.word	0x58024400
 8004c7c:	ffff0007 	.word	0xffff0007

08004c80 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004c8e:	4b53      	ldr	r3, [pc, #332]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c92:	f003 0303 	and.w	r3, r3, #3
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d101      	bne.n	8004c9e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e099      	b.n	8004dd2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004c9e:	4b4f      	ldr	r3, [pc, #316]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a4e      	ldr	r2, [pc, #312]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004ca4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ca8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004caa:	f7fc fdc7 	bl	800183c <HAL_GetTick>
 8004cae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004cb0:	e008      	b.n	8004cc4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004cb2:	f7fc fdc3 	bl	800183c <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d901      	bls.n	8004cc4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e086      	b.n	8004dd2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004cc4:	4b45      	ldr	r3, [pc, #276]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1f0      	bne.n	8004cb2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004cd0:	4b42      	ldr	r3, [pc, #264]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	051b      	lsls	r3, r3, #20
 8004cde:	493f      	ldr	r1, [pc, #252]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	025b      	lsls	r3, r3, #9
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	041b      	lsls	r3, r3, #16
 8004d02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	061b      	lsls	r3, r3, #24
 8004d10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d14:	4931      	ldr	r1, [pc, #196]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d1a:	4b30      	ldr	r3, [pc, #192]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	492d      	ldr	r1, [pc, #180]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	4928      	ldr	r1, [pc, #160]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d3e:	4b27      	ldr	r3, [pc, #156]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d42:	4a26      	ldr	r2, [pc, #152]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d4a:	4b24      	ldr	r3, [pc, #144]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d4e:	4b24      	ldr	r3, [pc, #144]	@ (8004de0 <RCCEx_PLL3_Config+0x160>)
 8004d50:	4013      	ands	r3, r2
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	69d2      	ldr	r2, [r2, #28]
 8004d56:	00d2      	lsls	r2, r2, #3
 8004d58:	4920      	ldr	r1, [pc, #128]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d62:	4a1e      	ldr	r2, [pc, #120]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d106      	bne.n	8004d7e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004d70:	4b1a      	ldr	r3, [pc, #104]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d74:	4a19      	ldr	r2, [pc, #100]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d76:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d7c:	e00f      	b.n	8004d9e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d106      	bne.n	8004d92 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004d84:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d88:	4a14      	ldr	r2, [pc, #80]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d8a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d90:	e005      	b.n	8004d9e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004d92:	4b12      	ldr	r3, [pc, #72]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d96:	4a11      	ldr	r2, [pc, #68]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004d98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a0e      	ldr	r2, [pc, #56]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004da4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004da8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004daa:	f7fc fd47 	bl	800183c <HAL_GetTick>
 8004dae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004db0:	e008      	b.n	8004dc4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004db2:	f7fc fd43 	bl	800183c <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d901      	bls.n	8004dc4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e006      	b.n	8004dd2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004dc4:	4b05      	ldr	r3, [pc, #20]	@ (8004ddc <RCCEx_PLL3_Config+0x15c>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0f0      	beq.n	8004db2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	58024400 	.word	0x58024400
 8004de0:	ffff0007 	.word	0xffff0007

08004de4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e042      	b.n	8004e7c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d106      	bne.n	8004e0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7fb ff9d 	bl	8000d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2224      	movs	r2, #36	@ 0x24
 8004e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0201 	bic.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d002      	beq.n	8004e34 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fee6 	bl	8005c00 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 f97b 	bl	8005130 <UART_SetConfig>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e01b      	b.n	8004e7c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685a      	ldr	r2, [r3, #4]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689a      	ldr	r2, [r3, #8]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0201 	orr.w	r2, r2, #1
 8004e72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 ff65 	bl	8005d44 <UART_CheckIdleState>
 8004e7a:	4603      	mov	r3, r0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b08a      	sub	sp, #40	@ 0x28
 8004e88:	af02      	add	r7, sp, #8
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	603b      	str	r3, [r7, #0]
 8004e90:	4613      	mov	r3, r2
 8004e92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9a:	2b20      	cmp	r3, #32
 8004e9c:	d17b      	bne.n	8004f96 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d002      	beq.n	8004eaa <HAL_UART_Transmit+0x26>
 8004ea4:	88fb      	ldrh	r3, [r7, #6]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e074      	b.n	8004f98 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2221      	movs	r2, #33	@ 0x21
 8004eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ebe:	f7fc fcbd 	bl	800183c <HAL_GetTick>
 8004ec2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	88fa      	ldrh	r2, [r7, #6]
 8004ec8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	88fa      	ldrh	r2, [r7, #6]
 8004ed0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004edc:	d108      	bne.n	8004ef0 <HAL_UART_Transmit+0x6c>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d104      	bne.n	8004ef0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	61bb      	str	r3, [r7, #24]
 8004eee:	e003      	b.n	8004ef8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ef8:	e030      	b.n	8004f5c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	2200      	movs	r2, #0
 8004f02:	2180      	movs	r1, #128	@ 0x80
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 ffc7 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2220      	movs	r2, #32
 8004f14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e03d      	b.n	8004f98 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10b      	bne.n	8004f3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	881b      	ldrh	r3, [r3, #0]
 8004f26:	461a      	mov	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	3302      	adds	r3, #2
 8004f36:	61bb      	str	r3, [r7, #24]
 8004f38:	e007      	b.n	8004f4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	781a      	ldrb	r2, [r3, #0]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	3301      	adds	r3, #1
 8004f48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1c8      	bne.n	8004efa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	2140      	movs	r1, #64	@ 0x40
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f000 ff90 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d005      	beq.n	8004f8a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2220      	movs	r2, #32
 8004f82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e006      	b.n	8004f98 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2220      	movs	r2, #32
 8004f8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004f92:	2300      	movs	r3, #0
 8004f94:	e000      	b.n	8004f98 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004f96:	2302      	movs	r3, #2
  }
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3720      	adds	r7, #32
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	@ 0x28
 8004fa4:	af02      	add	r7, sp, #8
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	603b      	str	r3, [r7, #0]
 8004fac:	4613      	mov	r3, r2
 8004fae:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fb6:	2b20      	cmp	r3, #32
 8004fb8:	f040 80b5 	bne.w	8005126 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <HAL_UART_Receive+0x28>
 8004fc2:	88fb      	ldrh	r3, [r7, #6]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e0ad      	b.n	8005128 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2222      	movs	r2, #34	@ 0x22
 8004fd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fe2:	f7fc fc2b 	bl	800183c <HAL_GetTick>
 8004fe6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	88fa      	ldrh	r2, [r7, #6]
 8004fec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	88fa      	ldrh	r2, [r7, #6]
 8004ff4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005000:	d10e      	bne.n	8005020 <HAL_UART_Receive+0x80>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d105      	bne.n	8005016 <HAL_UART_Receive+0x76>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005010:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005014:	e02d      	b.n	8005072 <HAL_UART_Receive+0xd2>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	22ff      	movs	r2, #255	@ 0xff
 800501a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800501e:	e028      	b.n	8005072 <HAL_UART_Receive+0xd2>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10d      	bne.n	8005044 <HAL_UART_Receive+0xa4>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d104      	bne.n	800503a <HAL_UART_Receive+0x9a>
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	22ff      	movs	r2, #255	@ 0xff
 8005034:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005038:	e01b      	b.n	8005072 <HAL_UART_Receive+0xd2>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	227f      	movs	r2, #127	@ 0x7f
 800503e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005042:	e016      	b.n	8005072 <HAL_UART_Receive+0xd2>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800504c:	d10d      	bne.n	800506a <HAL_UART_Receive+0xca>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d104      	bne.n	8005060 <HAL_UART_Receive+0xc0>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	227f      	movs	r2, #127	@ 0x7f
 800505a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800505e:	e008      	b.n	8005072 <HAL_UART_Receive+0xd2>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	223f      	movs	r2, #63	@ 0x3f
 8005064:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005068:	e003      	b.n	8005072 <HAL_UART_Receive+0xd2>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005078:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005082:	d108      	bne.n	8005096 <HAL_UART_Receive+0xf6>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d104      	bne.n	8005096 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800508c:	2300      	movs	r3, #0
 800508e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	61bb      	str	r3, [r7, #24]
 8005094:	e003      	b.n	800509e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800509a:	2300      	movs	r3, #0
 800509c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800509e:	e036      	b.n	800510e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	2200      	movs	r2, #0
 80050a8:	2120      	movs	r1, #32
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f000 fef4 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d005      	beq.n	80050c2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e032      	b.n	8005128 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d10c      	bne.n	80050e2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	8a7b      	ldrh	r3, [r7, #18]
 80050d2:	4013      	ands	r3, r2
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	3302      	adds	r3, #2
 80050de:	61bb      	str	r3, [r7, #24]
 80050e0:	e00c      	b.n	80050fc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	8a7b      	ldrh	r3, [r7, #18]
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	4013      	ands	r3, r2
 80050f0:	b2da      	uxtb	r2, r3
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	3301      	adds	r3, #1
 80050fa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005102:	b29b      	uxth	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005114:	b29b      	uxth	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1c2      	bne.n	80050a0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2220      	movs	r2, #32
 800511e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005122:	2300      	movs	r3, #0
 8005124:	e000      	b.n	8005128 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8005126:	2302      	movs	r3, #2
  }
}
 8005128:	4618      	mov	r0, r3
 800512a:	3720      	adds	r7, #32
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005134:	b092      	sub	sp, #72	@ 0x48
 8005136:	af00      	add	r7, sp, #0
 8005138:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800513a:	2300      	movs	r3, #0
 800513c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	689a      	ldr	r2, [r3, #8]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	431a      	orrs	r2, r3
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	431a      	orrs	r2, r3
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	4313      	orrs	r3, r2
 8005156:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4bbe      	ldr	r3, [pc, #760]	@ (8005458 <UART_SetConfig+0x328>)
 8005160:	4013      	ands	r3, r2
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005168:	430b      	orrs	r3, r1
 800516a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4ab3      	ldr	r2, [pc, #716]	@ (800545c <UART_SetConfig+0x32c>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d004      	beq.n	800519c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005198:	4313      	orrs	r3, r2
 800519a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689a      	ldr	r2, [r3, #8]
 80051a2:	4baf      	ldr	r3, [pc, #700]	@ (8005460 <UART_SetConfig+0x330>)
 80051a4:	4013      	ands	r3, r2
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	6812      	ldr	r2, [r2, #0]
 80051aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80051ac:	430b      	orrs	r3, r1
 80051ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b6:	f023 010f 	bic.w	r1, r3, #15
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4aa6      	ldr	r2, [pc, #664]	@ (8005464 <UART_SetConfig+0x334>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d177      	bne.n	80052c0 <UART_SetConfig+0x190>
 80051d0:	4ba5      	ldr	r3, [pc, #660]	@ (8005468 <UART_SetConfig+0x338>)
 80051d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051d8:	2b28      	cmp	r3, #40	@ 0x28
 80051da:	d86d      	bhi.n	80052b8 <UART_SetConfig+0x188>
 80051dc:	a201      	add	r2, pc, #4	@ (adr r2, 80051e4 <UART_SetConfig+0xb4>)
 80051de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e2:	bf00      	nop
 80051e4:	08005289 	.word	0x08005289
 80051e8:	080052b9 	.word	0x080052b9
 80051ec:	080052b9 	.word	0x080052b9
 80051f0:	080052b9 	.word	0x080052b9
 80051f4:	080052b9 	.word	0x080052b9
 80051f8:	080052b9 	.word	0x080052b9
 80051fc:	080052b9 	.word	0x080052b9
 8005200:	080052b9 	.word	0x080052b9
 8005204:	08005291 	.word	0x08005291
 8005208:	080052b9 	.word	0x080052b9
 800520c:	080052b9 	.word	0x080052b9
 8005210:	080052b9 	.word	0x080052b9
 8005214:	080052b9 	.word	0x080052b9
 8005218:	080052b9 	.word	0x080052b9
 800521c:	080052b9 	.word	0x080052b9
 8005220:	080052b9 	.word	0x080052b9
 8005224:	08005299 	.word	0x08005299
 8005228:	080052b9 	.word	0x080052b9
 800522c:	080052b9 	.word	0x080052b9
 8005230:	080052b9 	.word	0x080052b9
 8005234:	080052b9 	.word	0x080052b9
 8005238:	080052b9 	.word	0x080052b9
 800523c:	080052b9 	.word	0x080052b9
 8005240:	080052b9 	.word	0x080052b9
 8005244:	080052a1 	.word	0x080052a1
 8005248:	080052b9 	.word	0x080052b9
 800524c:	080052b9 	.word	0x080052b9
 8005250:	080052b9 	.word	0x080052b9
 8005254:	080052b9 	.word	0x080052b9
 8005258:	080052b9 	.word	0x080052b9
 800525c:	080052b9 	.word	0x080052b9
 8005260:	080052b9 	.word	0x080052b9
 8005264:	080052a9 	.word	0x080052a9
 8005268:	080052b9 	.word	0x080052b9
 800526c:	080052b9 	.word	0x080052b9
 8005270:	080052b9 	.word	0x080052b9
 8005274:	080052b9 	.word	0x080052b9
 8005278:	080052b9 	.word	0x080052b9
 800527c:	080052b9 	.word	0x080052b9
 8005280:	080052b9 	.word	0x080052b9
 8005284:	080052b1 	.word	0x080052b1
 8005288:	2301      	movs	r3, #1
 800528a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800528e:	e222      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005290:	2304      	movs	r3, #4
 8005292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005296:	e21e      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005298:	2308      	movs	r3, #8
 800529a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800529e:	e21a      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80052a0:	2310      	movs	r3, #16
 80052a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052a6:	e216      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80052a8:	2320      	movs	r3, #32
 80052aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ae:	e212      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80052b0:	2340      	movs	r3, #64	@ 0x40
 80052b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052b6:	e20e      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80052b8:	2380      	movs	r3, #128	@ 0x80
 80052ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052be:	e20a      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a69      	ldr	r2, [pc, #420]	@ (800546c <UART_SetConfig+0x33c>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d130      	bne.n	800532c <UART_SetConfig+0x1fc>
 80052ca:	4b67      	ldr	r3, [pc, #412]	@ (8005468 <UART_SetConfig+0x338>)
 80052cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	2b05      	cmp	r3, #5
 80052d4:	d826      	bhi.n	8005324 <UART_SetConfig+0x1f4>
 80052d6:	a201      	add	r2, pc, #4	@ (adr r2, 80052dc <UART_SetConfig+0x1ac>)
 80052d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052dc:	080052f5 	.word	0x080052f5
 80052e0:	080052fd 	.word	0x080052fd
 80052e4:	08005305 	.word	0x08005305
 80052e8:	0800530d 	.word	0x0800530d
 80052ec:	08005315 	.word	0x08005315
 80052f0:	0800531d 	.word	0x0800531d
 80052f4:	2300      	movs	r3, #0
 80052f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052fa:	e1ec      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80052fc:	2304      	movs	r3, #4
 80052fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005302:	e1e8      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005304:	2308      	movs	r3, #8
 8005306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800530a:	e1e4      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800530c:	2310      	movs	r3, #16
 800530e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005312:	e1e0      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005314:	2320      	movs	r3, #32
 8005316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800531a:	e1dc      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800531c:	2340      	movs	r3, #64	@ 0x40
 800531e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005322:	e1d8      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005324:	2380      	movs	r3, #128	@ 0x80
 8005326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800532a:	e1d4      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a4f      	ldr	r2, [pc, #316]	@ (8005470 <UART_SetConfig+0x340>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d130      	bne.n	8005398 <UART_SetConfig+0x268>
 8005336:	4b4c      	ldr	r3, [pc, #304]	@ (8005468 <UART_SetConfig+0x338>)
 8005338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	2b05      	cmp	r3, #5
 8005340:	d826      	bhi.n	8005390 <UART_SetConfig+0x260>
 8005342:	a201      	add	r2, pc, #4	@ (adr r2, 8005348 <UART_SetConfig+0x218>)
 8005344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005348:	08005361 	.word	0x08005361
 800534c:	08005369 	.word	0x08005369
 8005350:	08005371 	.word	0x08005371
 8005354:	08005379 	.word	0x08005379
 8005358:	08005381 	.word	0x08005381
 800535c:	08005389 	.word	0x08005389
 8005360:	2300      	movs	r3, #0
 8005362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005366:	e1b6      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005368:	2304      	movs	r3, #4
 800536a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800536e:	e1b2      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005370:	2308      	movs	r3, #8
 8005372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005376:	e1ae      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005378:	2310      	movs	r3, #16
 800537a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800537e:	e1aa      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005380:	2320      	movs	r3, #32
 8005382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005386:	e1a6      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005388:	2340      	movs	r3, #64	@ 0x40
 800538a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538e:	e1a2      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005390:	2380      	movs	r3, #128	@ 0x80
 8005392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005396:	e19e      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a35      	ldr	r2, [pc, #212]	@ (8005474 <UART_SetConfig+0x344>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d130      	bne.n	8005404 <UART_SetConfig+0x2d4>
 80053a2:	4b31      	ldr	r3, [pc, #196]	@ (8005468 <UART_SetConfig+0x338>)
 80053a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	2b05      	cmp	r3, #5
 80053ac:	d826      	bhi.n	80053fc <UART_SetConfig+0x2cc>
 80053ae:	a201      	add	r2, pc, #4	@ (adr r2, 80053b4 <UART_SetConfig+0x284>)
 80053b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b4:	080053cd 	.word	0x080053cd
 80053b8:	080053d5 	.word	0x080053d5
 80053bc:	080053dd 	.word	0x080053dd
 80053c0:	080053e5 	.word	0x080053e5
 80053c4:	080053ed 	.word	0x080053ed
 80053c8:	080053f5 	.word	0x080053f5
 80053cc:	2300      	movs	r3, #0
 80053ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053d2:	e180      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80053d4:	2304      	movs	r3, #4
 80053d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053da:	e17c      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80053dc:	2308      	movs	r3, #8
 80053de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053e2:	e178      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80053e4:	2310      	movs	r3, #16
 80053e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ea:	e174      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80053ec:	2320      	movs	r3, #32
 80053ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053f2:	e170      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80053f4:	2340      	movs	r3, #64	@ 0x40
 80053f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053fa:	e16c      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80053fc:	2380      	movs	r3, #128	@ 0x80
 80053fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005402:	e168      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a1b      	ldr	r2, [pc, #108]	@ (8005478 <UART_SetConfig+0x348>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d142      	bne.n	8005494 <UART_SetConfig+0x364>
 800540e:	4b16      	ldr	r3, [pc, #88]	@ (8005468 <UART_SetConfig+0x338>)
 8005410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	2b05      	cmp	r3, #5
 8005418:	d838      	bhi.n	800548c <UART_SetConfig+0x35c>
 800541a:	a201      	add	r2, pc, #4	@ (adr r2, 8005420 <UART_SetConfig+0x2f0>)
 800541c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005420:	08005439 	.word	0x08005439
 8005424:	08005441 	.word	0x08005441
 8005428:	08005449 	.word	0x08005449
 800542c:	08005451 	.word	0x08005451
 8005430:	0800547d 	.word	0x0800547d
 8005434:	08005485 	.word	0x08005485
 8005438:	2300      	movs	r3, #0
 800543a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800543e:	e14a      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005440:	2304      	movs	r3, #4
 8005442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005446:	e146      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005448:	2308      	movs	r3, #8
 800544a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800544e:	e142      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005450:	2310      	movs	r3, #16
 8005452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005456:	e13e      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005458:	cfff69f3 	.word	0xcfff69f3
 800545c:	58000c00 	.word	0x58000c00
 8005460:	11fff4ff 	.word	0x11fff4ff
 8005464:	40011000 	.word	0x40011000
 8005468:	58024400 	.word	0x58024400
 800546c:	40004400 	.word	0x40004400
 8005470:	40004800 	.word	0x40004800
 8005474:	40004c00 	.word	0x40004c00
 8005478:	40005000 	.word	0x40005000
 800547c:	2320      	movs	r3, #32
 800547e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005482:	e128      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005484:	2340      	movs	r3, #64	@ 0x40
 8005486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800548a:	e124      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800548c:	2380      	movs	r3, #128	@ 0x80
 800548e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005492:	e120      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4acb      	ldr	r2, [pc, #812]	@ (80057c8 <UART_SetConfig+0x698>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d176      	bne.n	800558c <UART_SetConfig+0x45c>
 800549e:	4bcb      	ldr	r3, [pc, #812]	@ (80057cc <UART_SetConfig+0x69c>)
 80054a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054a6:	2b28      	cmp	r3, #40	@ 0x28
 80054a8:	d86c      	bhi.n	8005584 <UART_SetConfig+0x454>
 80054aa:	a201      	add	r2, pc, #4	@ (adr r2, 80054b0 <UART_SetConfig+0x380>)
 80054ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b0:	08005555 	.word	0x08005555
 80054b4:	08005585 	.word	0x08005585
 80054b8:	08005585 	.word	0x08005585
 80054bc:	08005585 	.word	0x08005585
 80054c0:	08005585 	.word	0x08005585
 80054c4:	08005585 	.word	0x08005585
 80054c8:	08005585 	.word	0x08005585
 80054cc:	08005585 	.word	0x08005585
 80054d0:	0800555d 	.word	0x0800555d
 80054d4:	08005585 	.word	0x08005585
 80054d8:	08005585 	.word	0x08005585
 80054dc:	08005585 	.word	0x08005585
 80054e0:	08005585 	.word	0x08005585
 80054e4:	08005585 	.word	0x08005585
 80054e8:	08005585 	.word	0x08005585
 80054ec:	08005585 	.word	0x08005585
 80054f0:	08005565 	.word	0x08005565
 80054f4:	08005585 	.word	0x08005585
 80054f8:	08005585 	.word	0x08005585
 80054fc:	08005585 	.word	0x08005585
 8005500:	08005585 	.word	0x08005585
 8005504:	08005585 	.word	0x08005585
 8005508:	08005585 	.word	0x08005585
 800550c:	08005585 	.word	0x08005585
 8005510:	0800556d 	.word	0x0800556d
 8005514:	08005585 	.word	0x08005585
 8005518:	08005585 	.word	0x08005585
 800551c:	08005585 	.word	0x08005585
 8005520:	08005585 	.word	0x08005585
 8005524:	08005585 	.word	0x08005585
 8005528:	08005585 	.word	0x08005585
 800552c:	08005585 	.word	0x08005585
 8005530:	08005575 	.word	0x08005575
 8005534:	08005585 	.word	0x08005585
 8005538:	08005585 	.word	0x08005585
 800553c:	08005585 	.word	0x08005585
 8005540:	08005585 	.word	0x08005585
 8005544:	08005585 	.word	0x08005585
 8005548:	08005585 	.word	0x08005585
 800554c:	08005585 	.word	0x08005585
 8005550:	0800557d 	.word	0x0800557d
 8005554:	2301      	movs	r3, #1
 8005556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800555a:	e0bc      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800555c:	2304      	movs	r3, #4
 800555e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005562:	e0b8      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005564:	2308      	movs	r3, #8
 8005566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800556a:	e0b4      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800556c:	2310      	movs	r3, #16
 800556e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005572:	e0b0      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005574:	2320      	movs	r3, #32
 8005576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800557a:	e0ac      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800557c:	2340      	movs	r3, #64	@ 0x40
 800557e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005582:	e0a8      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005584:	2380      	movs	r3, #128	@ 0x80
 8005586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800558a:	e0a4      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a8f      	ldr	r2, [pc, #572]	@ (80057d0 <UART_SetConfig+0x6a0>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d130      	bne.n	80055f8 <UART_SetConfig+0x4c8>
 8005596:	4b8d      	ldr	r3, [pc, #564]	@ (80057cc <UART_SetConfig+0x69c>)
 8005598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559a:	f003 0307 	and.w	r3, r3, #7
 800559e:	2b05      	cmp	r3, #5
 80055a0:	d826      	bhi.n	80055f0 <UART_SetConfig+0x4c0>
 80055a2:	a201      	add	r2, pc, #4	@ (adr r2, 80055a8 <UART_SetConfig+0x478>)
 80055a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a8:	080055c1 	.word	0x080055c1
 80055ac:	080055c9 	.word	0x080055c9
 80055b0:	080055d1 	.word	0x080055d1
 80055b4:	080055d9 	.word	0x080055d9
 80055b8:	080055e1 	.word	0x080055e1
 80055bc:	080055e9 	.word	0x080055e9
 80055c0:	2300      	movs	r3, #0
 80055c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055c6:	e086      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80055c8:	2304      	movs	r3, #4
 80055ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ce:	e082      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80055d0:	2308      	movs	r3, #8
 80055d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055d6:	e07e      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80055d8:	2310      	movs	r3, #16
 80055da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055de:	e07a      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80055e0:	2320      	movs	r3, #32
 80055e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055e6:	e076      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80055e8:	2340      	movs	r3, #64	@ 0x40
 80055ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ee:	e072      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80055f0:	2380      	movs	r3, #128	@ 0x80
 80055f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f6:	e06e      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a75      	ldr	r2, [pc, #468]	@ (80057d4 <UART_SetConfig+0x6a4>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d130      	bne.n	8005664 <UART_SetConfig+0x534>
 8005602:	4b72      	ldr	r3, [pc, #456]	@ (80057cc <UART_SetConfig+0x69c>)
 8005604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	2b05      	cmp	r3, #5
 800560c:	d826      	bhi.n	800565c <UART_SetConfig+0x52c>
 800560e:	a201      	add	r2, pc, #4	@ (adr r2, 8005614 <UART_SetConfig+0x4e4>)
 8005610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005614:	0800562d 	.word	0x0800562d
 8005618:	08005635 	.word	0x08005635
 800561c:	0800563d 	.word	0x0800563d
 8005620:	08005645 	.word	0x08005645
 8005624:	0800564d 	.word	0x0800564d
 8005628:	08005655 	.word	0x08005655
 800562c:	2300      	movs	r3, #0
 800562e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005632:	e050      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005634:	2304      	movs	r3, #4
 8005636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800563a:	e04c      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800563c:	2308      	movs	r3, #8
 800563e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005642:	e048      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005644:	2310      	movs	r3, #16
 8005646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800564a:	e044      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800564c:	2320      	movs	r3, #32
 800564e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005652:	e040      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005654:	2340      	movs	r3, #64	@ 0x40
 8005656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800565a:	e03c      	b.n	80056d6 <UART_SetConfig+0x5a6>
 800565c:	2380      	movs	r3, #128	@ 0x80
 800565e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005662:	e038      	b.n	80056d6 <UART_SetConfig+0x5a6>
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a5b      	ldr	r2, [pc, #364]	@ (80057d8 <UART_SetConfig+0x6a8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d130      	bne.n	80056d0 <UART_SetConfig+0x5a0>
 800566e:	4b57      	ldr	r3, [pc, #348]	@ (80057cc <UART_SetConfig+0x69c>)
 8005670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005672:	f003 0307 	and.w	r3, r3, #7
 8005676:	2b05      	cmp	r3, #5
 8005678:	d826      	bhi.n	80056c8 <UART_SetConfig+0x598>
 800567a:	a201      	add	r2, pc, #4	@ (adr r2, 8005680 <UART_SetConfig+0x550>)
 800567c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005680:	08005699 	.word	0x08005699
 8005684:	080056a1 	.word	0x080056a1
 8005688:	080056a9 	.word	0x080056a9
 800568c:	080056b1 	.word	0x080056b1
 8005690:	080056b9 	.word	0x080056b9
 8005694:	080056c1 	.word	0x080056c1
 8005698:	2302      	movs	r3, #2
 800569a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800569e:	e01a      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80056a0:	2304      	movs	r3, #4
 80056a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056a6:	e016      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80056a8:	2308      	movs	r3, #8
 80056aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ae:	e012      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80056b0:	2310      	movs	r3, #16
 80056b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056b6:	e00e      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80056b8:	2320      	movs	r3, #32
 80056ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056be:	e00a      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80056c0:	2340      	movs	r3, #64	@ 0x40
 80056c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056c6:	e006      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80056c8:	2380      	movs	r3, #128	@ 0x80
 80056ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ce:	e002      	b.n	80056d6 <UART_SetConfig+0x5a6>
 80056d0:	2380      	movs	r3, #128	@ 0x80
 80056d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a3f      	ldr	r2, [pc, #252]	@ (80057d8 <UART_SetConfig+0x6a8>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	f040 80f8 	bne.w	80058d2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80056e6:	2b20      	cmp	r3, #32
 80056e8:	dc46      	bgt.n	8005778 <UART_SetConfig+0x648>
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	f2c0 8082 	blt.w	80057f4 <UART_SetConfig+0x6c4>
 80056f0:	3b02      	subs	r3, #2
 80056f2:	2b1e      	cmp	r3, #30
 80056f4:	d87e      	bhi.n	80057f4 <UART_SetConfig+0x6c4>
 80056f6:	a201      	add	r2, pc, #4	@ (adr r2, 80056fc <UART_SetConfig+0x5cc>)
 80056f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fc:	0800577f 	.word	0x0800577f
 8005700:	080057f5 	.word	0x080057f5
 8005704:	08005787 	.word	0x08005787
 8005708:	080057f5 	.word	0x080057f5
 800570c:	080057f5 	.word	0x080057f5
 8005710:	080057f5 	.word	0x080057f5
 8005714:	08005797 	.word	0x08005797
 8005718:	080057f5 	.word	0x080057f5
 800571c:	080057f5 	.word	0x080057f5
 8005720:	080057f5 	.word	0x080057f5
 8005724:	080057f5 	.word	0x080057f5
 8005728:	080057f5 	.word	0x080057f5
 800572c:	080057f5 	.word	0x080057f5
 8005730:	080057f5 	.word	0x080057f5
 8005734:	080057a7 	.word	0x080057a7
 8005738:	080057f5 	.word	0x080057f5
 800573c:	080057f5 	.word	0x080057f5
 8005740:	080057f5 	.word	0x080057f5
 8005744:	080057f5 	.word	0x080057f5
 8005748:	080057f5 	.word	0x080057f5
 800574c:	080057f5 	.word	0x080057f5
 8005750:	080057f5 	.word	0x080057f5
 8005754:	080057f5 	.word	0x080057f5
 8005758:	080057f5 	.word	0x080057f5
 800575c:	080057f5 	.word	0x080057f5
 8005760:	080057f5 	.word	0x080057f5
 8005764:	080057f5 	.word	0x080057f5
 8005768:	080057f5 	.word	0x080057f5
 800576c:	080057f5 	.word	0x080057f5
 8005770:	080057f5 	.word	0x080057f5
 8005774:	080057e7 	.word	0x080057e7
 8005778:	2b40      	cmp	r3, #64	@ 0x40
 800577a:	d037      	beq.n	80057ec <UART_SetConfig+0x6bc>
 800577c:	e03a      	b.n	80057f4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800577e:	f7fe ff0f 	bl	80045a0 <HAL_RCCEx_GetD3PCLK1Freq>
 8005782:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005784:	e03c      	b.n	8005800 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005786:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800578a:	4618      	mov	r0, r3
 800578c:	f7fe ff1e 	bl	80045cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005794:	e034      	b.n	8005800 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005796:	f107 0318 	add.w	r3, r7, #24
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff f86a 	bl	8004874 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057a4:	e02c      	b.n	8005800 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057a6:	4b09      	ldr	r3, [pc, #36]	@ (80057cc <UART_SetConfig+0x69c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0320 	and.w	r3, r3, #32
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d016      	beq.n	80057e0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80057b2:	4b06      	ldr	r3, [pc, #24]	@ (80057cc <UART_SetConfig+0x69c>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	08db      	lsrs	r3, r3, #3
 80057b8:	f003 0303 	and.w	r3, r3, #3
 80057bc:	4a07      	ldr	r2, [pc, #28]	@ (80057dc <UART_SetConfig+0x6ac>)
 80057be:	fa22 f303 	lsr.w	r3, r2, r3
 80057c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80057c4:	e01c      	b.n	8005800 <UART_SetConfig+0x6d0>
 80057c6:	bf00      	nop
 80057c8:	40011400 	.word	0x40011400
 80057cc:	58024400 	.word	0x58024400
 80057d0:	40007800 	.word	0x40007800
 80057d4:	40007c00 	.word	0x40007c00
 80057d8:	58000c00 	.word	0x58000c00
 80057dc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80057e0:	4b9d      	ldr	r3, [pc, #628]	@ (8005a58 <UART_SetConfig+0x928>)
 80057e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057e4:	e00c      	b.n	8005800 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80057e6:	4b9d      	ldr	r3, [pc, #628]	@ (8005a5c <UART_SetConfig+0x92c>)
 80057e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057ea:	e009      	b.n	8005800 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057f2:	e005      	b.n	8005800 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80057fe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 81de 	beq.w	8005bc4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580c:	4a94      	ldr	r2, [pc, #592]	@ (8005a60 <UART_SetConfig+0x930>)
 800580e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005812:	461a      	mov	r2, r3
 8005814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005816:	fbb3 f3f2 	udiv	r3, r3, r2
 800581a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	4613      	mov	r3, r2
 8005822:	005b      	lsls	r3, r3, #1
 8005824:	4413      	add	r3, r2
 8005826:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005828:	429a      	cmp	r2, r3
 800582a:	d305      	bcc.n	8005838 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005832:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005834:	429a      	cmp	r2, r3
 8005836:	d903      	bls.n	8005840 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800583e:	e1c1      	b.n	8005bc4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005842:	2200      	movs	r2, #0
 8005844:	60bb      	str	r3, [r7, #8]
 8005846:	60fa      	str	r2, [r7, #12]
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584c:	4a84      	ldr	r2, [pc, #528]	@ (8005a60 <UART_SetConfig+0x930>)
 800584e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005852:	b29b      	uxth	r3, r3
 8005854:	2200      	movs	r2, #0
 8005856:	603b      	str	r3, [r7, #0]
 8005858:	607a      	str	r2, [r7, #4]
 800585a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800585e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005862:	f7fa fd95 	bl	8000390 <__aeabi_uldivmod>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	4610      	mov	r0, r2
 800586c:	4619      	mov	r1, r3
 800586e:	f04f 0200 	mov.w	r2, #0
 8005872:	f04f 0300 	mov.w	r3, #0
 8005876:	020b      	lsls	r3, r1, #8
 8005878:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800587c:	0202      	lsls	r2, r0, #8
 800587e:	6979      	ldr	r1, [r7, #20]
 8005880:	6849      	ldr	r1, [r1, #4]
 8005882:	0849      	lsrs	r1, r1, #1
 8005884:	2000      	movs	r0, #0
 8005886:	460c      	mov	r4, r1
 8005888:	4605      	mov	r5, r0
 800588a:	eb12 0804 	adds.w	r8, r2, r4
 800588e:	eb43 0905 	adc.w	r9, r3, r5
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	469a      	mov	sl, r3
 800589a:	4693      	mov	fp, r2
 800589c:	4652      	mov	r2, sl
 800589e:	465b      	mov	r3, fp
 80058a0:	4640      	mov	r0, r8
 80058a2:	4649      	mov	r1, r9
 80058a4:	f7fa fd74 	bl	8000390 <__aeabi_uldivmod>
 80058a8:	4602      	mov	r2, r0
 80058aa:	460b      	mov	r3, r1
 80058ac:	4613      	mov	r3, r2
 80058ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058b6:	d308      	bcc.n	80058ca <UART_SetConfig+0x79a>
 80058b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058be:	d204      	bcs.n	80058ca <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058c6:	60da      	str	r2, [r3, #12]
 80058c8:	e17c      	b.n	8005bc4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80058d0:	e178      	b.n	8005bc4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058da:	f040 80c5 	bne.w	8005a68 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80058de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	dc48      	bgt.n	8005978 <UART_SetConfig+0x848>
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	db7b      	blt.n	80059e2 <UART_SetConfig+0x8b2>
 80058ea:	2b20      	cmp	r3, #32
 80058ec:	d879      	bhi.n	80059e2 <UART_SetConfig+0x8b2>
 80058ee:	a201      	add	r2, pc, #4	@ (adr r2, 80058f4 <UART_SetConfig+0x7c4>)
 80058f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f4:	0800597f 	.word	0x0800597f
 80058f8:	08005987 	.word	0x08005987
 80058fc:	080059e3 	.word	0x080059e3
 8005900:	080059e3 	.word	0x080059e3
 8005904:	0800598f 	.word	0x0800598f
 8005908:	080059e3 	.word	0x080059e3
 800590c:	080059e3 	.word	0x080059e3
 8005910:	080059e3 	.word	0x080059e3
 8005914:	0800599f 	.word	0x0800599f
 8005918:	080059e3 	.word	0x080059e3
 800591c:	080059e3 	.word	0x080059e3
 8005920:	080059e3 	.word	0x080059e3
 8005924:	080059e3 	.word	0x080059e3
 8005928:	080059e3 	.word	0x080059e3
 800592c:	080059e3 	.word	0x080059e3
 8005930:	080059e3 	.word	0x080059e3
 8005934:	080059af 	.word	0x080059af
 8005938:	080059e3 	.word	0x080059e3
 800593c:	080059e3 	.word	0x080059e3
 8005940:	080059e3 	.word	0x080059e3
 8005944:	080059e3 	.word	0x080059e3
 8005948:	080059e3 	.word	0x080059e3
 800594c:	080059e3 	.word	0x080059e3
 8005950:	080059e3 	.word	0x080059e3
 8005954:	080059e3 	.word	0x080059e3
 8005958:	080059e3 	.word	0x080059e3
 800595c:	080059e3 	.word	0x080059e3
 8005960:	080059e3 	.word	0x080059e3
 8005964:	080059e3 	.word	0x080059e3
 8005968:	080059e3 	.word	0x080059e3
 800596c:	080059e3 	.word	0x080059e3
 8005970:	080059e3 	.word	0x080059e3
 8005974:	080059d5 	.word	0x080059d5
 8005978:	2b40      	cmp	r3, #64	@ 0x40
 800597a:	d02e      	beq.n	80059da <UART_SetConfig+0x8aa>
 800597c:	e031      	b.n	80059e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800597e:	f7fd fbd9 	bl	8003134 <HAL_RCC_GetPCLK1Freq>
 8005982:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005984:	e033      	b.n	80059ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005986:	f7fd fbeb 	bl	8003160 <HAL_RCC_GetPCLK2Freq>
 800598a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800598c:	e02f      	b.n	80059ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800598e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005992:	4618      	mov	r0, r3
 8005994:	f7fe fe1a 	bl	80045cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800599c:	e027      	b.n	80059ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800599e:	f107 0318 	add.w	r3, r7, #24
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7fe ff66 	bl	8004874 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059ac:	e01f      	b.n	80059ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059ae:	4b2d      	ldr	r3, [pc, #180]	@ (8005a64 <UART_SetConfig+0x934>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0320 	and.w	r3, r3, #32
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d009      	beq.n	80059ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80059ba:	4b2a      	ldr	r3, [pc, #168]	@ (8005a64 <UART_SetConfig+0x934>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	08db      	lsrs	r3, r3, #3
 80059c0:	f003 0303 	and.w	r3, r3, #3
 80059c4:	4a24      	ldr	r2, [pc, #144]	@ (8005a58 <UART_SetConfig+0x928>)
 80059c6:	fa22 f303 	lsr.w	r3, r2, r3
 80059ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80059cc:	e00f      	b.n	80059ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80059ce:	4b22      	ldr	r3, [pc, #136]	@ (8005a58 <UART_SetConfig+0x928>)
 80059d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059d2:	e00c      	b.n	80059ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80059d4:	4b21      	ldr	r3, [pc, #132]	@ (8005a5c <UART_SetConfig+0x92c>)
 80059d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059d8:	e009      	b.n	80059ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059e0:	e005      	b.n	80059ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80059ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f000 80e7 	beq.w	8005bc4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	4a19      	ldr	r2, [pc, #100]	@ (8005a60 <UART_SetConfig+0x930>)
 80059fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a00:	461a      	mov	r2, r3
 8005a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a04:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a08:	005a      	lsls	r2, r3, #1
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	085b      	lsrs	r3, r3, #1
 8005a10:	441a      	add	r2, r3
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a1e:	2b0f      	cmp	r3, #15
 8005a20:	d916      	bls.n	8005a50 <UART_SetConfig+0x920>
 8005a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a28:	d212      	bcs.n	8005a50 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	f023 030f 	bic.w	r3, r3, #15
 8005a32:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a36:	085b      	lsrs	r3, r3, #1
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	f003 0307 	and.w	r3, r3, #7
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a42:	4313      	orrs	r3, r2
 8005a44:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005a4c:	60da      	str	r2, [r3, #12]
 8005a4e:	e0b9      	b.n	8005bc4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005a56:	e0b5      	b.n	8005bc4 <UART_SetConfig+0xa94>
 8005a58:	03d09000 	.word	0x03d09000
 8005a5c:	003d0900 	.word	0x003d0900
 8005a60:	08008b78 	.word	0x08008b78
 8005a64:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a68:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005a6c:	2b20      	cmp	r3, #32
 8005a6e:	dc49      	bgt.n	8005b04 <UART_SetConfig+0x9d4>
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	db7c      	blt.n	8005b6e <UART_SetConfig+0xa3e>
 8005a74:	2b20      	cmp	r3, #32
 8005a76:	d87a      	bhi.n	8005b6e <UART_SetConfig+0xa3e>
 8005a78:	a201      	add	r2, pc, #4	@ (adr r2, 8005a80 <UART_SetConfig+0x950>)
 8005a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a7e:	bf00      	nop
 8005a80:	08005b0b 	.word	0x08005b0b
 8005a84:	08005b13 	.word	0x08005b13
 8005a88:	08005b6f 	.word	0x08005b6f
 8005a8c:	08005b6f 	.word	0x08005b6f
 8005a90:	08005b1b 	.word	0x08005b1b
 8005a94:	08005b6f 	.word	0x08005b6f
 8005a98:	08005b6f 	.word	0x08005b6f
 8005a9c:	08005b6f 	.word	0x08005b6f
 8005aa0:	08005b2b 	.word	0x08005b2b
 8005aa4:	08005b6f 	.word	0x08005b6f
 8005aa8:	08005b6f 	.word	0x08005b6f
 8005aac:	08005b6f 	.word	0x08005b6f
 8005ab0:	08005b6f 	.word	0x08005b6f
 8005ab4:	08005b6f 	.word	0x08005b6f
 8005ab8:	08005b6f 	.word	0x08005b6f
 8005abc:	08005b6f 	.word	0x08005b6f
 8005ac0:	08005b3b 	.word	0x08005b3b
 8005ac4:	08005b6f 	.word	0x08005b6f
 8005ac8:	08005b6f 	.word	0x08005b6f
 8005acc:	08005b6f 	.word	0x08005b6f
 8005ad0:	08005b6f 	.word	0x08005b6f
 8005ad4:	08005b6f 	.word	0x08005b6f
 8005ad8:	08005b6f 	.word	0x08005b6f
 8005adc:	08005b6f 	.word	0x08005b6f
 8005ae0:	08005b6f 	.word	0x08005b6f
 8005ae4:	08005b6f 	.word	0x08005b6f
 8005ae8:	08005b6f 	.word	0x08005b6f
 8005aec:	08005b6f 	.word	0x08005b6f
 8005af0:	08005b6f 	.word	0x08005b6f
 8005af4:	08005b6f 	.word	0x08005b6f
 8005af8:	08005b6f 	.word	0x08005b6f
 8005afc:	08005b6f 	.word	0x08005b6f
 8005b00:	08005b61 	.word	0x08005b61
 8005b04:	2b40      	cmp	r3, #64	@ 0x40
 8005b06:	d02e      	beq.n	8005b66 <UART_SetConfig+0xa36>
 8005b08:	e031      	b.n	8005b6e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b0a:	f7fd fb13 	bl	8003134 <HAL_RCC_GetPCLK1Freq>
 8005b0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005b10:	e033      	b.n	8005b7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b12:	f7fd fb25 	bl	8003160 <HAL_RCC_GetPCLK2Freq>
 8005b16:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005b18:	e02f      	b.n	8005b7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fe fd54 	bl	80045cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b28:	e027      	b.n	8005b7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b2a:	f107 0318 	add.w	r3, r7, #24
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fe fea0 	bl	8004874 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b38:	e01f      	b.n	8005b7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8005bf0 <UART_SetConfig+0xac0>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0320 	and.w	r3, r3, #32
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d009      	beq.n	8005b5a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005b46:	4b2a      	ldr	r3, [pc, #168]	@ (8005bf0 <UART_SetConfig+0xac0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	08db      	lsrs	r3, r3, #3
 8005b4c:	f003 0303 	and.w	r3, r3, #3
 8005b50:	4a28      	ldr	r2, [pc, #160]	@ (8005bf4 <UART_SetConfig+0xac4>)
 8005b52:	fa22 f303 	lsr.w	r3, r2, r3
 8005b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005b58:	e00f      	b.n	8005b7a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005b5a:	4b26      	ldr	r3, [pc, #152]	@ (8005bf4 <UART_SetConfig+0xac4>)
 8005b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b5e:	e00c      	b.n	8005b7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005b60:	4b25      	ldr	r3, [pc, #148]	@ (8005bf8 <UART_SetConfig+0xac8>)
 8005b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b64:	e009      	b.n	8005b7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b6c:	e005      	b.n	8005b7a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005b78:	bf00      	nop
    }

    if (pclk != 0U)
 8005b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d021      	beq.n	8005bc4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b84:	4a1d      	ldr	r2, [pc, #116]	@ (8005bfc <UART_SetConfig+0xacc>)
 8005b86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	085b      	lsrs	r3, r3, #1
 8005b98:	441a      	add	r2, r3
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba6:	2b0f      	cmp	r3, #15
 8005ba8:	d909      	bls.n	8005bbe <UART_SetConfig+0xa8e>
 8005baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bb0:	d205      	bcs.n	8005bbe <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	60da      	str	r2, [r3, #12]
 8005bbc:	e002      	b.n	8005bc4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005be0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3748      	adds	r7, #72	@ 0x48
 8005be8:	46bd      	mov	sp, r7
 8005bea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bee:	bf00      	nop
 8005bf0:	58024400 	.word	0x58024400
 8005bf4:	03d09000 	.word	0x03d09000
 8005bf8:	003d0900 	.word	0x003d0900
 8005bfc:	08008b78 	.word	0x08008b78

08005c00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0c:	f003 0308 	and.w	r3, r3, #8
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00a      	beq.n	8005c2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00a      	beq.n	8005c4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00a      	beq.n	8005c6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c72:	f003 0304 	and.w	r3, r3, #4
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00a      	beq.n	8005c90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	430a      	orrs	r2, r1
 8005c8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c94:	f003 0310 	and.w	r3, r3, #16
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d00a      	beq.n	8005cb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb6:	f003 0320 	and.w	r3, r3, #32
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00a      	beq.n	8005cd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d01a      	beq.n	8005d16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cfe:	d10a      	bne.n	8005d16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	430a      	orrs	r2, r1
 8005d14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	605a      	str	r2, [r3, #4]
  }
}
 8005d38:	bf00      	nop
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b098      	sub	sp, #96	@ 0x60
 8005d48:	af02      	add	r7, sp, #8
 8005d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d54:	f7fb fd72 	bl	800183c <HAL_GetTick>
 8005d58:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0308 	and.w	r3, r3, #8
 8005d64:	2b08      	cmp	r3, #8
 8005d66:	d12f      	bne.n	8005dc8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d70:	2200      	movs	r2, #0
 8005d72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 f88e 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d022      	beq.n	8005dc8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8a:	e853 3f00 	ldrex	r3, [r3]
 8005d8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d96:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005da0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005da2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005da6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005da8:	e841 2300 	strex	r3, r2, [r1]
 8005dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d1e6      	bne.n	8005d82 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2220      	movs	r2, #32
 8005db8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e063      	b.n	8005e90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0304 	and.w	r3, r3, #4
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d149      	bne.n	8005e6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dd6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dde:	2200      	movs	r2, #0
 8005de0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f857 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d03c      	beq.n	8005e6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	623b      	str	r3, [r7, #32]
   return(result);
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e16:	e841 2300 	strex	r3, r2, [r1]
 8005e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1e6      	bne.n	8005df0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3308      	adds	r3, #8
 8005e28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	e853 3f00 	ldrex	r3, [r3]
 8005e30:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f023 0301 	bic.w	r3, r3, #1
 8005e38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	3308      	adds	r3, #8
 8005e40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e42:	61fa      	str	r2, [r7, #28]
 8005e44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e46:	69b9      	ldr	r1, [r7, #24]
 8005e48:	69fa      	ldr	r2, [r7, #28]
 8005e4a:	e841 2300 	strex	r3, r2, [r1]
 8005e4e:	617b      	str	r3, [r7, #20]
   return(result);
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1e5      	bne.n	8005e22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2220      	movs	r2, #32
 8005e5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e012      	b.n	8005e90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2220      	movs	r2, #32
 8005e76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3758      	adds	r7, #88	@ 0x58
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	603b      	str	r3, [r7, #0]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ea8:	e04f      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005eb0:	d04b      	beq.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb2:	f7fb fcc3 	bl	800183c <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	69ba      	ldr	r2, [r7, #24]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d302      	bcc.n	8005ec8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d101      	bne.n	8005ecc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e04e      	b.n	8005f6a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 0304 	and.w	r3, r3, #4
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d037      	beq.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	2b80      	cmp	r3, #128	@ 0x80
 8005ede:	d034      	beq.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	2b40      	cmp	r3, #64	@ 0x40
 8005ee4:	d031      	beq.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	69db      	ldr	r3, [r3, #28]
 8005eec:	f003 0308 	and.w	r3, r3, #8
 8005ef0:	2b08      	cmp	r3, #8
 8005ef2:	d110      	bne.n	8005f16 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2208      	movs	r2, #8
 8005efa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 f839 	bl	8005f74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2208      	movs	r2, #8
 8005f06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e029      	b.n	8005f6a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	69db      	ldr	r3, [r3, #28]
 8005f1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f24:	d111      	bne.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f000 f81f 	bl	8005f74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e00f      	b.n	8005f6a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69da      	ldr	r2, [r3, #28]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	4013      	ands	r3, r2
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	bf0c      	ite	eq
 8005f5a:	2301      	moveq	r3, #1
 8005f5c:	2300      	movne	r3, #0
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	461a      	mov	r2, r3
 8005f62:	79fb      	ldrb	r3, [r7, #7]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d0a0      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b095      	sub	sp, #84	@ 0x54
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	461a      	mov	r2, r3
 8005f98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fa0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e6      	bne.n	8005f7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	3308      	adds	r3, #8
 8005fb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	e853 3f00 	ldrex	r3, [r3]
 8005fbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fbe:	69fa      	ldr	r2, [r7, #28]
 8005fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800603c <UART_EndRxTransfer+0xc8>)
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	3308      	adds	r3, #8
 8005fcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fd6:	e841 2300 	strex	r3, r2, [r1]
 8005fda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1e5      	bne.n	8005fae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d118      	bne.n	800601c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	e853 3f00 	ldrex	r3, [r3]
 8005ff6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f023 0310 	bic.w	r3, r3, #16
 8005ffe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	461a      	mov	r2, r3
 8006006:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006008:	61bb      	str	r3, [r7, #24]
 800600a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600c:	6979      	ldr	r1, [r7, #20]
 800600e:	69ba      	ldr	r2, [r7, #24]
 8006010:	e841 2300 	strex	r3, r2, [r1]
 8006014:	613b      	str	r3, [r7, #16]
   return(result);
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1e6      	bne.n	8005fea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2220      	movs	r2, #32
 8006020:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006030:	bf00      	nop
 8006032:	3754      	adds	r7, #84	@ 0x54
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr
 800603c:	effffffe 	.word	0xeffffffe

08006040 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800604e:	2b01      	cmp	r3, #1
 8006050:	d101      	bne.n	8006056 <HAL_UARTEx_DisableFifoMode+0x16>
 8006052:	2302      	movs	r3, #2
 8006054:	e027      	b.n	80060a6 <HAL_UARTEx_DisableFifoMode+0x66>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2224      	movs	r2, #36	@ 0x24
 8006062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f022 0201 	bic.w	r2, r2, #1
 800607c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006084:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2220      	movs	r2, #32
 8006098:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr

080060b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060b2:	b580      	push	{r7, lr}
 80060b4:	b084      	sub	sp, #16
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
 80060ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d101      	bne.n	80060ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80060c6:	2302      	movs	r3, #2
 80060c8:	e02d      	b.n	8006126 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2224      	movs	r2, #36	@ 0x24
 80060d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 0201 	bic.w	r2, r2, #1
 80060f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	430a      	orrs	r2, r1
 8006104:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f850 	bl	80061ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2220      	movs	r2, #32
 8006118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3710      	adds	r7, #16
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b084      	sub	sp, #16
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
 8006136:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800613e:	2b01      	cmp	r3, #1
 8006140:	d101      	bne.n	8006146 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006142:	2302      	movs	r3, #2
 8006144:	e02d      	b.n	80061a2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2224      	movs	r2, #36	@ 0x24
 8006152:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 0201 	bic.w	r2, r2, #1
 800616c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	683a      	ldr	r2, [r7, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 f812 	bl	80061ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2220      	movs	r2, #32
 8006194:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d108      	bne.n	80061ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80061cc:	e031      	b.n	8006232 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80061ce:	2310      	movs	r3, #16
 80061d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80061d2:	2310      	movs	r3, #16
 80061d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	0e5b      	lsrs	r3, r3, #25
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	f003 0307 	and.w	r3, r3, #7
 80061e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	0f5b      	lsrs	r3, r3, #29
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	f003 0307 	and.w	r3, r3, #7
 80061f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061f6:	7bbb      	ldrb	r3, [r7, #14]
 80061f8:	7b3a      	ldrb	r2, [r7, #12]
 80061fa:	4911      	ldr	r1, [pc, #68]	@ (8006240 <UARTEx_SetNbDataToProcess+0x94>)
 80061fc:	5c8a      	ldrb	r2, [r1, r2]
 80061fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006202:	7b3a      	ldrb	r2, [r7, #12]
 8006204:	490f      	ldr	r1, [pc, #60]	@ (8006244 <UARTEx_SetNbDataToProcess+0x98>)
 8006206:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006208:	fb93 f3f2 	sdiv	r3, r3, r2
 800620c:	b29a      	uxth	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006214:	7bfb      	ldrb	r3, [r7, #15]
 8006216:	7b7a      	ldrb	r2, [r7, #13]
 8006218:	4909      	ldr	r1, [pc, #36]	@ (8006240 <UARTEx_SetNbDataToProcess+0x94>)
 800621a:	5c8a      	ldrb	r2, [r1, r2]
 800621c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006220:	7b7a      	ldrb	r2, [r7, #13]
 8006222:	4908      	ldr	r1, [pc, #32]	@ (8006244 <UARTEx_SetNbDataToProcess+0x98>)
 8006224:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006226:	fb93 f3f2 	sdiv	r3, r3, r2
 800622a:	b29a      	uxth	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006232:	bf00      	nop
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	08008b90 	.word	0x08008b90
 8006244:	08008b98 	.word	0x08008b98

08006248 <__cvt>:
 8006248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800624a:	ed2d 8b02 	vpush	{d8}
 800624e:	eeb0 8b40 	vmov.f64	d8, d0
 8006252:	b085      	sub	sp, #20
 8006254:	4617      	mov	r7, r2
 8006256:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8006258:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800625a:	ee18 2a90 	vmov	r2, s17
 800625e:	f025 0520 	bic.w	r5, r5, #32
 8006262:	2a00      	cmp	r2, #0
 8006264:	bfb6      	itet	lt
 8006266:	222d      	movlt	r2, #45	@ 0x2d
 8006268:	2200      	movge	r2, #0
 800626a:	eeb1 8b40 	vneglt.f64	d8, d0
 800626e:	2d46      	cmp	r5, #70	@ 0x46
 8006270:	460c      	mov	r4, r1
 8006272:	701a      	strb	r2, [r3, #0]
 8006274:	d004      	beq.n	8006280 <__cvt+0x38>
 8006276:	2d45      	cmp	r5, #69	@ 0x45
 8006278:	d100      	bne.n	800627c <__cvt+0x34>
 800627a:	3401      	adds	r4, #1
 800627c:	2102      	movs	r1, #2
 800627e:	e000      	b.n	8006282 <__cvt+0x3a>
 8006280:	2103      	movs	r1, #3
 8006282:	ab03      	add	r3, sp, #12
 8006284:	9301      	str	r3, [sp, #4]
 8006286:	ab02      	add	r3, sp, #8
 8006288:	9300      	str	r3, [sp, #0]
 800628a:	4622      	mov	r2, r4
 800628c:	4633      	mov	r3, r6
 800628e:	eeb0 0b48 	vmov.f64	d0, d8
 8006292:	f000 fe01 	bl	8006e98 <_dtoa_r>
 8006296:	2d47      	cmp	r5, #71	@ 0x47
 8006298:	d114      	bne.n	80062c4 <__cvt+0x7c>
 800629a:	07fb      	lsls	r3, r7, #31
 800629c:	d50a      	bpl.n	80062b4 <__cvt+0x6c>
 800629e:	1902      	adds	r2, r0, r4
 80062a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80062a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a8:	bf08      	it	eq
 80062aa:	9203      	streq	r2, [sp, #12]
 80062ac:	2130      	movs	r1, #48	@ 0x30
 80062ae:	9b03      	ldr	r3, [sp, #12]
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d319      	bcc.n	80062e8 <__cvt+0xa0>
 80062b4:	9b03      	ldr	r3, [sp, #12]
 80062b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062b8:	1a1b      	subs	r3, r3, r0
 80062ba:	6013      	str	r3, [r2, #0]
 80062bc:	b005      	add	sp, #20
 80062be:	ecbd 8b02 	vpop	{d8}
 80062c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062c4:	2d46      	cmp	r5, #70	@ 0x46
 80062c6:	eb00 0204 	add.w	r2, r0, r4
 80062ca:	d1e9      	bne.n	80062a0 <__cvt+0x58>
 80062cc:	7803      	ldrb	r3, [r0, #0]
 80062ce:	2b30      	cmp	r3, #48	@ 0x30
 80062d0:	d107      	bne.n	80062e2 <__cvt+0x9a>
 80062d2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80062d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062da:	bf1c      	itt	ne
 80062dc:	f1c4 0401 	rsbne	r4, r4, #1
 80062e0:	6034      	strne	r4, [r6, #0]
 80062e2:	6833      	ldr	r3, [r6, #0]
 80062e4:	441a      	add	r2, r3
 80062e6:	e7db      	b.n	80062a0 <__cvt+0x58>
 80062e8:	1c5c      	adds	r4, r3, #1
 80062ea:	9403      	str	r4, [sp, #12]
 80062ec:	7019      	strb	r1, [r3, #0]
 80062ee:	e7de      	b.n	80062ae <__cvt+0x66>

080062f0 <__exponent>:
 80062f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062f2:	2900      	cmp	r1, #0
 80062f4:	bfba      	itte	lt
 80062f6:	4249      	neglt	r1, r1
 80062f8:	232d      	movlt	r3, #45	@ 0x2d
 80062fa:	232b      	movge	r3, #43	@ 0x2b
 80062fc:	2909      	cmp	r1, #9
 80062fe:	7002      	strb	r2, [r0, #0]
 8006300:	7043      	strb	r3, [r0, #1]
 8006302:	dd29      	ble.n	8006358 <__exponent+0x68>
 8006304:	f10d 0307 	add.w	r3, sp, #7
 8006308:	461d      	mov	r5, r3
 800630a:	270a      	movs	r7, #10
 800630c:	461a      	mov	r2, r3
 800630e:	fbb1 f6f7 	udiv	r6, r1, r7
 8006312:	fb07 1416 	mls	r4, r7, r6, r1
 8006316:	3430      	adds	r4, #48	@ 0x30
 8006318:	f802 4c01 	strb.w	r4, [r2, #-1]
 800631c:	460c      	mov	r4, r1
 800631e:	2c63      	cmp	r4, #99	@ 0x63
 8006320:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006324:	4631      	mov	r1, r6
 8006326:	dcf1      	bgt.n	800630c <__exponent+0x1c>
 8006328:	3130      	adds	r1, #48	@ 0x30
 800632a:	1e94      	subs	r4, r2, #2
 800632c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006330:	1c41      	adds	r1, r0, #1
 8006332:	4623      	mov	r3, r4
 8006334:	42ab      	cmp	r3, r5
 8006336:	d30a      	bcc.n	800634e <__exponent+0x5e>
 8006338:	f10d 0309 	add.w	r3, sp, #9
 800633c:	1a9b      	subs	r3, r3, r2
 800633e:	42ac      	cmp	r4, r5
 8006340:	bf88      	it	hi
 8006342:	2300      	movhi	r3, #0
 8006344:	3302      	adds	r3, #2
 8006346:	4403      	add	r3, r0
 8006348:	1a18      	subs	r0, r3, r0
 800634a:	b003      	add	sp, #12
 800634c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800634e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006352:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006356:	e7ed      	b.n	8006334 <__exponent+0x44>
 8006358:	2330      	movs	r3, #48	@ 0x30
 800635a:	3130      	adds	r1, #48	@ 0x30
 800635c:	7083      	strb	r3, [r0, #2]
 800635e:	70c1      	strb	r1, [r0, #3]
 8006360:	1d03      	adds	r3, r0, #4
 8006362:	e7f1      	b.n	8006348 <__exponent+0x58>
 8006364:	0000      	movs	r0, r0
	...

08006368 <_printf_float>:
 8006368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800636c:	b08d      	sub	sp, #52	@ 0x34
 800636e:	460c      	mov	r4, r1
 8006370:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006374:	4616      	mov	r6, r2
 8006376:	461f      	mov	r7, r3
 8006378:	4605      	mov	r5, r0
 800637a:	f000 fd01 	bl	8006d80 <_localeconv_r>
 800637e:	f8d0 b000 	ldr.w	fp, [r0]
 8006382:	4658      	mov	r0, fp
 8006384:	f7f9 fffc 	bl	8000380 <strlen>
 8006388:	2300      	movs	r3, #0
 800638a:	930a      	str	r3, [sp, #40]	@ 0x28
 800638c:	f8d8 3000 	ldr.w	r3, [r8]
 8006390:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006394:	6822      	ldr	r2, [r4, #0]
 8006396:	9005      	str	r0, [sp, #20]
 8006398:	3307      	adds	r3, #7
 800639a:	f023 0307 	bic.w	r3, r3, #7
 800639e:	f103 0108 	add.w	r1, r3, #8
 80063a2:	f8c8 1000 	str.w	r1, [r8]
 80063a6:	ed93 0b00 	vldr	d0, [r3]
 80063aa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8006608 <_printf_float+0x2a0>
 80063ae:	eeb0 7bc0 	vabs.f64	d7, d0
 80063b2:	eeb4 7b46 	vcmp.f64	d7, d6
 80063b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ba:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80063be:	dd24      	ble.n	800640a <_printf_float+0xa2>
 80063c0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80063c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c8:	d502      	bpl.n	80063d0 <_printf_float+0x68>
 80063ca:	232d      	movs	r3, #45	@ 0x2d
 80063cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063d0:	498f      	ldr	r1, [pc, #572]	@ (8006610 <_printf_float+0x2a8>)
 80063d2:	4b90      	ldr	r3, [pc, #576]	@ (8006614 <_printf_float+0x2ac>)
 80063d4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80063d8:	bf8c      	ite	hi
 80063da:	4688      	movhi	r8, r1
 80063dc:	4698      	movls	r8, r3
 80063de:	f022 0204 	bic.w	r2, r2, #4
 80063e2:	2303      	movs	r3, #3
 80063e4:	6123      	str	r3, [r4, #16]
 80063e6:	6022      	str	r2, [r4, #0]
 80063e8:	f04f 0a00 	mov.w	sl, #0
 80063ec:	9700      	str	r7, [sp, #0]
 80063ee:	4633      	mov	r3, r6
 80063f0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80063f2:	4621      	mov	r1, r4
 80063f4:	4628      	mov	r0, r5
 80063f6:	f000 f9d1 	bl	800679c <_printf_common>
 80063fa:	3001      	adds	r0, #1
 80063fc:	f040 8089 	bne.w	8006512 <_printf_float+0x1aa>
 8006400:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006404:	b00d      	add	sp, #52	@ 0x34
 8006406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800640a:	eeb4 0b40 	vcmp.f64	d0, d0
 800640e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006412:	d709      	bvc.n	8006428 <_printf_float+0xc0>
 8006414:	ee10 3a90 	vmov	r3, s1
 8006418:	2b00      	cmp	r3, #0
 800641a:	bfbc      	itt	lt
 800641c:	232d      	movlt	r3, #45	@ 0x2d
 800641e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006422:	497d      	ldr	r1, [pc, #500]	@ (8006618 <_printf_float+0x2b0>)
 8006424:	4b7d      	ldr	r3, [pc, #500]	@ (800661c <_printf_float+0x2b4>)
 8006426:	e7d5      	b.n	80063d4 <_printf_float+0x6c>
 8006428:	6863      	ldr	r3, [r4, #4]
 800642a:	1c59      	adds	r1, r3, #1
 800642c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006430:	d139      	bne.n	80064a6 <_printf_float+0x13e>
 8006432:	2306      	movs	r3, #6
 8006434:	6063      	str	r3, [r4, #4]
 8006436:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800643a:	2300      	movs	r3, #0
 800643c:	6022      	str	r2, [r4, #0]
 800643e:	9303      	str	r3, [sp, #12]
 8006440:	ab0a      	add	r3, sp, #40	@ 0x28
 8006442:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006446:	ab09      	add	r3, sp, #36	@ 0x24
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	6861      	ldr	r1, [r4, #4]
 800644c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006450:	4628      	mov	r0, r5
 8006452:	f7ff fef9 	bl	8006248 <__cvt>
 8006456:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800645a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800645c:	4680      	mov	r8, r0
 800645e:	d129      	bne.n	80064b4 <_printf_float+0x14c>
 8006460:	1cc8      	adds	r0, r1, #3
 8006462:	db02      	blt.n	800646a <_printf_float+0x102>
 8006464:	6863      	ldr	r3, [r4, #4]
 8006466:	4299      	cmp	r1, r3
 8006468:	dd41      	ble.n	80064ee <_printf_float+0x186>
 800646a:	f1a9 0902 	sub.w	r9, r9, #2
 800646e:	fa5f f989 	uxtb.w	r9, r9
 8006472:	3901      	subs	r1, #1
 8006474:	464a      	mov	r2, r9
 8006476:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800647a:	9109      	str	r1, [sp, #36]	@ 0x24
 800647c:	f7ff ff38 	bl	80062f0 <__exponent>
 8006480:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006482:	1813      	adds	r3, r2, r0
 8006484:	2a01      	cmp	r2, #1
 8006486:	4682      	mov	sl, r0
 8006488:	6123      	str	r3, [r4, #16]
 800648a:	dc02      	bgt.n	8006492 <_printf_float+0x12a>
 800648c:	6822      	ldr	r2, [r4, #0]
 800648e:	07d2      	lsls	r2, r2, #31
 8006490:	d501      	bpl.n	8006496 <_printf_float+0x12e>
 8006492:	3301      	adds	r3, #1
 8006494:	6123      	str	r3, [r4, #16]
 8006496:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0a6      	beq.n	80063ec <_printf_float+0x84>
 800649e:	232d      	movs	r3, #45	@ 0x2d
 80064a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064a4:	e7a2      	b.n	80063ec <_printf_float+0x84>
 80064a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80064aa:	d1c4      	bne.n	8006436 <_printf_float+0xce>
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d1c2      	bne.n	8006436 <_printf_float+0xce>
 80064b0:	2301      	movs	r3, #1
 80064b2:	e7bf      	b.n	8006434 <_printf_float+0xcc>
 80064b4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80064b8:	d9db      	bls.n	8006472 <_printf_float+0x10a>
 80064ba:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80064be:	d118      	bne.n	80064f2 <_printf_float+0x18a>
 80064c0:	2900      	cmp	r1, #0
 80064c2:	6863      	ldr	r3, [r4, #4]
 80064c4:	dd0b      	ble.n	80064de <_printf_float+0x176>
 80064c6:	6121      	str	r1, [r4, #16]
 80064c8:	b913      	cbnz	r3, 80064d0 <_printf_float+0x168>
 80064ca:	6822      	ldr	r2, [r4, #0]
 80064cc:	07d0      	lsls	r0, r2, #31
 80064ce:	d502      	bpl.n	80064d6 <_printf_float+0x16e>
 80064d0:	3301      	adds	r3, #1
 80064d2:	440b      	add	r3, r1
 80064d4:	6123      	str	r3, [r4, #16]
 80064d6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80064d8:	f04f 0a00 	mov.w	sl, #0
 80064dc:	e7db      	b.n	8006496 <_printf_float+0x12e>
 80064de:	b913      	cbnz	r3, 80064e6 <_printf_float+0x17e>
 80064e0:	6822      	ldr	r2, [r4, #0]
 80064e2:	07d2      	lsls	r2, r2, #31
 80064e4:	d501      	bpl.n	80064ea <_printf_float+0x182>
 80064e6:	3302      	adds	r3, #2
 80064e8:	e7f4      	b.n	80064d4 <_printf_float+0x16c>
 80064ea:	2301      	movs	r3, #1
 80064ec:	e7f2      	b.n	80064d4 <_printf_float+0x16c>
 80064ee:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80064f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064f4:	4299      	cmp	r1, r3
 80064f6:	db05      	blt.n	8006504 <_printf_float+0x19c>
 80064f8:	6823      	ldr	r3, [r4, #0]
 80064fa:	6121      	str	r1, [r4, #16]
 80064fc:	07d8      	lsls	r0, r3, #31
 80064fe:	d5ea      	bpl.n	80064d6 <_printf_float+0x16e>
 8006500:	1c4b      	adds	r3, r1, #1
 8006502:	e7e7      	b.n	80064d4 <_printf_float+0x16c>
 8006504:	2900      	cmp	r1, #0
 8006506:	bfd4      	ite	le
 8006508:	f1c1 0202 	rsble	r2, r1, #2
 800650c:	2201      	movgt	r2, #1
 800650e:	4413      	add	r3, r2
 8006510:	e7e0      	b.n	80064d4 <_printf_float+0x16c>
 8006512:	6823      	ldr	r3, [r4, #0]
 8006514:	055a      	lsls	r2, r3, #21
 8006516:	d407      	bmi.n	8006528 <_printf_float+0x1c0>
 8006518:	6923      	ldr	r3, [r4, #16]
 800651a:	4642      	mov	r2, r8
 800651c:	4631      	mov	r1, r6
 800651e:	4628      	mov	r0, r5
 8006520:	47b8      	blx	r7
 8006522:	3001      	adds	r0, #1
 8006524:	d12a      	bne.n	800657c <_printf_float+0x214>
 8006526:	e76b      	b.n	8006400 <_printf_float+0x98>
 8006528:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800652c:	f240 80e0 	bls.w	80066f0 <_printf_float+0x388>
 8006530:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8006534:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800653c:	d133      	bne.n	80065a6 <_printf_float+0x23e>
 800653e:	4a38      	ldr	r2, [pc, #224]	@ (8006620 <_printf_float+0x2b8>)
 8006540:	2301      	movs	r3, #1
 8006542:	4631      	mov	r1, r6
 8006544:	4628      	mov	r0, r5
 8006546:	47b8      	blx	r7
 8006548:	3001      	adds	r0, #1
 800654a:	f43f af59 	beq.w	8006400 <_printf_float+0x98>
 800654e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006552:	4543      	cmp	r3, r8
 8006554:	db02      	blt.n	800655c <_printf_float+0x1f4>
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	07d8      	lsls	r0, r3, #31
 800655a:	d50f      	bpl.n	800657c <_printf_float+0x214>
 800655c:	9b05      	ldr	r3, [sp, #20]
 800655e:	465a      	mov	r2, fp
 8006560:	4631      	mov	r1, r6
 8006562:	4628      	mov	r0, r5
 8006564:	47b8      	blx	r7
 8006566:	3001      	adds	r0, #1
 8006568:	f43f af4a 	beq.w	8006400 <_printf_float+0x98>
 800656c:	f04f 0900 	mov.w	r9, #0
 8006570:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006574:	f104 0a1a 	add.w	sl, r4, #26
 8006578:	45c8      	cmp	r8, r9
 800657a:	dc09      	bgt.n	8006590 <_printf_float+0x228>
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	079b      	lsls	r3, r3, #30
 8006580:	f100 8107 	bmi.w	8006792 <_printf_float+0x42a>
 8006584:	68e0      	ldr	r0, [r4, #12]
 8006586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006588:	4298      	cmp	r0, r3
 800658a:	bfb8      	it	lt
 800658c:	4618      	movlt	r0, r3
 800658e:	e739      	b.n	8006404 <_printf_float+0x9c>
 8006590:	2301      	movs	r3, #1
 8006592:	4652      	mov	r2, sl
 8006594:	4631      	mov	r1, r6
 8006596:	4628      	mov	r0, r5
 8006598:	47b8      	blx	r7
 800659a:	3001      	adds	r0, #1
 800659c:	f43f af30 	beq.w	8006400 <_printf_float+0x98>
 80065a0:	f109 0901 	add.w	r9, r9, #1
 80065a4:	e7e8      	b.n	8006578 <_printf_float+0x210>
 80065a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	dc3b      	bgt.n	8006624 <_printf_float+0x2bc>
 80065ac:	4a1c      	ldr	r2, [pc, #112]	@ (8006620 <_printf_float+0x2b8>)
 80065ae:	2301      	movs	r3, #1
 80065b0:	4631      	mov	r1, r6
 80065b2:	4628      	mov	r0, r5
 80065b4:	47b8      	blx	r7
 80065b6:	3001      	adds	r0, #1
 80065b8:	f43f af22 	beq.w	8006400 <_printf_float+0x98>
 80065bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80065c0:	ea59 0303 	orrs.w	r3, r9, r3
 80065c4:	d102      	bne.n	80065cc <_printf_float+0x264>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	07d9      	lsls	r1, r3, #31
 80065ca:	d5d7      	bpl.n	800657c <_printf_float+0x214>
 80065cc:	9b05      	ldr	r3, [sp, #20]
 80065ce:	465a      	mov	r2, fp
 80065d0:	4631      	mov	r1, r6
 80065d2:	4628      	mov	r0, r5
 80065d4:	47b8      	blx	r7
 80065d6:	3001      	adds	r0, #1
 80065d8:	f43f af12 	beq.w	8006400 <_printf_float+0x98>
 80065dc:	f04f 0a00 	mov.w	sl, #0
 80065e0:	f104 0b1a 	add.w	fp, r4, #26
 80065e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065e6:	425b      	negs	r3, r3
 80065e8:	4553      	cmp	r3, sl
 80065ea:	dc01      	bgt.n	80065f0 <_printf_float+0x288>
 80065ec:	464b      	mov	r3, r9
 80065ee:	e794      	b.n	800651a <_printf_float+0x1b2>
 80065f0:	2301      	movs	r3, #1
 80065f2:	465a      	mov	r2, fp
 80065f4:	4631      	mov	r1, r6
 80065f6:	4628      	mov	r0, r5
 80065f8:	47b8      	blx	r7
 80065fa:	3001      	adds	r0, #1
 80065fc:	f43f af00 	beq.w	8006400 <_printf_float+0x98>
 8006600:	f10a 0a01 	add.w	sl, sl, #1
 8006604:	e7ee      	b.n	80065e4 <_printf_float+0x27c>
 8006606:	bf00      	nop
 8006608:	ffffffff 	.word	0xffffffff
 800660c:	7fefffff 	.word	0x7fefffff
 8006610:	08008ba4 	.word	0x08008ba4
 8006614:	08008ba0 	.word	0x08008ba0
 8006618:	08008bac 	.word	0x08008bac
 800661c:	08008ba8 	.word	0x08008ba8
 8006620:	08008bb0 	.word	0x08008bb0
 8006624:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006626:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800662a:	4553      	cmp	r3, sl
 800662c:	bfa8      	it	ge
 800662e:	4653      	movge	r3, sl
 8006630:	2b00      	cmp	r3, #0
 8006632:	4699      	mov	r9, r3
 8006634:	dc37      	bgt.n	80066a6 <_printf_float+0x33e>
 8006636:	2300      	movs	r3, #0
 8006638:	9307      	str	r3, [sp, #28]
 800663a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800663e:	f104 021a 	add.w	r2, r4, #26
 8006642:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006644:	9907      	ldr	r1, [sp, #28]
 8006646:	9306      	str	r3, [sp, #24]
 8006648:	eba3 0309 	sub.w	r3, r3, r9
 800664c:	428b      	cmp	r3, r1
 800664e:	dc31      	bgt.n	80066b4 <_printf_float+0x34c>
 8006650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006652:	459a      	cmp	sl, r3
 8006654:	dc3b      	bgt.n	80066ce <_printf_float+0x366>
 8006656:	6823      	ldr	r3, [r4, #0]
 8006658:	07da      	lsls	r2, r3, #31
 800665a:	d438      	bmi.n	80066ce <_printf_float+0x366>
 800665c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800665e:	ebaa 0903 	sub.w	r9, sl, r3
 8006662:	9b06      	ldr	r3, [sp, #24]
 8006664:	ebaa 0303 	sub.w	r3, sl, r3
 8006668:	4599      	cmp	r9, r3
 800666a:	bfa8      	it	ge
 800666c:	4699      	movge	r9, r3
 800666e:	f1b9 0f00 	cmp.w	r9, #0
 8006672:	dc34      	bgt.n	80066de <_printf_float+0x376>
 8006674:	f04f 0800 	mov.w	r8, #0
 8006678:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800667c:	f104 0b1a 	add.w	fp, r4, #26
 8006680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006682:	ebaa 0303 	sub.w	r3, sl, r3
 8006686:	eba3 0309 	sub.w	r3, r3, r9
 800668a:	4543      	cmp	r3, r8
 800668c:	f77f af76 	ble.w	800657c <_printf_float+0x214>
 8006690:	2301      	movs	r3, #1
 8006692:	465a      	mov	r2, fp
 8006694:	4631      	mov	r1, r6
 8006696:	4628      	mov	r0, r5
 8006698:	47b8      	blx	r7
 800669a:	3001      	adds	r0, #1
 800669c:	f43f aeb0 	beq.w	8006400 <_printf_float+0x98>
 80066a0:	f108 0801 	add.w	r8, r8, #1
 80066a4:	e7ec      	b.n	8006680 <_printf_float+0x318>
 80066a6:	4642      	mov	r2, r8
 80066a8:	4631      	mov	r1, r6
 80066aa:	4628      	mov	r0, r5
 80066ac:	47b8      	blx	r7
 80066ae:	3001      	adds	r0, #1
 80066b0:	d1c1      	bne.n	8006636 <_printf_float+0x2ce>
 80066b2:	e6a5      	b.n	8006400 <_printf_float+0x98>
 80066b4:	2301      	movs	r3, #1
 80066b6:	4631      	mov	r1, r6
 80066b8:	4628      	mov	r0, r5
 80066ba:	9206      	str	r2, [sp, #24]
 80066bc:	47b8      	blx	r7
 80066be:	3001      	adds	r0, #1
 80066c0:	f43f ae9e 	beq.w	8006400 <_printf_float+0x98>
 80066c4:	9b07      	ldr	r3, [sp, #28]
 80066c6:	9a06      	ldr	r2, [sp, #24]
 80066c8:	3301      	adds	r3, #1
 80066ca:	9307      	str	r3, [sp, #28]
 80066cc:	e7b9      	b.n	8006642 <_printf_float+0x2da>
 80066ce:	9b05      	ldr	r3, [sp, #20]
 80066d0:	465a      	mov	r2, fp
 80066d2:	4631      	mov	r1, r6
 80066d4:	4628      	mov	r0, r5
 80066d6:	47b8      	blx	r7
 80066d8:	3001      	adds	r0, #1
 80066da:	d1bf      	bne.n	800665c <_printf_float+0x2f4>
 80066dc:	e690      	b.n	8006400 <_printf_float+0x98>
 80066de:	9a06      	ldr	r2, [sp, #24]
 80066e0:	464b      	mov	r3, r9
 80066e2:	4442      	add	r2, r8
 80066e4:	4631      	mov	r1, r6
 80066e6:	4628      	mov	r0, r5
 80066e8:	47b8      	blx	r7
 80066ea:	3001      	adds	r0, #1
 80066ec:	d1c2      	bne.n	8006674 <_printf_float+0x30c>
 80066ee:	e687      	b.n	8006400 <_printf_float+0x98>
 80066f0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80066f4:	f1b9 0f01 	cmp.w	r9, #1
 80066f8:	dc01      	bgt.n	80066fe <_printf_float+0x396>
 80066fa:	07db      	lsls	r3, r3, #31
 80066fc:	d536      	bpl.n	800676c <_printf_float+0x404>
 80066fe:	2301      	movs	r3, #1
 8006700:	4642      	mov	r2, r8
 8006702:	4631      	mov	r1, r6
 8006704:	4628      	mov	r0, r5
 8006706:	47b8      	blx	r7
 8006708:	3001      	adds	r0, #1
 800670a:	f43f ae79 	beq.w	8006400 <_printf_float+0x98>
 800670e:	9b05      	ldr	r3, [sp, #20]
 8006710:	465a      	mov	r2, fp
 8006712:	4631      	mov	r1, r6
 8006714:	4628      	mov	r0, r5
 8006716:	47b8      	blx	r7
 8006718:	3001      	adds	r0, #1
 800671a:	f43f ae71 	beq.w	8006400 <_printf_float+0x98>
 800671e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8006722:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800672a:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800672e:	d018      	beq.n	8006762 <_printf_float+0x3fa>
 8006730:	464b      	mov	r3, r9
 8006732:	f108 0201 	add.w	r2, r8, #1
 8006736:	4631      	mov	r1, r6
 8006738:	4628      	mov	r0, r5
 800673a:	47b8      	blx	r7
 800673c:	3001      	adds	r0, #1
 800673e:	d10c      	bne.n	800675a <_printf_float+0x3f2>
 8006740:	e65e      	b.n	8006400 <_printf_float+0x98>
 8006742:	2301      	movs	r3, #1
 8006744:	465a      	mov	r2, fp
 8006746:	4631      	mov	r1, r6
 8006748:	4628      	mov	r0, r5
 800674a:	47b8      	blx	r7
 800674c:	3001      	adds	r0, #1
 800674e:	f43f ae57 	beq.w	8006400 <_printf_float+0x98>
 8006752:	f108 0801 	add.w	r8, r8, #1
 8006756:	45c8      	cmp	r8, r9
 8006758:	dbf3      	blt.n	8006742 <_printf_float+0x3da>
 800675a:	4653      	mov	r3, sl
 800675c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006760:	e6dc      	b.n	800651c <_printf_float+0x1b4>
 8006762:	f04f 0800 	mov.w	r8, #0
 8006766:	f104 0b1a 	add.w	fp, r4, #26
 800676a:	e7f4      	b.n	8006756 <_printf_float+0x3ee>
 800676c:	2301      	movs	r3, #1
 800676e:	4642      	mov	r2, r8
 8006770:	e7e1      	b.n	8006736 <_printf_float+0x3ce>
 8006772:	2301      	movs	r3, #1
 8006774:	464a      	mov	r2, r9
 8006776:	4631      	mov	r1, r6
 8006778:	4628      	mov	r0, r5
 800677a:	47b8      	blx	r7
 800677c:	3001      	adds	r0, #1
 800677e:	f43f ae3f 	beq.w	8006400 <_printf_float+0x98>
 8006782:	f108 0801 	add.w	r8, r8, #1
 8006786:	68e3      	ldr	r3, [r4, #12]
 8006788:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800678a:	1a5b      	subs	r3, r3, r1
 800678c:	4543      	cmp	r3, r8
 800678e:	dcf0      	bgt.n	8006772 <_printf_float+0x40a>
 8006790:	e6f8      	b.n	8006584 <_printf_float+0x21c>
 8006792:	f04f 0800 	mov.w	r8, #0
 8006796:	f104 0919 	add.w	r9, r4, #25
 800679a:	e7f4      	b.n	8006786 <_printf_float+0x41e>

0800679c <_printf_common>:
 800679c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067a0:	4616      	mov	r6, r2
 80067a2:	4698      	mov	r8, r3
 80067a4:	688a      	ldr	r2, [r1, #8]
 80067a6:	690b      	ldr	r3, [r1, #16]
 80067a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067ac:	4293      	cmp	r3, r2
 80067ae:	bfb8      	it	lt
 80067b0:	4613      	movlt	r3, r2
 80067b2:	6033      	str	r3, [r6, #0]
 80067b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067b8:	4607      	mov	r7, r0
 80067ba:	460c      	mov	r4, r1
 80067bc:	b10a      	cbz	r2, 80067c2 <_printf_common+0x26>
 80067be:	3301      	adds	r3, #1
 80067c0:	6033      	str	r3, [r6, #0]
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	0699      	lsls	r1, r3, #26
 80067c6:	bf42      	ittt	mi
 80067c8:	6833      	ldrmi	r3, [r6, #0]
 80067ca:	3302      	addmi	r3, #2
 80067cc:	6033      	strmi	r3, [r6, #0]
 80067ce:	6825      	ldr	r5, [r4, #0]
 80067d0:	f015 0506 	ands.w	r5, r5, #6
 80067d4:	d106      	bne.n	80067e4 <_printf_common+0x48>
 80067d6:	f104 0a19 	add.w	sl, r4, #25
 80067da:	68e3      	ldr	r3, [r4, #12]
 80067dc:	6832      	ldr	r2, [r6, #0]
 80067de:	1a9b      	subs	r3, r3, r2
 80067e0:	42ab      	cmp	r3, r5
 80067e2:	dc26      	bgt.n	8006832 <_printf_common+0x96>
 80067e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067e8:	6822      	ldr	r2, [r4, #0]
 80067ea:	3b00      	subs	r3, #0
 80067ec:	bf18      	it	ne
 80067ee:	2301      	movne	r3, #1
 80067f0:	0692      	lsls	r2, r2, #26
 80067f2:	d42b      	bmi.n	800684c <_printf_common+0xb0>
 80067f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067f8:	4641      	mov	r1, r8
 80067fa:	4638      	mov	r0, r7
 80067fc:	47c8      	blx	r9
 80067fe:	3001      	adds	r0, #1
 8006800:	d01e      	beq.n	8006840 <_printf_common+0xa4>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	6922      	ldr	r2, [r4, #16]
 8006806:	f003 0306 	and.w	r3, r3, #6
 800680a:	2b04      	cmp	r3, #4
 800680c:	bf02      	ittt	eq
 800680e:	68e5      	ldreq	r5, [r4, #12]
 8006810:	6833      	ldreq	r3, [r6, #0]
 8006812:	1aed      	subeq	r5, r5, r3
 8006814:	68a3      	ldr	r3, [r4, #8]
 8006816:	bf0c      	ite	eq
 8006818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800681c:	2500      	movne	r5, #0
 800681e:	4293      	cmp	r3, r2
 8006820:	bfc4      	itt	gt
 8006822:	1a9b      	subgt	r3, r3, r2
 8006824:	18ed      	addgt	r5, r5, r3
 8006826:	2600      	movs	r6, #0
 8006828:	341a      	adds	r4, #26
 800682a:	42b5      	cmp	r5, r6
 800682c:	d11a      	bne.n	8006864 <_printf_common+0xc8>
 800682e:	2000      	movs	r0, #0
 8006830:	e008      	b.n	8006844 <_printf_common+0xa8>
 8006832:	2301      	movs	r3, #1
 8006834:	4652      	mov	r2, sl
 8006836:	4641      	mov	r1, r8
 8006838:	4638      	mov	r0, r7
 800683a:	47c8      	blx	r9
 800683c:	3001      	adds	r0, #1
 800683e:	d103      	bne.n	8006848 <_printf_common+0xac>
 8006840:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006848:	3501      	adds	r5, #1
 800684a:	e7c6      	b.n	80067da <_printf_common+0x3e>
 800684c:	18e1      	adds	r1, r4, r3
 800684e:	1c5a      	adds	r2, r3, #1
 8006850:	2030      	movs	r0, #48	@ 0x30
 8006852:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006856:	4422      	add	r2, r4
 8006858:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800685c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006860:	3302      	adds	r3, #2
 8006862:	e7c7      	b.n	80067f4 <_printf_common+0x58>
 8006864:	2301      	movs	r3, #1
 8006866:	4622      	mov	r2, r4
 8006868:	4641      	mov	r1, r8
 800686a:	4638      	mov	r0, r7
 800686c:	47c8      	blx	r9
 800686e:	3001      	adds	r0, #1
 8006870:	d0e6      	beq.n	8006840 <_printf_common+0xa4>
 8006872:	3601      	adds	r6, #1
 8006874:	e7d9      	b.n	800682a <_printf_common+0x8e>
	...

08006878 <_printf_i>:
 8006878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800687c:	7e0f      	ldrb	r7, [r1, #24]
 800687e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006880:	2f78      	cmp	r7, #120	@ 0x78
 8006882:	4691      	mov	r9, r2
 8006884:	4680      	mov	r8, r0
 8006886:	460c      	mov	r4, r1
 8006888:	469a      	mov	sl, r3
 800688a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800688e:	d807      	bhi.n	80068a0 <_printf_i+0x28>
 8006890:	2f62      	cmp	r7, #98	@ 0x62
 8006892:	d80a      	bhi.n	80068aa <_printf_i+0x32>
 8006894:	2f00      	cmp	r7, #0
 8006896:	f000 80d1 	beq.w	8006a3c <_printf_i+0x1c4>
 800689a:	2f58      	cmp	r7, #88	@ 0x58
 800689c:	f000 80b8 	beq.w	8006a10 <_printf_i+0x198>
 80068a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068a8:	e03a      	b.n	8006920 <_printf_i+0xa8>
 80068aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068ae:	2b15      	cmp	r3, #21
 80068b0:	d8f6      	bhi.n	80068a0 <_printf_i+0x28>
 80068b2:	a101      	add	r1, pc, #4	@ (adr r1, 80068b8 <_printf_i+0x40>)
 80068b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068b8:	08006911 	.word	0x08006911
 80068bc:	08006925 	.word	0x08006925
 80068c0:	080068a1 	.word	0x080068a1
 80068c4:	080068a1 	.word	0x080068a1
 80068c8:	080068a1 	.word	0x080068a1
 80068cc:	080068a1 	.word	0x080068a1
 80068d0:	08006925 	.word	0x08006925
 80068d4:	080068a1 	.word	0x080068a1
 80068d8:	080068a1 	.word	0x080068a1
 80068dc:	080068a1 	.word	0x080068a1
 80068e0:	080068a1 	.word	0x080068a1
 80068e4:	08006a23 	.word	0x08006a23
 80068e8:	0800694f 	.word	0x0800694f
 80068ec:	080069dd 	.word	0x080069dd
 80068f0:	080068a1 	.word	0x080068a1
 80068f4:	080068a1 	.word	0x080068a1
 80068f8:	08006a45 	.word	0x08006a45
 80068fc:	080068a1 	.word	0x080068a1
 8006900:	0800694f 	.word	0x0800694f
 8006904:	080068a1 	.word	0x080068a1
 8006908:	080068a1 	.word	0x080068a1
 800690c:	080069e5 	.word	0x080069e5
 8006910:	6833      	ldr	r3, [r6, #0]
 8006912:	1d1a      	adds	r2, r3, #4
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6032      	str	r2, [r6, #0]
 8006918:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800691c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006920:	2301      	movs	r3, #1
 8006922:	e09c      	b.n	8006a5e <_printf_i+0x1e6>
 8006924:	6833      	ldr	r3, [r6, #0]
 8006926:	6820      	ldr	r0, [r4, #0]
 8006928:	1d19      	adds	r1, r3, #4
 800692a:	6031      	str	r1, [r6, #0]
 800692c:	0606      	lsls	r6, r0, #24
 800692e:	d501      	bpl.n	8006934 <_printf_i+0xbc>
 8006930:	681d      	ldr	r5, [r3, #0]
 8006932:	e003      	b.n	800693c <_printf_i+0xc4>
 8006934:	0645      	lsls	r5, r0, #25
 8006936:	d5fb      	bpl.n	8006930 <_printf_i+0xb8>
 8006938:	f9b3 5000 	ldrsh.w	r5, [r3]
 800693c:	2d00      	cmp	r5, #0
 800693e:	da03      	bge.n	8006948 <_printf_i+0xd0>
 8006940:	232d      	movs	r3, #45	@ 0x2d
 8006942:	426d      	negs	r5, r5
 8006944:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006948:	4858      	ldr	r0, [pc, #352]	@ (8006aac <_printf_i+0x234>)
 800694a:	230a      	movs	r3, #10
 800694c:	e011      	b.n	8006972 <_printf_i+0xfa>
 800694e:	6821      	ldr	r1, [r4, #0]
 8006950:	6833      	ldr	r3, [r6, #0]
 8006952:	0608      	lsls	r0, r1, #24
 8006954:	f853 5b04 	ldr.w	r5, [r3], #4
 8006958:	d402      	bmi.n	8006960 <_printf_i+0xe8>
 800695a:	0649      	lsls	r1, r1, #25
 800695c:	bf48      	it	mi
 800695e:	b2ad      	uxthmi	r5, r5
 8006960:	2f6f      	cmp	r7, #111	@ 0x6f
 8006962:	4852      	ldr	r0, [pc, #328]	@ (8006aac <_printf_i+0x234>)
 8006964:	6033      	str	r3, [r6, #0]
 8006966:	bf14      	ite	ne
 8006968:	230a      	movne	r3, #10
 800696a:	2308      	moveq	r3, #8
 800696c:	2100      	movs	r1, #0
 800696e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006972:	6866      	ldr	r6, [r4, #4]
 8006974:	60a6      	str	r6, [r4, #8]
 8006976:	2e00      	cmp	r6, #0
 8006978:	db05      	blt.n	8006986 <_printf_i+0x10e>
 800697a:	6821      	ldr	r1, [r4, #0]
 800697c:	432e      	orrs	r6, r5
 800697e:	f021 0104 	bic.w	r1, r1, #4
 8006982:	6021      	str	r1, [r4, #0]
 8006984:	d04b      	beq.n	8006a1e <_printf_i+0x1a6>
 8006986:	4616      	mov	r6, r2
 8006988:	fbb5 f1f3 	udiv	r1, r5, r3
 800698c:	fb03 5711 	mls	r7, r3, r1, r5
 8006990:	5dc7      	ldrb	r7, [r0, r7]
 8006992:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006996:	462f      	mov	r7, r5
 8006998:	42bb      	cmp	r3, r7
 800699a:	460d      	mov	r5, r1
 800699c:	d9f4      	bls.n	8006988 <_printf_i+0x110>
 800699e:	2b08      	cmp	r3, #8
 80069a0:	d10b      	bne.n	80069ba <_printf_i+0x142>
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	07df      	lsls	r7, r3, #31
 80069a6:	d508      	bpl.n	80069ba <_printf_i+0x142>
 80069a8:	6923      	ldr	r3, [r4, #16]
 80069aa:	6861      	ldr	r1, [r4, #4]
 80069ac:	4299      	cmp	r1, r3
 80069ae:	bfde      	ittt	le
 80069b0:	2330      	movle	r3, #48	@ 0x30
 80069b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069b6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80069ba:	1b92      	subs	r2, r2, r6
 80069bc:	6122      	str	r2, [r4, #16]
 80069be:	f8cd a000 	str.w	sl, [sp]
 80069c2:	464b      	mov	r3, r9
 80069c4:	aa03      	add	r2, sp, #12
 80069c6:	4621      	mov	r1, r4
 80069c8:	4640      	mov	r0, r8
 80069ca:	f7ff fee7 	bl	800679c <_printf_common>
 80069ce:	3001      	adds	r0, #1
 80069d0:	d14a      	bne.n	8006a68 <_printf_i+0x1f0>
 80069d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069d6:	b004      	add	sp, #16
 80069d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	f043 0320 	orr.w	r3, r3, #32
 80069e2:	6023      	str	r3, [r4, #0]
 80069e4:	4832      	ldr	r0, [pc, #200]	@ (8006ab0 <_printf_i+0x238>)
 80069e6:	2778      	movs	r7, #120	@ 0x78
 80069e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	6831      	ldr	r1, [r6, #0]
 80069f0:	061f      	lsls	r7, r3, #24
 80069f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80069f6:	d402      	bmi.n	80069fe <_printf_i+0x186>
 80069f8:	065f      	lsls	r7, r3, #25
 80069fa:	bf48      	it	mi
 80069fc:	b2ad      	uxthmi	r5, r5
 80069fe:	6031      	str	r1, [r6, #0]
 8006a00:	07d9      	lsls	r1, r3, #31
 8006a02:	bf44      	itt	mi
 8006a04:	f043 0320 	orrmi.w	r3, r3, #32
 8006a08:	6023      	strmi	r3, [r4, #0]
 8006a0a:	b11d      	cbz	r5, 8006a14 <_printf_i+0x19c>
 8006a0c:	2310      	movs	r3, #16
 8006a0e:	e7ad      	b.n	800696c <_printf_i+0xf4>
 8006a10:	4826      	ldr	r0, [pc, #152]	@ (8006aac <_printf_i+0x234>)
 8006a12:	e7e9      	b.n	80069e8 <_printf_i+0x170>
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	f023 0320 	bic.w	r3, r3, #32
 8006a1a:	6023      	str	r3, [r4, #0]
 8006a1c:	e7f6      	b.n	8006a0c <_printf_i+0x194>
 8006a1e:	4616      	mov	r6, r2
 8006a20:	e7bd      	b.n	800699e <_printf_i+0x126>
 8006a22:	6833      	ldr	r3, [r6, #0]
 8006a24:	6825      	ldr	r5, [r4, #0]
 8006a26:	6961      	ldr	r1, [r4, #20]
 8006a28:	1d18      	adds	r0, r3, #4
 8006a2a:	6030      	str	r0, [r6, #0]
 8006a2c:	062e      	lsls	r6, r5, #24
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	d501      	bpl.n	8006a36 <_printf_i+0x1be>
 8006a32:	6019      	str	r1, [r3, #0]
 8006a34:	e002      	b.n	8006a3c <_printf_i+0x1c4>
 8006a36:	0668      	lsls	r0, r5, #25
 8006a38:	d5fb      	bpl.n	8006a32 <_printf_i+0x1ba>
 8006a3a:	8019      	strh	r1, [r3, #0]
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	6123      	str	r3, [r4, #16]
 8006a40:	4616      	mov	r6, r2
 8006a42:	e7bc      	b.n	80069be <_printf_i+0x146>
 8006a44:	6833      	ldr	r3, [r6, #0]
 8006a46:	1d1a      	adds	r2, r3, #4
 8006a48:	6032      	str	r2, [r6, #0]
 8006a4a:	681e      	ldr	r6, [r3, #0]
 8006a4c:	6862      	ldr	r2, [r4, #4]
 8006a4e:	2100      	movs	r1, #0
 8006a50:	4630      	mov	r0, r6
 8006a52:	f7f9 fc45 	bl	80002e0 <memchr>
 8006a56:	b108      	cbz	r0, 8006a5c <_printf_i+0x1e4>
 8006a58:	1b80      	subs	r0, r0, r6
 8006a5a:	6060      	str	r0, [r4, #4]
 8006a5c:	6863      	ldr	r3, [r4, #4]
 8006a5e:	6123      	str	r3, [r4, #16]
 8006a60:	2300      	movs	r3, #0
 8006a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a66:	e7aa      	b.n	80069be <_printf_i+0x146>
 8006a68:	6923      	ldr	r3, [r4, #16]
 8006a6a:	4632      	mov	r2, r6
 8006a6c:	4649      	mov	r1, r9
 8006a6e:	4640      	mov	r0, r8
 8006a70:	47d0      	blx	sl
 8006a72:	3001      	adds	r0, #1
 8006a74:	d0ad      	beq.n	80069d2 <_printf_i+0x15a>
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	079b      	lsls	r3, r3, #30
 8006a7a:	d413      	bmi.n	8006aa4 <_printf_i+0x22c>
 8006a7c:	68e0      	ldr	r0, [r4, #12]
 8006a7e:	9b03      	ldr	r3, [sp, #12]
 8006a80:	4298      	cmp	r0, r3
 8006a82:	bfb8      	it	lt
 8006a84:	4618      	movlt	r0, r3
 8006a86:	e7a6      	b.n	80069d6 <_printf_i+0x15e>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	4632      	mov	r2, r6
 8006a8c:	4649      	mov	r1, r9
 8006a8e:	4640      	mov	r0, r8
 8006a90:	47d0      	blx	sl
 8006a92:	3001      	adds	r0, #1
 8006a94:	d09d      	beq.n	80069d2 <_printf_i+0x15a>
 8006a96:	3501      	adds	r5, #1
 8006a98:	68e3      	ldr	r3, [r4, #12]
 8006a9a:	9903      	ldr	r1, [sp, #12]
 8006a9c:	1a5b      	subs	r3, r3, r1
 8006a9e:	42ab      	cmp	r3, r5
 8006aa0:	dcf2      	bgt.n	8006a88 <_printf_i+0x210>
 8006aa2:	e7eb      	b.n	8006a7c <_printf_i+0x204>
 8006aa4:	2500      	movs	r5, #0
 8006aa6:	f104 0619 	add.w	r6, r4, #25
 8006aaa:	e7f5      	b.n	8006a98 <_printf_i+0x220>
 8006aac:	08008bb2 	.word	0x08008bb2
 8006ab0:	08008bc3 	.word	0x08008bc3

08006ab4 <std>:
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	b510      	push	{r4, lr}
 8006ab8:	4604      	mov	r4, r0
 8006aba:	e9c0 3300 	strd	r3, r3, [r0]
 8006abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ac2:	6083      	str	r3, [r0, #8]
 8006ac4:	8181      	strh	r1, [r0, #12]
 8006ac6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ac8:	81c2      	strh	r2, [r0, #14]
 8006aca:	6183      	str	r3, [r0, #24]
 8006acc:	4619      	mov	r1, r3
 8006ace:	2208      	movs	r2, #8
 8006ad0:	305c      	adds	r0, #92	@ 0x5c
 8006ad2:	f000 f91f 	bl	8006d14 <memset>
 8006ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b0c <std+0x58>)
 8006ad8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ada:	4b0d      	ldr	r3, [pc, #52]	@ (8006b10 <std+0x5c>)
 8006adc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ade:	4b0d      	ldr	r3, [pc, #52]	@ (8006b14 <std+0x60>)
 8006ae0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8006b18 <std+0x64>)
 8006ae4:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b1c <std+0x68>)
 8006ae8:	6224      	str	r4, [r4, #32]
 8006aea:	429c      	cmp	r4, r3
 8006aec:	d006      	beq.n	8006afc <std+0x48>
 8006aee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006af2:	4294      	cmp	r4, r2
 8006af4:	d002      	beq.n	8006afc <std+0x48>
 8006af6:	33d0      	adds	r3, #208	@ 0xd0
 8006af8:	429c      	cmp	r4, r3
 8006afa:	d105      	bne.n	8006b08 <std+0x54>
 8006afc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b04:	f000 b938 	b.w	8006d78 <__retarget_lock_init_recursive>
 8006b08:	bd10      	pop	{r4, pc}
 8006b0a:	bf00      	nop
 8006b0c:	0800830d 	.word	0x0800830d
 8006b10:	0800832f 	.word	0x0800832f
 8006b14:	08008367 	.word	0x08008367
 8006b18:	0800838b 	.word	0x0800838b
 8006b1c:	24007a08 	.word	0x24007a08

08006b20 <stdio_exit_handler>:
 8006b20:	4a02      	ldr	r2, [pc, #8]	@ (8006b2c <stdio_exit_handler+0xc>)
 8006b22:	4903      	ldr	r1, [pc, #12]	@ (8006b30 <stdio_exit_handler+0x10>)
 8006b24:	4803      	ldr	r0, [pc, #12]	@ (8006b34 <stdio_exit_handler+0x14>)
 8006b26:	f000 b869 	b.w	8006bfc <_fwalk_sglue>
 8006b2a:	bf00      	nop
 8006b2c:	2400002c 	.word	0x2400002c
 8006b30:	08007bb1 	.word	0x08007bb1
 8006b34:	2400003c 	.word	0x2400003c

08006b38 <cleanup_stdio>:
 8006b38:	6841      	ldr	r1, [r0, #4]
 8006b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b6c <cleanup_stdio+0x34>)
 8006b3c:	4299      	cmp	r1, r3
 8006b3e:	b510      	push	{r4, lr}
 8006b40:	4604      	mov	r4, r0
 8006b42:	d001      	beq.n	8006b48 <cleanup_stdio+0x10>
 8006b44:	f001 f834 	bl	8007bb0 <_fflush_r>
 8006b48:	68a1      	ldr	r1, [r4, #8]
 8006b4a:	4b09      	ldr	r3, [pc, #36]	@ (8006b70 <cleanup_stdio+0x38>)
 8006b4c:	4299      	cmp	r1, r3
 8006b4e:	d002      	beq.n	8006b56 <cleanup_stdio+0x1e>
 8006b50:	4620      	mov	r0, r4
 8006b52:	f001 f82d 	bl	8007bb0 <_fflush_r>
 8006b56:	68e1      	ldr	r1, [r4, #12]
 8006b58:	4b06      	ldr	r3, [pc, #24]	@ (8006b74 <cleanup_stdio+0x3c>)
 8006b5a:	4299      	cmp	r1, r3
 8006b5c:	d004      	beq.n	8006b68 <cleanup_stdio+0x30>
 8006b5e:	4620      	mov	r0, r4
 8006b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b64:	f001 b824 	b.w	8007bb0 <_fflush_r>
 8006b68:	bd10      	pop	{r4, pc}
 8006b6a:	bf00      	nop
 8006b6c:	24007a08 	.word	0x24007a08
 8006b70:	24007a70 	.word	0x24007a70
 8006b74:	24007ad8 	.word	0x24007ad8

08006b78 <global_stdio_init.part.0>:
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba8 <global_stdio_init.part.0+0x30>)
 8006b7c:	4c0b      	ldr	r4, [pc, #44]	@ (8006bac <global_stdio_init.part.0+0x34>)
 8006b7e:	4a0c      	ldr	r2, [pc, #48]	@ (8006bb0 <global_stdio_init.part.0+0x38>)
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	4620      	mov	r0, r4
 8006b84:	2200      	movs	r2, #0
 8006b86:	2104      	movs	r1, #4
 8006b88:	f7ff ff94 	bl	8006ab4 <std>
 8006b8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006b90:	2201      	movs	r2, #1
 8006b92:	2109      	movs	r1, #9
 8006b94:	f7ff ff8e 	bl	8006ab4 <std>
 8006b98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b9c:	2202      	movs	r2, #2
 8006b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba2:	2112      	movs	r1, #18
 8006ba4:	f7ff bf86 	b.w	8006ab4 <std>
 8006ba8:	24007b40 	.word	0x24007b40
 8006bac:	24007a08 	.word	0x24007a08
 8006bb0:	08006b21 	.word	0x08006b21

08006bb4 <__sfp_lock_acquire>:
 8006bb4:	4801      	ldr	r0, [pc, #4]	@ (8006bbc <__sfp_lock_acquire+0x8>)
 8006bb6:	f000 b8e0 	b.w	8006d7a <__retarget_lock_acquire_recursive>
 8006bba:	bf00      	nop
 8006bbc:	24007b45 	.word	0x24007b45

08006bc0 <__sfp_lock_release>:
 8006bc0:	4801      	ldr	r0, [pc, #4]	@ (8006bc8 <__sfp_lock_release+0x8>)
 8006bc2:	f000 b8db 	b.w	8006d7c <__retarget_lock_release_recursive>
 8006bc6:	bf00      	nop
 8006bc8:	24007b45 	.word	0x24007b45

08006bcc <__sinit>:
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	4604      	mov	r4, r0
 8006bd0:	f7ff fff0 	bl	8006bb4 <__sfp_lock_acquire>
 8006bd4:	6a23      	ldr	r3, [r4, #32]
 8006bd6:	b11b      	cbz	r3, 8006be0 <__sinit+0x14>
 8006bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bdc:	f7ff bff0 	b.w	8006bc0 <__sfp_lock_release>
 8006be0:	4b04      	ldr	r3, [pc, #16]	@ (8006bf4 <__sinit+0x28>)
 8006be2:	6223      	str	r3, [r4, #32]
 8006be4:	4b04      	ldr	r3, [pc, #16]	@ (8006bf8 <__sinit+0x2c>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1f5      	bne.n	8006bd8 <__sinit+0xc>
 8006bec:	f7ff ffc4 	bl	8006b78 <global_stdio_init.part.0>
 8006bf0:	e7f2      	b.n	8006bd8 <__sinit+0xc>
 8006bf2:	bf00      	nop
 8006bf4:	08006b39 	.word	0x08006b39
 8006bf8:	24007b40 	.word	0x24007b40

08006bfc <_fwalk_sglue>:
 8006bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c00:	4607      	mov	r7, r0
 8006c02:	4688      	mov	r8, r1
 8006c04:	4614      	mov	r4, r2
 8006c06:	2600      	movs	r6, #0
 8006c08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c0c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c10:	d505      	bpl.n	8006c1e <_fwalk_sglue+0x22>
 8006c12:	6824      	ldr	r4, [r4, #0]
 8006c14:	2c00      	cmp	r4, #0
 8006c16:	d1f7      	bne.n	8006c08 <_fwalk_sglue+0xc>
 8006c18:	4630      	mov	r0, r6
 8006c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c1e:	89ab      	ldrh	r3, [r5, #12]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d907      	bls.n	8006c34 <_fwalk_sglue+0x38>
 8006c24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	d003      	beq.n	8006c34 <_fwalk_sglue+0x38>
 8006c2c:	4629      	mov	r1, r5
 8006c2e:	4638      	mov	r0, r7
 8006c30:	47c0      	blx	r8
 8006c32:	4306      	orrs	r6, r0
 8006c34:	3568      	adds	r5, #104	@ 0x68
 8006c36:	e7e9      	b.n	8006c0c <_fwalk_sglue+0x10>

08006c38 <_puts_r>:
 8006c38:	6a03      	ldr	r3, [r0, #32]
 8006c3a:	b570      	push	{r4, r5, r6, lr}
 8006c3c:	6884      	ldr	r4, [r0, #8]
 8006c3e:	4605      	mov	r5, r0
 8006c40:	460e      	mov	r6, r1
 8006c42:	b90b      	cbnz	r3, 8006c48 <_puts_r+0x10>
 8006c44:	f7ff ffc2 	bl	8006bcc <__sinit>
 8006c48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c4a:	07db      	lsls	r3, r3, #31
 8006c4c:	d405      	bmi.n	8006c5a <_puts_r+0x22>
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	0598      	lsls	r0, r3, #22
 8006c52:	d402      	bmi.n	8006c5a <_puts_r+0x22>
 8006c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c56:	f000 f890 	bl	8006d7a <__retarget_lock_acquire_recursive>
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	0719      	lsls	r1, r3, #28
 8006c5e:	d502      	bpl.n	8006c66 <_puts_r+0x2e>
 8006c60:	6923      	ldr	r3, [r4, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d135      	bne.n	8006cd2 <_puts_r+0x9a>
 8006c66:	4621      	mov	r1, r4
 8006c68:	4628      	mov	r0, r5
 8006c6a:	f001 fbd1 	bl	8008410 <__swsetup_r>
 8006c6e:	b380      	cbz	r0, 8006cd2 <_puts_r+0x9a>
 8006c70:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006c74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c76:	07da      	lsls	r2, r3, #31
 8006c78:	d405      	bmi.n	8006c86 <_puts_r+0x4e>
 8006c7a:	89a3      	ldrh	r3, [r4, #12]
 8006c7c:	059b      	lsls	r3, r3, #22
 8006c7e:	d402      	bmi.n	8006c86 <_puts_r+0x4e>
 8006c80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c82:	f000 f87b 	bl	8006d7c <__retarget_lock_release_recursive>
 8006c86:	4628      	mov	r0, r5
 8006c88:	bd70      	pop	{r4, r5, r6, pc}
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	da04      	bge.n	8006c98 <_puts_r+0x60>
 8006c8e:	69a2      	ldr	r2, [r4, #24]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	dc17      	bgt.n	8006cc4 <_puts_r+0x8c>
 8006c94:	290a      	cmp	r1, #10
 8006c96:	d015      	beq.n	8006cc4 <_puts_r+0x8c>
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	1c5a      	adds	r2, r3, #1
 8006c9c:	6022      	str	r2, [r4, #0]
 8006c9e:	7019      	strb	r1, [r3, #0]
 8006ca0:	68a3      	ldr	r3, [r4, #8]
 8006ca2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	60a3      	str	r3, [r4, #8]
 8006caa:	2900      	cmp	r1, #0
 8006cac:	d1ed      	bne.n	8006c8a <_puts_r+0x52>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	da11      	bge.n	8006cd6 <_puts_r+0x9e>
 8006cb2:	4622      	mov	r2, r4
 8006cb4:	210a      	movs	r1, #10
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f001 fb6b 	bl	8008392 <__swbuf_r>
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	d0d7      	beq.n	8006c70 <_puts_r+0x38>
 8006cc0:	250a      	movs	r5, #10
 8006cc2:	e7d7      	b.n	8006c74 <_puts_r+0x3c>
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	f001 fb63 	bl	8008392 <__swbuf_r>
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d1e7      	bne.n	8006ca0 <_puts_r+0x68>
 8006cd0:	e7ce      	b.n	8006c70 <_puts_r+0x38>
 8006cd2:	3e01      	subs	r6, #1
 8006cd4:	e7e4      	b.n	8006ca0 <_puts_r+0x68>
 8006cd6:	6823      	ldr	r3, [r4, #0]
 8006cd8:	1c5a      	adds	r2, r3, #1
 8006cda:	6022      	str	r2, [r4, #0]
 8006cdc:	220a      	movs	r2, #10
 8006cde:	701a      	strb	r2, [r3, #0]
 8006ce0:	e7ee      	b.n	8006cc0 <_puts_r+0x88>
	...

08006ce4 <puts>:
 8006ce4:	4b02      	ldr	r3, [pc, #8]	@ (8006cf0 <puts+0xc>)
 8006ce6:	4601      	mov	r1, r0
 8006ce8:	6818      	ldr	r0, [r3, #0]
 8006cea:	f7ff bfa5 	b.w	8006c38 <_puts_r>
 8006cee:	bf00      	nop
 8006cf0:	24000038 	.word	0x24000038

08006cf4 <memcmp>:
 8006cf4:	b510      	push	{r4, lr}
 8006cf6:	3901      	subs	r1, #1
 8006cf8:	4402      	add	r2, r0
 8006cfa:	4290      	cmp	r0, r2
 8006cfc:	d101      	bne.n	8006d02 <memcmp+0xe>
 8006cfe:	2000      	movs	r0, #0
 8006d00:	e005      	b.n	8006d0e <memcmp+0x1a>
 8006d02:	7803      	ldrb	r3, [r0, #0]
 8006d04:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006d08:	42a3      	cmp	r3, r4
 8006d0a:	d001      	beq.n	8006d10 <memcmp+0x1c>
 8006d0c:	1b18      	subs	r0, r3, r4
 8006d0e:	bd10      	pop	{r4, pc}
 8006d10:	3001      	adds	r0, #1
 8006d12:	e7f2      	b.n	8006cfa <memcmp+0x6>

08006d14 <memset>:
 8006d14:	4402      	add	r2, r0
 8006d16:	4603      	mov	r3, r0
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d100      	bne.n	8006d1e <memset+0xa>
 8006d1c:	4770      	bx	lr
 8006d1e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d22:	e7f9      	b.n	8006d18 <memset+0x4>

08006d24 <__errno>:
 8006d24:	4b01      	ldr	r3, [pc, #4]	@ (8006d2c <__errno+0x8>)
 8006d26:	6818      	ldr	r0, [r3, #0]
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	24000038 	.word	0x24000038

08006d30 <__libc_init_array>:
 8006d30:	b570      	push	{r4, r5, r6, lr}
 8006d32:	4d0d      	ldr	r5, [pc, #52]	@ (8006d68 <__libc_init_array+0x38>)
 8006d34:	4c0d      	ldr	r4, [pc, #52]	@ (8006d6c <__libc_init_array+0x3c>)
 8006d36:	1b64      	subs	r4, r4, r5
 8006d38:	10a4      	asrs	r4, r4, #2
 8006d3a:	2600      	movs	r6, #0
 8006d3c:	42a6      	cmp	r6, r4
 8006d3e:	d109      	bne.n	8006d54 <__libc_init_array+0x24>
 8006d40:	4d0b      	ldr	r5, [pc, #44]	@ (8006d70 <__libc_init_array+0x40>)
 8006d42:	4c0c      	ldr	r4, [pc, #48]	@ (8006d74 <__libc_init_array+0x44>)
 8006d44:	f001 fedc 	bl	8008b00 <_init>
 8006d48:	1b64      	subs	r4, r4, r5
 8006d4a:	10a4      	asrs	r4, r4, #2
 8006d4c:	2600      	movs	r6, #0
 8006d4e:	42a6      	cmp	r6, r4
 8006d50:	d105      	bne.n	8006d5e <__libc_init_array+0x2e>
 8006d52:	bd70      	pop	{r4, r5, r6, pc}
 8006d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d58:	4798      	blx	r3
 8006d5a:	3601      	adds	r6, #1
 8006d5c:	e7ee      	b.n	8006d3c <__libc_init_array+0xc>
 8006d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d62:	4798      	blx	r3
 8006d64:	3601      	adds	r6, #1
 8006d66:	e7f2      	b.n	8006d4e <__libc_init_array+0x1e>
 8006d68:	08008f1c 	.word	0x08008f1c
 8006d6c:	08008f1c 	.word	0x08008f1c
 8006d70:	08008f1c 	.word	0x08008f1c
 8006d74:	08008f20 	.word	0x08008f20

08006d78 <__retarget_lock_init_recursive>:
 8006d78:	4770      	bx	lr

08006d7a <__retarget_lock_acquire_recursive>:
 8006d7a:	4770      	bx	lr

08006d7c <__retarget_lock_release_recursive>:
 8006d7c:	4770      	bx	lr
	...

08006d80 <_localeconv_r>:
 8006d80:	4800      	ldr	r0, [pc, #0]	@ (8006d84 <_localeconv_r+0x4>)
 8006d82:	4770      	bx	lr
 8006d84:	24000178 	.word	0x24000178

08006d88 <quorem>:
 8006d88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	6903      	ldr	r3, [r0, #16]
 8006d8e:	690c      	ldr	r4, [r1, #16]
 8006d90:	42a3      	cmp	r3, r4
 8006d92:	4607      	mov	r7, r0
 8006d94:	db7e      	blt.n	8006e94 <quorem+0x10c>
 8006d96:	3c01      	subs	r4, #1
 8006d98:	f101 0814 	add.w	r8, r1, #20
 8006d9c:	00a3      	lsls	r3, r4, #2
 8006d9e:	f100 0514 	add.w	r5, r0, #20
 8006da2:	9300      	str	r3, [sp, #0]
 8006da4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006da8:	9301      	str	r3, [sp, #4]
 8006daa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006dae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006db2:	3301      	adds	r3, #1
 8006db4:	429a      	cmp	r2, r3
 8006db6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006dba:	fbb2 f6f3 	udiv	r6, r2, r3
 8006dbe:	d32e      	bcc.n	8006e1e <quorem+0x96>
 8006dc0:	f04f 0a00 	mov.w	sl, #0
 8006dc4:	46c4      	mov	ip, r8
 8006dc6:	46ae      	mov	lr, r5
 8006dc8:	46d3      	mov	fp, sl
 8006dca:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006dce:	b298      	uxth	r0, r3
 8006dd0:	fb06 a000 	mla	r0, r6, r0, sl
 8006dd4:	0c02      	lsrs	r2, r0, #16
 8006dd6:	0c1b      	lsrs	r3, r3, #16
 8006dd8:	fb06 2303 	mla	r3, r6, r3, r2
 8006ddc:	f8de 2000 	ldr.w	r2, [lr]
 8006de0:	b280      	uxth	r0, r0
 8006de2:	b292      	uxth	r2, r2
 8006de4:	1a12      	subs	r2, r2, r0
 8006de6:	445a      	add	r2, fp
 8006de8:	f8de 0000 	ldr.w	r0, [lr]
 8006dec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006df6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006dfa:	b292      	uxth	r2, r2
 8006dfc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006e00:	45e1      	cmp	r9, ip
 8006e02:	f84e 2b04 	str.w	r2, [lr], #4
 8006e06:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006e0a:	d2de      	bcs.n	8006dca <quorem+0x42>
 8006e0c:	9b00      	ldr	r3, [sp, #0]
 8006e0e:	58eb      	ldr	r3, [r5, r3]
 8006e10:	b92b      	cbnz	r3, 8006e1e <quorem+0x96>
 8006e12:	9b01      	ldr	r3, [sp, #4]
 8006e14:	3b04      	subs	r3, #4
 8006e16:	429d      	cmp	r5, r3
 8006e18:	461a      	mov	r2, r3
 8006e1a:	d32f      	bcc.n	8006e7c <quorem+0xf4>
 8006e1c:	613c      	str	r4, [r7, #16]
 8006e1e:	4638      	mov	r0, r7
 8006e20:	f001 f96c 	bl	80080fc <__mcmp>
 8006e24:	2800      	cmp	r0, #0
 8006e26:	db25      	blt.n	8006e74 <quorem+0xec>
 8006e28:	4629      	mov	r1, r5
 8006e2a:	2000      	movs	r0, #0
 8006e2c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e30:	f8d1 c000 	ldr.w	ip, [r1]
 8006e34:	fa1f fe82 	uxth.w	lr, r2
 8006e38:	fa1f f38c 	uxth.w	r3, ip
 8006e3c:	eba3 030e 	sub.w	r3, r3, lr
 8006e40:	4403      	add	r3, r0
 8006e42:	0c12      	lsrs	r2, r2, #16
 8006e44:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006e48:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e52:	45c1      	cmp	r9, r8
 8006e54:	f841 3b04 	str.w	r3, [r1], #4
 8006e58:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006e5c:	d2e6      	bcs.n	8006e2c <quorem+0xa4>
 8006e5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e66:	b922      	cbnz	r2, 8006e72 <quorem+0xea>
 8006e68:	3b04      	subs	r3, #4
 8006e6a:	429d      	cmp	r5, r3
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	d30b      	bcc.n	8006e88 <quorem+0x100>
 8006e70:	613c      	str	r4, [r7, #16]
 8006e72:	3601      	adds	r6, #1
 8006e74:	4630      	mov	r0, r6
 8006e76:	b003      	add	sp, #12
 8006e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e7c:	6812      	ldr	r2, [r2, #0]
 8006e7e:	3b04      	subs	r3, #4
 8006e80:	2a00      	cmp	r2, #0
 8006e82:	d1cb      	bne.n	8006e1c <quorem+0x94>
 8006e84:	3c01      	subs	r4, #1
 8006e86:	e7c6      	b.n	8006e16 <quorem+0x8e>
 8006e88:	6812      	ldr	r2, [r2, #0]
 8006e8a:	3b04      	subs	r3, #4
 8006e8c:	2a00      	cmp	r2, #0
 8006e8e:	d1ef      	bne.n	8006e70 <quorem+0xe8>
 8006e90:	3c01      	subs	r4, #1
 8006e92:	e7ea      	b.n	8006e6a <quorem+0xe2>
 8006e94:	2000      	movs	r0, #0
 8006e96:	e7ee      	b.n	8006e76 <quorem+0xee>

08006e98 <_dtoa_r>:
 8006e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e9c:	ed2d 8b02 	vpush	{d8}
 8006ea0:	69c7      	ldr	r7, [r0, #28]
 8006ea2:	b091      	sub	sp, #68	@ 0x44
 8006ea4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006ea8:	ec55 4b10 	vmov	r4, r5, d0
 8006eac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8006eae:	9107      	str	r1, [sp, #28]
 8006eb0:	4681      	mov	r9, r0
 8006eb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006eb4:	930d      	str	r3, [sp, #52]	@ 0x34
 8006eb6:	b97f      	cbnz	r7, 8006ed8 <_dtoa_r+0x40>
 8006eb8:	2010      	movs	r0, #16
 8006eba:	f000 fd4b 	bl	8007954 <malloc>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	f8c9 001c 	str.w	r0, [r9, #28]
 8006ec4:	b920      	cbnz	r0, 8006ed0 <_dtoa_r+0x38>
 8006ec6:	4ba0      	ldr	r3, [pc, #640]	@ (8007148 <_dtoa_r+0x2b0>)
 8006ec8:	21ef      	movs	r1, #239	@ 0xef
 8006eca:	48a0      	ldr	r0, [pc, #640]	@ (800714c <_dtoa_r+0x2b4>)
 8006ecc:	f001 fbde 	bl	800868c <__assert_func>
 8006ed0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ed4:	6007      	str	r7, [r0, #0]
 8006ed6:	60c7      	str	r7, [r0, #12]
 8006ed8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006edc:	6819      	ldr	r1, [r3, #0]
 8006ede:	b159      	cbz	r1, 8006ef8 <_dtoa_r+0x60>
 8006ee0:	685a      	ldr	r2, [r3, #4]
 8006ee2:	604a      	str	r2, [r1, #4]
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	4093      	lsls	r3, r2
 8006ee8:	608b      	str	r3, [r1, #8]
 8006eea:	4648      	mov	r0, r9
 8006eec:	f000 fed4 	bl	8007c98 <_Bfree>
 8006ef0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	601a      	str	r2, [r3, #0]
 8006ef8:	1e2b      	subs	r3, r5, #0
 8006efa:	bfbb      	ittet	lt
 8006efc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006f00:	9303      	strlt	r3, [sp, #12]
 8006f02:	2300      	movge	r3, #0
 8006f04:	2201      	movlt	r2, #1
 8006f06:	bfac      	ite	ge
 8006f08:	6033      	strge	r3, [r6, #0]
 8006f0a:	6032      	strlt	r2, [r6, #0]
 8006f0c:	4b90      	ldr	r3, [pc, #576]	@ (8007150 <_dtoa_r+0x2b8>)
 8006f0e:	9e03      	ldr	r6, [sp, #12]
 8006f10:	43b3      	bics	r3, r6
 8006f12:	d110      	bne.n	8006f36 <_dtoa_r+0x9e>
 8006f14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f16:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006f1a:	6013      	str	r3, [r2, #0]
 8006f1c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006f20:	4323      	orrs	r3, r4
 8006f22:	f000 84e6 	beq.w	80078f2 <_dtoa_r+0xa5a>
 8006f26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006f28:	4f8a      	ldr	r7, [pc, #552]	@ (8007154 <_dtoa_r+0x2bc>)
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 84e8 	beq.w	8007900 <_dtoa_r+0xa68>
 8006f30:	1cfb      	adds	r3, r7, #3
 8006f32:	f000 bce3 	b.w	80078fc <_dtoa_r+0xa64>
 8006f36:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006f3a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f42:	d10a      	bne.n	8006f5a <_dtoa_r+0xc2>
 8006f44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f46:	2301      	movs	r3, #1
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006f4c:	b113      	cbz	r3, 8006f54 <_dtoa_r+0xbc>
 8006f4e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006f50:	4b81      	ldr	r3, [pc, #516]	@ (8007158 <_dtoa_r+0x2c0>)
 8006f52:	6013      	str	r3, [r2, #0]
 8006f54:	4f81      	ldr	r7, [pc, #516]	@ (800715c <_dtoa_r+0x2c4>)
 8006f56:	f000 bcd3 	b.w	8007900 <_dtoa_r+0xa68>
 8006f5a:	aa0e      	add	r2, sp, #56	@ 0x38
 8006f5c:	a90f      	add	r1, sp, #60	@ 0x3c
 8006f5e:	4648      	mov	r0, r9
 8006f60:	eeb0 0b48 	vmov.f64	d0, d8
 8006f64:	f001 f97a 	bl	800825c <__d2b>
 8006f68:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006f6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f6e:	9001      	str	r0, [sp, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d045      	beq.n	8007000 <_dtoa_r+0x168>
 8006f74:	eeb0 7b48 	vmov.f64	d7, d8
 8006f78:	ee18 1a90 	vmov	r1, s17
 8006f7c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006f80:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8006f84:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006f88:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006f8c:	2500      	movs	r5, #0
 8006f8e:	ee07 1a90 	vmov	s15, r1
 8006f92:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8006f96:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007130 <_dtoa_r+0x298>
 8006f9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006f9e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8007138 <_dtoa_r+0x2a0>
 8006fa2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006fa6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007140 <_dtoa_r+0x2a8>
 8006faa:	ee07 3a90 	vmov	s15, r3
 8006fae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006fb2:	eeb0 7b46 	vmov.f64	d7, d6
 8006fb6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006fba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006fbe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fc6:	ee16 8a90 	vmov	r8, s13
 8006fca:	d508      	bpl.n	8006fde <_dtoa_r+0x146>
 8006fcc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006fd0:	eeb4 6b47 	vcmp.f64	d6, d7
 8006fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fd8:	bf18      	it	ne
 8006fda:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8006fde:	f1b8 0f16 	cmp.w	r8, #22
 8006fe2:	d82b      	bhi.n	800703c <_dtoa_r+0x1a4>
 8006fe4:	495e      	ldr	r1, [pc, #376]	@ (8007160 <_dtoa_r+0x2c8>)
 8006fe6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006fea:	ed91 7b00 	vldr	d7, [r1]
 8006fee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ff6:	d501      	bpl.n	8006ffc <_dtoa_r+0x164>
 8006ff8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006ffc:	2100      	movs	r1, #0
 8006ffe:	e01e      	b.n	800703e <_dtoa_r+0x1a6>
 8007000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007002:	4413      	add	r3, r2
 8007004:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8007008:	2920      	cmp	r1, #32
 800700a:	bfc1      	itttt	gt
 800700c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8007010:	408e      	lslgt	r6, r1
 8007012:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8007016:	fa24 f101 	lsrgt.w	r1, r4, r1
 800701a:	bfd6      	itet	le
 800701c:	f1c1 0120 	rsble	r1, r1, #32
 8007020:	4331      	orrgt	r1, r6
 8007022:	fa04 f101 	lslle.w	r1, r4, r1
 8007026:	ee07 1a90 	vmov	s15, r1
 800702a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800702e:	3b01      	subs	r3, #1
 8007030:	ee17 1a90 	vmov	r1, s15
 8007034:	2501      	movs	r5, #1
 8007036:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800703a:	e7a8      	b.n	8006f8e <_dtoa_r+0xf6>
 800703c:	2101      	movs	r1, #1
 800703e:	1ad2      	subs	r2, r2, r3
 8007040:	1e53      	subs	r3, r2, #1
 8007042:	9306      	str	r3, [sp, #24]
 8007044:	bf45      	ittet	mi
 8007046:	f1c2 0301 	rsbmi	r3, r2, #1
 800704a:	9304      	strmi	r3, [sp, #16]
 800704c:	2300      	movpl	r3, #0
 800704e:	2300      	movmi	r3, #0
 8007050:	bf4c      	ite	mi
 8007052:	9306      	strmi	r3, [sp, #24]
 8007054:	9304      	strpl	r3, [sp, #16]
 8007056:	f1b8 0f00 	cmp.w	r8, #0
 800705a:	910c      	str	r1, [sp, #48]	@ 0x30
 800705c:	db18      	blt.n	8007090 <_dtoa_r+0x1f8>
 800705e:	9b06      	ldr	r3, [sp, #24]
 8007060:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007064:	4443      	add	r3, r8
 8007066:	9306      	str	r3, [sp, #24]
 8007068:	2300      	movs	r3, #0
 800706a:	9a07      	ldr	r2, [sp, #28]
 800706c:	2a09      	cmp	r2, #9
 800706e:	d845      	bhi.n	80070fc <_dtoa_r+0x264>
 8007070:	2a05      	cmp	r2, #5
 8007072:	bfc4      	itt	gt
 8007074:	3a04      	subgt	r2, #4
 8007076:	9207      	strgt	r2, [sp, #28]
 8007078:	9a07      	ldr	r2, [sp, #28]
 800707a:	f1a2 0202 	sub.w	r2, r2, #2
 800707e:	bfcc      	ite	gt
 8007080:	2400      	movgt	r4, #0
 8007082:	2401      	movle	r4, #1
 8007084:	2a03      	cmp	r2, #3
 8007086:	d844      	bhi.n	8007112 <_dtoa_r+0x27a>
 8007088:	e8df f002 	tbb	[pc, r2]
 800708c:	0b173634 	.word	0x0b173634
 8007090:	9b04      	ldr	r3, [sp, #16]
 8007092:	2200      	movs	r2, #0
 8007094:	eba3 0308 	sub.w	r3, r3, r8
 8007098:	9304      	str	r3, [sp, #16]
 800709a:	920a      	str	r2, [sp, #40]	@ 0x28
 800709c:	f1c8 0300 	rsb	r3, r8, #0
 80070a0:	e7e3      	b.n	800706a <_dtoa_r+0x1d2>
 80070a2:	2201      	movs	r2, #1
 80070a4:	9208      	str	r2, [sp, #32]
 80070a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070a8:	eb08 0b02 	add.w	fp, r8, r2
 80070ac:	f10b 0a01 	add.w	sl, fp, #1
 80070b0:	4652      	mov	r2, sl
 80070b2:	2a01      	cmp	r2, #1
 80070b4:	bfb8      	it	lt
 80070b6:	2201      	movlt	r2, #1
 80070b8:	e006      	b.n	80070c8 <_dtoa_r+0x230>
 80070ba:	2201      	movs	r2, #1
 80070bc:	9208      	str	r2, [sp, #32]
 80070be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070c0:	2a00      	cmp	r2, #0
 80070c2:	dd29      	ble.n	8007118 <_dtoa_r+0x280>
 80070c4:	4693      	mov	fp, r2
 80070c6:	4692      	mov	sl, r2
 80070c8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80070cc:	2100      	movs	r1, #0
 80070ce:	2004      	movs	r0, #4
 80070d0:	f100 0614 	add.w	r6, r0, #20
 80070d4:	4296      	cmp	r6, r2
 80070d6:	d926      	bls.n	8007126 <_dtoa_r+0x28e>
 80070d8:	6079      	str	r1, [r7, #4]
 80070da:	4648      	mov	r0, r9
 80070dc:	9305      	str	r3, [sp, #20]
 80070de:	f000 fd9b 	bl	8007c18 <_Balloc>
 80070e2:	9b05      	ldr	r3, [sp, #20]
 80070e4:	4607      	mov	r7, r0
 80070e6:	2800      	cmp	r0, #0
 80070e8:	d13e      	bne.n	8007168 <_dtoa_r+0x2d0>
 80070ea:	4b1e      	ldr	r3, [pc, #120]	@ (8007164 <_dtoa_r+0x2cc>)
 80070ec:	4602      	mov	r2, r0
 80070ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80070f2:	e6ea      	b.n	8006eca <_dtoa_r+0x32>
 80070f4:	2200      	movs	r2, #0
 80070f6:	e7e1      	b.n	80070bc <_dtoa_r+0x224>
 80070f8:	2200      	movs	r2, #0
 80070fa:	e7d3      	b.n	80070a4 <_dtoa_r+0x20c>
 80070fc:	2401      	movs	r4, #1
 80070fe:	2200      	movs	r2, #0
 8007100:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007104:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8007108:	2100      	movs	r1, #0
 800710a:	46da      	mov	sl, fp
 800710c:	2212      	movs	r2, #18
 800710e:	9109      	str	r1, [sp, #36]	@ 0x24
 8007110:	e7da      	b.n	80070c8 <_dtoa_r+0x230>
 8007112:	2201      	movs	r2, #1
 8007114:	9208      	str	r2, [sp, #32]
 8007116:	e7f5      	b.n	8007104 <_dtoa_r+0x26c>
 8007118:	f04f 0b01 	mov.w	fp, #1
 800711c:	46da      	mov	sl, fp
 800711e:	465a      	mov	r2, fp
 8007120:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8007124:	e7d0      	b.n	80070c8 <_dtoa_r+0x230>
 8007126:	3101      	adds	r1, #1
 8007128:	0040      	lsls	r0, r0, #1
 800712a:	e7d1      	b.n	80070d0 <_dtoa_r+0x238>
 800712c:	f3af 8000 	nop.w
 8007130:	636f4361 	.word	0x636f4361
 8007134:	3fd287a7 	.word	0x3fd287a7
 8007138:	8b60c8b3 	.word	0x8b60c8b3
 800713c:	3fc68a28 	.word	0x3fc68a28
 8007140:	509f79fb 	.word	0x509f79fb
 8007144:	3fd34413 	.word	0x3fd34413
 8007148:	08008be1 	.word	0x08008be1
 800714c:	08008bf8 	.word	0x08008bf8
 8007150:	7ff00000 	.word	0x7ff00000
 8007154:	08008bdd 	.word	0x08008bdd
 8007158:	08008bb1 	.word	0x08008bb1
 800715c:	08008bb0 	.word	0x08008bb0
 8007160:	08008d48 	.word	0x08008d48
 8007164:	08008c50 	.word	0x08008c50
 8007168:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800716c:	f1ba 0f0e 	cmp.w	sl, #14
 8007170:	6010      	str	r0, [r2, #0]
 8007172:	d86e      	bhi.n	8007252 <_dtoa_r+0x3ba>
 8007174:	2c00      	cmp	r4, #0
 8007176:	d06c      	beq.n	8007252 <_dtoa_r+0x3ba>
 8007178:	f1b8 0f00 	cmp.w	r8, #0
 800717c:	f340 80b4 	ble.w	80072e8 <_dtoa_r+0x450>
 8007180:	4ac8      	ldr	r2, [pc, #800]	@ (80074a4 <_dtoa_r+0x60c>)
 8007182:	f008 010f 	and.w	r1, r8, #15
 8007186:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800718a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800718e:	ed92 7b00 	vldr	d7, [r2]
 8007192:	ea4f 1128 	mov.w	r1, r8, asr #4
 8007196:	f000 809b 	beq.w	80072d0 <_dtoa_r+0x438>
 800719a:	4ac3      	ldr	r2, [pc, #780]	@ (80074a8 <_dtoa_r+0x610>)
 800719c:	ed92 6b08 	vldr	d6, [r2, #32]
 80071a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80071a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80071a8:	f001 010f 	and.w	r1, r1, #15
 80071ac:	2203      	movs	r2, #3
 80071ae:	48be      	ldr	r0, [pc, #760]	@ (80074a8 <_dtoa_r+0x610>)
 80071b0:	2900      	cmp	r1, #0
 80071b2:	f040 808f 	bne.w	80072d4 <_dtoa_r+0x43c>
 80071b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80071ba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80071be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80071c2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80071c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80071c8:	2900      	cmp	r1, #0
 80071ca:	f000 80b3 	beq.w	8007334 <_dtoa_r+0x49c>
 80071ce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80071d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80071d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071da:	f140 80ab 	bpl.w	8007334 <_dtoa_r+0x49c>
 80071de:	f1ba 0f00 	cmp.w	sl, #0
 80071e2:	f000 80a7 	beq.w	8007334 <_dtoa_r+0x49c>
 80071e6:	f1bb 0f00 	cmp.w	fp, #0
 80071ea:	dd30      	ble.n	800724e <_dtoa_r+0x3b6>
 80071ec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80071f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80071f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80071f8:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 80071fc:	9105      	str	r1, [sp, #20]
 80071fe:	3201      	adds	r2, #1
 8007200:	465c      	mov	r4, fp
 8007202:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007206:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800720a:	ee07 2a90 	vmov	s15, r2
 800720e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007212:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007216:	ee15 2a90 	vmov	r2, s11
 800721a:	ec51 0b15 	vmov	r0, r1, d5
 800721e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8007222:	2c00      	cmp	r4, #0
 8007224:	f040 808a 	bne.w	800733c <_dtoa_r+0x4a4>
 8007228:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800722c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007230:	ec41 0b17 	vmov	d7, r0, r1
 8007234:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800723c:	f300 826a 	bgt.w	8007714 <_dtoa_r+0x87c>
 8007240:	eeb1 7b47 	vneg.f64	d7, d7
 8007244:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800724c:	d423      	bmi.n	8007296 <_dtoa_r+0x3fe>
 800724e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007252:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007254:	2a00      	cmp	r2, #0
 8007256:	f2c0 8129 	blt.w	80074ac <_dtoa_r+0x614>
 800725a:	f1b8 0f0e 	cmp.w	r8, #14
 800725e:	f300 8125 	bgt.w	80074ac <_dtoa_r+0x614>
 8007262:	4b90      	ldr	r3, [pc, #576]	@ (80074a4 <_dtoa_r+0x60c>)
 8007264:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007268:	ed93 6b00 	vldr	d6, [r3]
 800726c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726e:	2b00      	cmp	r3, #0
 8007270:	f280 80c8 	bge.w	8007404 <_dtoa_r+0x56c>
 8007274:	f1ba 0f00 	cmp.w	sl, #0
 8007278:	f300 80c4 	bgt.w	8007404 <_dtoa_r+0x56c>
 800727c:	d10b      	bne.n	8007296 <_dtoa_r+0x3fe>
 800727e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007282:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007286:	ed9d 7b02 	vldr	d7, [sp, #8]
 800728a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800728e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007292:	f2c0 823c 	blt.w	800770e <_dtoa_r+0x876>
 8007296:	2400      	movs	r4, #0
 8007298:	4625      	mov	r5, r4
 800729a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800729c:	43db      	mvns	r3, r3
 800729e:	9305      	str	r3, [sp, #20]
 80072a0:	463e      	mov	r6, r7
 80072a2:	f04f 0800 	mov.w	r8, #0
 80072a6:	4621      	mov	r1, r4
 80072a8:	4648      	mov	r0, r9
 80072aa:	f000 fcf5 	bl	8007c98 <_Bfree>
 80072ae:	2d00      	cmp	r5, #0
 80072b0:	f000 80a2 	beq.w	80073f8 <_dtoa_r+0x560>
 80072b4:	f1b8 0f00 	cmp.w	r8, #0
 80072b8:	d005      	beq.n	80072c6 <_dtoa_r+0x42e>
 80072ba:	45a8      	cmp	r8, r5
 80072bc:	d003      	beq.n	80072c6 <_dtoa_r+0x42e>
 80072be:	4641      	mov	r1, r8
 80072c0:	4648      	mov	r0, r9
 80072c2:	f000 fce9 	bl	8007c98 <_Bfree>
 80072c6:	4629      	mov	r1, r5
 80072c8:	4648      	mov	r0, r9
 80072ca:	f000 fce5 	bl	8007c98 <_Bfree>
 80072ce:	e093      	b.n	80073f8 <_dtoa_r+0x560>
 80072d0:	2202      	movs	r2, #2
 80072d2:	e76c      	b.n	80071ae <_dtoa_r+0x316>
 80072d4:	07cc      	lsls	r4, r1, #31
 80072d6:	d504      	bpl.n	80072e2 <_dtoa_r+0x44a>
 80072d8:	ed90 6b00 	vldr	d6, [r0]
 80072dc:	3201      	adds	r2, #1
 80072de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80072e2:	1049      	asrs	r1, r1, #1
 80072e4:	3008      	adds	r0, #8
 80072e6:	e763      	b.n	80071b0 <_dtoa_r+0x318>
 80072e8:	d022      	beq.n	8007330 <_dtoa_r+0x498>
 80072ea:	f1c8 0100 	rsb	r1, r8, #0
 80072ee:	4a6d      	ldr	r2, [pc, #436]	@ (80074a4 <_dtoa_r+0x60c>)
 80072f0:	f001 000f 	and.w	r0, r1, #15
 80072f4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80072f8:	ed92 7b00 	vldr	d7, [r2]
 80072fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007300:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007304:	4868      	ldr	r0, [pc, #416]	@ (80074a8 <_dtoa_r+0x610>)
 8007306:	1109      	asrs	r1, r1, #4
 8007308:	2400      	movs	r4, #0
 800730a:	2202      	movs	r2, #2
 800730c:	b929      	cbnz	r1, 800731a <_dtoa_r+0x482>
 800730e:	2c00      	cmp	r4, #0
 8007310:	f43f af57 	beq.w	80071c2 <_dtoa_r+0x32a>
 8007314:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007318:	e753      	b.n	80071c2 <_dtoa_r+0x32a>
 800731a:	07ce      	lsls	r6, r1, #31
 800731c:	d505      	bpl.n	800732a <_dtoa_r+0x492>
 800731e:	ed90 6b00 	vldr	d6, [r0]
 8007322:	3201      	adds	r2, #1
 8007324:	2401      	movs	r4, #1
 8007326:	ee27 7b06 	vmul.f64	d7, d7, d6
 800732a:	1049      	asrs	r1, r1, #1
 800732c:	3008      	adds	r0, #8
 800732e:	e7ed      	b.n	800730c <_dtoa_r+0x474>
 8007330:	2202      	movs	r2, #2
 8007332:	e746      	b.n	80071c2 <_dtoa_r+0x32a>
 8007334:	f8cd 8014 	str.w	r8, [sp, #20]
 8007338:	4654      	mov	r4, sl
 800733a:	e762      	b.n	8007202 <_dtoa_r+0x36a>
 800733c:	4a59      	ldr	r2, [pc, #356]	@ (80074a4 <_dtoa_r+0x60c>)
 800733e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007342:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007346:	9a08      	ldr	r2, [sp, #32]
 8007348:	ec41 0b17 	vmov	d7, r0, r1
 800734c:	443c      	add	r4, r7
 800734e:	b34a      	cbz	r2, 80073a4 <_dtoa_r+0x50c>
 8007350:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8007354:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007358:	463e      	mov	r6, r7
 800735a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800735e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007362:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007366:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800736a:	ee14 2a90 	vmov	r2, s9
 800736e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007372:	3230      	adds	r2, #48	@ 0x30
 8007374:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007378:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800737c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007380:	f806 2b01 	strb.w	r2, [r6], #1
 8007384:	d438      	bmi.n	80073f8 <_dtoa_r+0x560>
 8007386:	ee32 5b46 	vsub.f64	d5, d2, d6
 800738a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800738e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007392:	d46e      	bmi.n	8007472 <_dtoa_r+0x5da>
 8007394:	42a6      	cmp	r6, r4
 8007396:	f43f af5a 	beq.w	800724e <_dtoa_r+0x3b6>
 800739a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800739e:	ee26 6b03 	vmul.f64	d6, d6, d3
 80073a2:	e7e0      	b.n	8007366 <_dtoa_r+0x4ce>
 80073a4:	4621      	mov	r1, r4
 80073a6:	463e      	mov	r6, r7
 80073a8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80073ac:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80073b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80073b4:	ee14 2a90 	vmov	r2, s9
 80073b8:	3230      	adds	r2, #48	@ 0x30
 80073ba:	f806 2b01 	strb.w	r2, [r6], #1
 80073be:	42a6      	cmp	r6, r4
 80073c0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80073c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80073c8:	d119      	bne.n	80073fe <_dtoa_r+0x566>
 80073ca:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80073ce:	ee37 4b05 	vadd.f64	d4, d7, d5
 80073d2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80073d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073da:	dc4a      	bgt.n	8007472 <_dtoa_r+0x5da>
 80073dc:	ee35 5b47 	vsub.f64	d5, d5, d7
 80073e0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80073e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073e8:	f57f af31 	bpl.w	800724e <_dtoa_r+0x3b6>
 80073ec:	460e      	mov	r6, r1
 80073ee:	3901      	subs	r1, #1
 80073f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80073f4:	2b30      	cmp	r3, #48	@ 0x30
 80073f6:	d0f9      	beq.n	80073ec <_dtoa_r+0x554>
 80073f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80073fc:	e027      	b.n	800744e <_dtoa_r+0x5b6>
 80073fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007402:	e7d5      	b.n	80073b0 <_dtoa_r+0x518>
 8007404:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007408:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800740c:	463e      	mov	r6, r7
 800740e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007412:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007416:	ee15 3a10 	vmov	r3, s10
 800741a:	3330      	adds	r3, #48	@ 0x30
 800741c:	f806 3b01 	strb.w	r3, [r6], #1
 8007420:	1bf3      	subs	r3, r6, r7
 8007422:	459a      	cmp	sl, r3
 8007424:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007428:	eea3 7b46 	vfms.f64	d7, d3, d6
 800742c:	d132      	bne.n	8007494 <_dtoa_r+0x5fc>
 800742e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007432:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800743a:	dc18      	bgt.n	800746e <_dtoa_r+0x5d6>
 800743c:	eeb4 7b46 	vcmp.f64	d7, d6
 8007440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007444:	d103      	bne.n	800744e <_dtoa_r+0x5b6>
 8007446:	ee15 3a10 	vmov	r3, s10
 800744a:	07db      	lsls	r3, r3, #31
 800744c:	d40f      	bmi.n	800746e <_dtoa_r+0x5d6>
 800744e:	9901      	ldr	r1, [sp, #4]
 8007450:	4648      	mov	r0, r9
 8007452:	f000 fc21 	bl	8007c98 <_Bfree>
 8007456:	2300      	movs	r3, #0
 8007458:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800745a:	7033      	strb	r3, [r6, #0]
 800745c:	f108 0301 	add.w	r3, r8, #1
 8007460:	6013      	str	r3, [r2, #0]
 8007462:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 824b 	beq.w	8007900 <_dtoa_r+0xa68>
 800746a:	601e      	str	r6, [r3, #0]
 800746c:	e248      	b.n	8007900 <_dtoa_r+0xa68>
 800746e:	f8cd 8014 	str.w	r8, [sp, #20]
 8007472:	4633      	mov	r3, r6
 8007474:	461e      	mov	r6, r3
 8007476:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800747a:	2a39      	cmp	r2, #57	@ 0x39
 800747c:	d106      	bne.n	800748c <_dtoa_r+0x5f4>
 800747e:	429f      	cmp	r7, r3
 8007480:	d1f8      	bne.n	8007474 <_dtoa_r+0x5dc>
 8007482:	9a05      	ldr	r2, [sp, #20]
 8007484:	3201      	adds	r2, #1
 8007486:	9205      	str	r2, [sp, #20]
 8007488:	2230      	movs	r2, #48	@ 0x30
 800748a:	703a      	strb	r2, [r7, #0]
 800748c:	781a      	ldrb	r2, [r3, #0]
 800748e:	3201      	adds	r2, #1
 8007490:	701a      	strb	r2, [r3, #0]
 8007492:	e7b1      	b.n	80073f8 <_dtoa_r+0x560>
 8007494:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007498:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800749c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074a0:	d1b5      	bne.n	800740e <_dtoa_r+0x576>
 80074a2:	e7d4      	b.n	800744e <_dtoa_r+0x5b6>
 80074a4:	08008d48 	.word	0x08008d48
 80074a8:	08008d20 	.word	0x08008d20
 80074ac:	9908      	ldr	r1, [sp, #32]
 80074ae:	2900      	cmp	r1, #0
 80074b0:	f000 80e9 	beq.w	8007686 <_dtoa_r+0x7ee>
 80074b4:	9907      	ldr	r1, [sp, #28]
 80074b6:	2901      	cmp	r1, #1
 80074b8:	f300 80cb 	bgt.w	8007652 <_dtoa_r+0x7ba>
 80074bc:	2d00      	cmp	r5, #0
 80074be:	f000 80c4 	beq.w	800764a <_dtoa_r+0x7b2>
 80074c2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80074c6:	9e04      	ldr	r6, [sp, #16]
 80074c8:	461c      	mov	r4, r3
 80074ca:	9305      	str	r3, [sp, #20]
 80074cc:	9b04      	ldr	r3, [sp, #16]
 80074ce:	4413      	add	r3, r2
 80074d0:	9304      	str	r3, [sp, #16]
 80074d2:	9b06      	ldr	r3, [sp, #24]
 80074d4:	2101      	movs	r1, #1
 80074d6:	4413      	add	r3, r2
 80074d8:	4648      	mov	r0, r9
 80074da:	9306      	str	r3, [sp, #24]
 80074dc:	f000 fc90 	bl	8007e00 <__i2b>
 80074e0:	9b05      	ldr	r3, [sp, #20]
 80074e2:	4605      	mov	r5, r0
 80074e4:	b166      	cbz	r6, 8007500 <_dtoa_r+0x668>
 80074e6:	9a06      	ldr	r2, [sp, #24]
 80074e8:	2a00      	cmp	r2, #0
 80074ea:	dd09      	ble.n	8007500 <_dtoa_r+0x668>
 80074ec:	42b2      	cmp	r2, r6
 80074ee:	9904      	ldr	r1, [sp, #16]
 80074f0:	bfa8      	it	ge
 80074f2:	4632      	movge	r2, r6
 80074f4:	1a89      	subs	r1, r1, r2
 80074f6:	9104      	str	r1, [sp, #16]
 80074f8:	9906      	ldr	r1, [sp, #24]
 80074fa:	1ab6      	subs	r6, r6, r2
 80074fc:	1a8a      	subs	r2, r1, r2
 80074fe:	9206      	str	r2, [sp, #24]
 8007500:	b30b      	cbz	r3, 8007546 <_dtoa_r+0x6ae>
 8007502:	9a08      	ldr	r2, [sp, #32]
 8007504:	2a00      	cmp	r2, #0
 8007506:	f000 80c5 	beq.w	8007694 <_dtoa_r+0x7fc>
 800750a:	2c00      	cmp	r4, #0
 800750c:	f000 80bf 	beq.w	800768e <_dtoa_r+0x7f6>
 8007510:	4629      	mov	r1, r5
 8007512:	4622      	mov	r2, r4
 8007514:	4648      	mov	r0, r9
 8007516:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007518:	f000 fd2a 	bl	8007f70 <__pow5mult>
 800751c:	9a01      	ldr	r2, [sp, #4]
 800751e:	4601      	mov	r1, r0
 8007520:	4605      	mov	r5, r0
 8007522:	4648      	mov	r0, r9
 8007524:	f000 fc82 	bl	8007e2c <__multiply>
 8007528:	9901      	ldr	r1, [sp, #4]
 800752a:	9005      	str	r0, [sp, #20]
 800752c:	4648      	mov	r0, r9
 800752e:	f000 fbb3 	bl	8007c98 <_Bfree>
 8007532:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007534:	1b1b      	subs	r3, r3, r4
 8007536:	f000 80b0 	beq.w	800769a <_dtoa_r+0x802>
 800753a:	9905      	ldr	r1, [sp, #20]
 800753c:	461a      	mov	r2, r3
 800753e:	4648      	mov	r0, r9
 8007540:	f000 fd16 	bl	8007f70 <__pow5mult>
 8007544:	9001      	str	r0, [sp, #4]
 8007546:	2101      	movs	r1, #1
 8007548:	4648      	mov	r0, r9
 800754a:	f000 fc59 	bl	8007e00 <__i2b>
 800754e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007550:	4604      	mov	r4, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 81da 	beq.w	800790c <_dtoa_r+0xa74>
 8007558:	461a      	mov	r2, r3
 800755a:	4601      	mov	r1, r0
 800755c:	4648      	mov	r0, r9
 800755e:	f000 fd07 	bl	8007f70 <__pow5mult>
 8007562:	9b07      	ldr	r3, [sp, #28]
 8007564:	2b01      	cmp	r3, #1
 8007566:	4604      	mov	r4, r0
 8007568:	f300 80a0 	bgt.w	80076ac <_dtoa_r+0x814>
 800756c:	9b02      	ldr	r3, [sp, #8]
 800756e:	2b00      	cmp	r3, #0
 8007570:	f040 8096 	bne.w	80076a0 <_dtoa_r+0x808>
 8007574:	9b03      	ldr	r3, [sp, #12]
 8007576:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800757a:	2a00      	cmp	r2, #0
 800757c:	f040 8092 	bne.w	80076a4 <_dtoa_r+0x80c>
 8007580:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007584:	0d12      	lsrs	r2, r2, #20
 8007586:	0512      	lsls	r2, r2, #20
 8007588:	2a00      	cmp	r2, #0
 800758a:	f000 808d 	beq.w	80076a8 <_dtoa_r+0x810>
 800758e:	9b04      	ldr	r3, [sp, #16]
 8007590:	3301      	adds	r3, #1
 8007592:	9304      	str	r3, [sp, #16]
 8007594:	9b06      	ldr	r3, [sp, #24]
 8007596:	3301      	adds	r3, #1
 8007598:	9306      	str	r3, [sp, #24]
 800759a:	2301      	movs	r3, #1
 800759c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800759e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f000 81b9 	beq.w	8007918 <_dtoa_r+0xa80>
 80075a6:	6922      	ldr	r2, [r4, #16]
 80075a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80075ac:	6910      	ldr	r0, [r2, #16]
 80075ae:	f000 fbdb 	bl	8007d68 <__hi0bits>
 80075b2:	f1c0 0020 	rsb	r0, r0, #32
 80075b6:	9b06      	ldr	r3, [sp, #24]
 80075b8:	4418      	add	r0, r3
 80075ba:	f010 001f 	ands.w	r0, r0, #31
 80075be:	f000 8081 	beq.w	80076c4 <_dtoa_r+0x82c>
 80075c2:	f1c0 0220 	rsb	r2, r0, #32
 80075c6:	2a04      	cmp	r2, #4
 80075c8:	dd73      	ble.n	80076b2 <_dtoa_r+0x81a>
 80075ca:	9b04      	ldr	r3, [sp, #16]
 80075cc:	f1c0 001c 	rsb	r0, r0, #28
 80075d0:	4403      	add	r3, r0
 80075d2:	9304      	str	r3, [sp, #16]
 80075d4:	9b06      	ldr	r3, [sp, #24]
 80075d6:	4406      	add	r6, r0
 80075d8:	4403      	add	r3, r0
 80075da:	9306      	str	r3, [sp, #24]
 80075dc:	9b04      	ldr	r3, [sp, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	dd05      	ble.n	80075ee <_dtoa_r+0x756>
 80075e2:	9901      	ldr	r1, [sp, #4]
 80075e4:	461a      	mov	r2, r3
 80075e6:	4648      	mov	r0, r9
 80075e8:	f000 fd1c 	bl	8008024 <__lshift>
 80075ec:	9001      	str	r0, [sp, #4]
 80075ee:	9b06      	ldr	r3, [sp, #24]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	dd05      	ble.n	8007600 <_dtoa_r+0x768>
 80075f4:	4621      	mov	r1, r4
 80075f6:	461a      	mov	r2, r3
 80075f8:	4648      	mov	r0, r9
 80075fa:	f000 fd13 	bl	8008024 <__lshift>
 80075fe:	4604      	mov	r4, r0
 8007600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007602:	2b00      	cmp	r3, #0
 8007604:	d060      	beq.n	80076c8 <_dtoa_r+0x830>
 8007606:	9801      	ldr	r0, [sp, #4]
 8007608:	4621      	mov	r1, r4
 800760a:	f000 fd77 	bl	80080fc <__mcmp>
 800760e:	2800      	cmp	r0, #0
 8007610:	da5a      	bge.n	80076c8 <_dtoa_r+0x830>
 8007612:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8007616:	9305      	str	r3, [sp, #20]
 8007618:	9901      	ldr	r1, [sp, #4]
 800761a:	2300      	movs	r3, #0
 800761c:	220a      	movs	r2, #10
 800761e:	4648      	mov	r0, r9
 8007620:	f000 fb5c 	bl	8007cdc <__multadd>
 8007624:	9b08      	ldr	r3, [sp, #32]
 8007626:	9001      	str	r0, [sp, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 8177 	beq.w	800791c <_dtoa_r+0xa84>
 800762e:	4629      	mov	r1, r5
 8007630:	2300      	movs	r3, #0
 8007632:	220a      	movs	r2, #10
 8007634:	4648      	mov	r0, r9
 8007636:	f000 fb51 	bl	8007cdc <__multadd>
 800763a:	f1bb 0f00 	cmp.w	fp, #0
 800763e:	4605      	mov	r5, r0
 8007640:	dc6e      	bgt.n	8007720 <_dtoa_r+0x888>
 8007642:	9b07      	ldr	r3, [sp, #28]
 8007644:	2b02      	cmp	r3, #2
 8007646:	dc48      	bgt.n	80076da <_dtoa_r+0x842>
 8007648:	e06a      	b.n	8007720 <_dtoa_r+0x888>
 800764a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800764c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007650:	e739      	b.n	80074c6 <_dtoa_r+0x62e>
 8007652:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 8007656:	42a3      	cmp	r3, r4
 8007658:	db07      	blt.n	800766a <_dtoa_r+0x7d2>
 800765a:	f1ba 0f00 	cmp.w	sl, #0
 800765e:	eba3 0404 	sub.w	r4, r3, r4
 8007662:	db0b      	blt.n	800767c <_dtoa_r+0x7e4>
 8007664:	9e04      	ldr	r6, [sp, #16]
 8007666:	4652      	mov	r2, sl
 8007668:	e72f      	b.n	80074ca <_dtoa_r+0x632>
 800766a:	1ae2      	subs	r2, r4, r3
 800766c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800766e:	9e04      	ldr	r6, [sp, #16]
 8007670:	4413      	add	r3, r2
 8007672:	930a      	str	r3, [sp, #40]	@ 0x28
 8007674:	4652      	mov	r2, sl
 8007676:	4623      	mov	r3, r4
 8007678:	2400      	movs	r4, #0
 800767a:	e726      	b.n	80074ca <_dtoa_r+0x632>
 800767c:	9a04      	ldr	r2, [sp, #16]
 800767e:	eba2 060a 	sub.w	r6, r2, sl
 8007682:	2200      	movs	r2, #0
 8007684:	e721      	b.n	80074ca <_dtoa_r+0x632>
 8007686:	9e04      	ldr	r6, [sp, #16]
 8007688:	9d08      	ldr	r5, [sp, #32]
 800768a:	461c      	mov	r4, r3
 800768c:	e72a      	b.n	80074e4 <_dtoa_r+0x64c>
 800768e:	9a01      	ldr	r2, [sp, #4]
 8007690:	9205      	str	r2, [sp, #20]
 8007692:	e752      	b.n	800753a <_dtoa_r+0x6a2>
 8007694:	9901      	ldr	r1, [sp, #4]
 8007696:	461a      	mov	r2, r3
 8007698:	e751      	b.n	800753e <_dtoa_r+0x6a6>
 800769a:	9b05      	ldr	r3, [sp, #20]
 800769c:	9301      	str	r3, [sp, #4]
 800769e:	e752      	b.n	8007546 <_dtoa_r+0x6ae>
 80076a0:	2300      	movs	r3, #0
 80076a2:	e77b      	b.n	800759c <_dtoa_r+0x704>
 80076a4:	9b02      	ldr	r3, [sp, #8]
 80076a6:	e779      	b.n	800759c <_dtoa_r+0x704>
 80076a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80076aa:	e778      	b.n	800759e <_dtoa_r+0x706>
 80076ac:	2300      	movs	r3, #0
 80076ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076b0:	e779      	b.n	80075a6 <_dtoa_r+0x70e>
 80076b2:	d093      	beq.n	80075dc <_dtoa_r+0x744>
 80076b4:	9b04      	ldr	r3, [sp, #16]
 80076b6:	321c      	adds	r2, #28
 80076b8:	4413      	add	r3, r2
 80076ba:	9304      	str	r3, [sp, #16]
 80076bc:	9b06      	ldr	r3, [sp, #24]
 80076be:	4416      	add	r6, r2
 80076c0:	4413      	add	r3, r2
 80076c2:	e78a      	b.n	80075da <_dtoa_r+0x742>
 80076c4:	4602      	mov	r2, r0
 80076c6:	e7f5      	b.n	80076b4 <_dtoa_r+0x81c>
 80076c8:	f1ba 0f00 	cmp.w	sl, #0
 80076cc:	f8cd 8014 	str.w	r8, [sp, #20]
 80076d0:	46d3      	mov	fp, sl
 80076d2:	dc21      	bgt.n	8007718 <_dtoa_r+0x880>
 80076d4:	9b07      	ldr	r3, [sp, #28]
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	dd1e      	ble.n	8007718 <_dtoa_r+0x880>
 80076da:	f1bb 0f00 	cmp.w	fp, #0
 80076de:	f47f addc 	bne.w	800729a <_dtoa_r+0x402>
 80076e2:	4621      	mov	r1, r4
 80076e4:	465b      	mov	r3, fp
 80076e6:	2205      	movs	r2, #5
 80076e8:	4648      	mov	r0, r9
 80076ea:	f000 faf7 	bl	8007cdc <__multadd>
 80076ee:	4601      	mov	r1, r0
 80076f0:	4604      	mov	r4, r0
 80076f2:	9801      	ldr	r0, [sp, #4]
 80076f4:	f000 fd02 	bl	80080fc <__mcmp>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	f77f adce 	ble.w	800729a <_dtoa_r+0x402>
 80076fe:	463e      	mov	r6, r7
 8007700:	2331      	movs	r3, #49	@ 0x31
 8007702:	f806 3b01 	strb.w	r3, [r6], #1
 8007706:	9b05      	ldr	r3, [sp, #20]
 8007708:	3301      	adds	r3, #1
 800770a:	9305      	str	r3, [sp, #20]
 800770c:	e5c9      	b.n	80072a2 <_dtoa_r+0x40a>
 800770e:	f8cd 8014 	str.w	r8, [sp, #20]
 8007712:	4654      	mov	r4, sl
 8007714:	4625      	mov	r5, r4
 8007716:	e7f2      	b.n	80076fe <_dtoa_r+0x866>
 8007718:	9b08      	ldr	r3, [sp, #32]
 800771a:	2b00      	cmp	r3, #0
 800771c:	f000 8102 	beq.w	8007924 <_dtoa_r+0xa8c>
 8007720:	2e00      	cmp	r6, #0
 8007722:	dd05      	ble.n	8007730 <_dtoa_r+0x898>
 8007724:	4629      	mov	r1, r5
 8007726:	4632      	mov	r2, r6
 8007728:	4648      	mov	r0, r9
 800772a:	f000 fc7b 	bl	8008024 <__lshift>
 800772e:	4605      	mov	r5, r0
 8007730:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007732:	2b00      	cmp	r3, #0
 8007734:	d058      	beq.n	80077e8 <_dtoa_r+0x950>
 8007736:	6869      	ldr	r1, [r5, #4]
 8007738:	4648      	mov	r0, r9
 800773a:	f000 fa6d 	bl	8007c18 <_Balloc>
 800773e:	4606      	mov	r6, r0
 8007740:	b928      	cbnz	r0, 800774e <_dtoa_r+0x8b6>
 8007742:	4b82      	ldr	r3, [pc, #520]	@ (800794c <_dtoa_r+0xab4>)
 8007744:	4602      	mov	r2, r0
 8007746:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800774a:	f7ff bbbe 	b.w	8006eca <_dtoa_r+0x32>
 800774e:	692a      	ldr	r2, [r5, #16]
 8007750:	3202      	adds	r2, #2
 8007752:	0092      	lsls	r2, r2, #2
 8007754:	f105 010c 	add.w	r1, r5, #12
 8007758:	300c      	adds	r0, #12
 800775a:	f000 ff89 	bl	8008670 <memcpy>
 800775e:	2201      	movs	r2, #1
 8007760:	4631      	mov	r1, r6
 8007762:	4648      	mov	r0, r9
 8007764:	f000 fc5e 	bl	8008024 <__lshift>
 8007768:	1c7b      	adds	r3, r7, #1
 800776a:	9304      	str	r3, [sp, #16]
 800776c:	eb07 030b 	add.w	r3, r7, fp
 8007770:	9309      	str	r3, [sp, #36]	@ 0x24
 8007772:	9b02      	ldr	r3, [sp, #8]
 8007774:	f003 0301 	and.w	r3, r3, #1
 8007778:	46a8      	mov	r8, r5
 800777a:	9308      	str	r3, [sp, #32]
 800777c:	4605      	mov	r5, r0
 800777e:	9b04      	ldr	r3, [sp, #16]
 8007780:	9801      	ldr	r0, [sp, #4]
 8007782:	4621      	mov	r1, r4
 8007784:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007788:	f7ff fafe 	bl	8006d88 <quorem>
 800778c:	4641      	mov	r1, r8
 800778e:	9002      	str	r0, [sp, #8]
 8007790:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007794:	9801      	ldr	r0, [sp, #4]
 8007796:	f000 fcb1 	bl	80080fc <__mcmp>
 800779a:	462a      	mov	r2, r5
 800779c:	9006      	str	r0, [sp, #24]
 800779e:	4621      	mov	r1, r4
 80077a0:	4648      	mov	r0, r9
 80077a2:	f000 fcc7 	bl	8008134 <__mdiff>
 80077a6:	68c2      	ldr	r2, [r0, #12]
 80077a8:	4606      	mov	r6, r0
 80077aa:	b9fa      	cbnz	r2, 80077ec <_dtoa_r+0x954>
 80077ac:	4601      	mov	r1, r0
 80077ae:	9801      	ldr	r0, [sp, #4]
 80077b0:	f000 fca4 	bl	80080fc <__mcmp>
 80077b4:	4602      	mov	r2, r0
 80077b6:	4631      	mov	r1, r6
 80077b8:	4648      	mov	r0, r9
 80077ba:	920a      	str	r2, [sp, #40]	@ 0x28
 80077bc:	f000 fa6c 	bl	8007c98 <_Bfree>
 80077c0:	9b07      	ldr	r3, [sp, #28]
 80077c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077c4:	9e04      	ldr	r6, [sp, #16]
 80077c6:	ea42 0103 	orr.w	r1, r2, r3
 80077ca:	9b08      	ldr	r3, [sp, #32]
 80077cc:	4319      	orrs	r1, r3
 80077ce:	d10f      	bne.n	80077f0 <_dtoa_r+0x958>
 80077d0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80077d4:	d028      	beq.n	8007828 <_dtoa_r+0x990>
 80077d6:	9b06      	ldr	r3, [sp, #24]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	dd02      	ble.n	80077e2 <_dtoa_r+0x94a>
 80077dc:	9b02      	ldr	r3, [sp, #8]
 80077de:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80077e2:	f88b a000 	strb.w	sl, [fp]
 80077e6:	e55e      	b.n	80072a6 <_dtoa_r+0x40e>
 80077e8:	4628      	mov	r0, r5
 80077ea:	e7bd      	b.n	8007768 <_dtoa_r+0x8d0>
 80077ec:	2201      	movs	r2, #1
 80077ee:	e7e2      	b.n	80077b6 <_dtoa_r+0x91e>
 80077f0:	9b06      	ldr	r3, [sp, #24]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	db04      	blt.n	8007800 <_dtoa_r+0x968>
 80077f6:	9907      	ldr	r1, [sp, #28]
 80077f8:	430b      	orrs	r3, r1
 80077fa:	9908      	ldr	r1, [sp, #32]
 80077fc:	430b      	orrs	r3, r1
 80077fe:	d120      	bne.n	8007842 <_dtoa_r+0x9aa>
 8007800:	2a00      	cmp	r2, #0
 8007802:	ddee      	ble.n	80077e2 <_dtoa_r+0x94a>
 8007804:	9901      	ldr	r1, [sp, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	4648      	mov	r0, r9
 800780a:	f000 fc0b 	bl	8008024 <__lshift>
 800780e:	4621      	mov	r1, r4
 8007810:	9001      	str	r0, [sp, #4]
 8007812:	f000 fc73 	bl	80080fc <__mcmp>
 8007816:	2800      	cmp	r0, #0
 8007818:	dc03      	bgt.n	8007822 <_dtoa_r+0x98a>
 800781a:	d1e2      	bne.n	80077e2 <_dtoa_r+0x94a>
 800781c:	f01a 0f01 	tst.w	sl, #1
 8007820:	d0df      	beq.n	80077e2 <_dtoa_r+0x94a>
 8007822:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007826:	d1d9      	bne.n	80077dc <_dtoa_r+0x944>
 8007828:	2339      	movs	r3, #57	@ 0x39
 800782a:	f88b 3000 	strb.w	r3, [fp]
 800782e:	4633      	mov	r3, r6
 8007830:	461e      	mov	r6, r3
 8007832:	3b01      	subs	r3, #1
 8007834:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007838:	2a39      	cmp	r2, #57	@ 0x39
 800783a:	d052      	beq.n	80078e2 <_dtoa_r+0xa4a>
 800783c:	3201      	adds	r2, #1
 800783e:	701a      	strb	r2, [r3, #0]
 8007840:	e531      	b.n	80072a6 <_dtoa_r+0x40e>
 8007842:	2a00      	cmp	r2, #0
 8007844:	dd07      	ble.n	8007856 <_dtoa_r+0x9be>
 8007846:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800784a:	d0ed      	beq.n	8007828 <_dtoa_r+0x990>
 800784c:	f10a 0301 	add.w	r3, sl, #1
 8007850:	f88b 3000 	strb.w	r3, [fp]
 8007854:	e527      	b.n	80072a6 <_dtoa_r+0x40e>
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800785a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800785e:	4293      	cmp	r3, r2
 8007860:	d029      	beq.n	80078b6 <_dtoa_r+0xa1e>
 8007862:	9901      	ldr	r1, [sp, #4]
 8007864:	2300      	movs	r3, #0
 8007866:	220a      	movs	r2, #10
 8007868:	4648      	mov	r0, r9
 800786a:	f000 fa37 	bl	8007cdc <__multadd>
 800786e:	45a8      	cmp	r8, r5
 8007870:	9001      	str	r0, [sp, #4]
 8007872:	f04f 0300 	mov.w	r3, #0
 8007876:	f04f 020a 	mov.w	r2, #10
 800787a:	4641      	mov	r1, r8
 800787c:	4648      	mov	r0, r9
 800787e:	d107      	bne.n	8007890 <_dtoa_r+0x9f8>
 8007880:	f000 fa2c 	bl	8007cdc <__multadd>
 8007884:	4680      	mov	r8, r0
 8007886:	4605      	mov	r5, r0
 8007888:	9b04      	ldr	r3, [sp, #16]
 800788a:	3301      	adds	r3, #1
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	e776      	b.n	800777e <_dtoa_r+0x8e6>
 8007890:	f000 fa24 	bl	8007cdc <__multadd>
 8007894:	4629      	mov	r1, r5
 8007896:	4680      	mov	r8, r0
 8007898:	2300      	movs	r3, #0
 800789a:	220a      	movs	r2, #10
 800789c:	4648      	mov	r0, r9
 800789e:	f000 fa1d 	bl	8007cdc <__multadd>
 80078a2:	4605      	mov	r5, r0
 80078a4:	e7f0      	b.n	8007888 <_dtoa_r+0x9f0>
 80078a6:	f1bb 0f00 	cmp.w	fp, #0
 80078aa:	bfcc      	ite	gt
 80078ac:	465e      	movgt	r6, fp
 80078ae:	2601      	movle	r6, #1
 80078b0:	443e      	add	r6, r7
 80078b2:	f04f 0800 	mov.w	r8, #0
 80078b6:	9901      	ldr	r1, [sp, #4]
 80078b8:	2201      	movs	r2, #1
 80078ba:	4648      	mov	r0, r9
 80078bc:	f000 fbb2 	bl	8008024 <__lshift>
 80078c0:	4621      	mov	r1, r4
 80078c2:	9001      	str	r0, [sp, #4]
 80078c4:	f000 fc1a 	bl	80080fc <__mcmp>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	dcb0      	bgt.n	800782e <_dtoa_r+0x996>
 80078cc:	d102      	bne.n	80078d4 <_dtoa_r+0xa3c>
 80078ce:	f01a 0f01 	tst.w	sl, #1
 80078d2:	d1ac      	bne.n	800782e <_dtoa_r+0x996>
 80078d4:	4633      	mov	r3, r6
 80078d6:	461e      	mov	r6, r3
 80078d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078dc:	2a30      	cmp	r2, #48	@ 0x30
 80078de:	d0fa      	beq.n	80078d6 <_dtoa_r+0xa3e>
 80078e0:	e4e1      	b.n	80072a6 <_dtoa_r+0x40e>
 80078e2:	429f      	cmp	r7, r3
 80078e4:	d1a4      	bne.n	8007830 <_dtoa_r+0x998>
 80078e6:	9b05      	ldr	r3, [sp, #20]
 80078e8:	3301      	adds	r3, #1
 80078ea:	9305      	str	r3, [sp, #20]
 80078ec:	2331      	movs	r3, #49	@ 0x31
 80078ee:	703b      	strb	r3, [r7, #0]
 80078f0:	e4d9      	b.n	80072a6 <_dtoa_r+0x40e>
 80078f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80078f4:	4f16      	ldr	r7, [pc, #88]	@ (8007950 <_dtoa_r+0xab8>)
 80078f6:	b11b      	cbz	r3, 8007900 <_dtoa_r+0xa68>
 80078f8:	f107 0308 	add.w	r3, r7, #8
 80078fc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	4638      	mov	r0, r7
 8007902:	b011      	add	sp, #68	@ 0x44
 8007904:	ecbd 8b02 	vpop	{d8}
 8007908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790c:	9b07      	ldr	r3, [sp, #28]
 800790e:	2b01      	cmp	r3, #1
 8007910:	f77f ae2c 	ble.w	800756c <_dtoa_r+0x6d4>
 8007914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007916:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007918:	2001      	movs	r0, #1
 800791a:	e64c      	b.n	80075b6 <_dtoa_r+0x71e>
 800791c:	f1bb 0f00 	cmp.w	fp, #0
 8007920:	f77f aed8 	ble.w	80076d4 <_dtoa_r+0x83c>
 8007924:	463e      	mov	r6, r7
 8007926:	9801      	ldr	r0, [sp, #4]
 8007928:	4621      	mov	r1, r4
 800792a:	f7ff fa2d 	bl	8006d88 <quorem>
 800792e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007932:	f806 ab01 	strb.w	sl, [r6], #1
 8007936:	1bf2      	subs	r2, r6, r7
 8007938:	4593      	cmp	fp, r2
 800793a:	ddb4      	ble.n	80078a6 <_dtoa_r+0xa0e>
 800793c:	9901      	ldr	r1, [sp, #4]
 800793e:	2300      	movs	r3, #0
 8007940:	220a      	movs	r2, #10
 8007942:	4648      	mov	r0, r9
 8007944:	f000 f9ca 	bl	8007cdc <__multadd>
 8007948:	9001      	str	r0, [sp, #4]
 800794a:	e7ec      	b.n	8007926 <_dtoa_r+0xa8e>
 800794c:	08008c50 	.word	0x08008c50
 8007950:	08008bd4 	.word	0x08008bd4

08007954 <malloc>:
 8007954:	4b02      	ldr	r3, [pc, #8]	@ (8007960 <malloc+0xc>)
 8007956:	4601      	mov	r1, r0
 8007958:	6818      	ldr	r0, [r3, #0]
 800795a:	f000 b825 	b.w	80079a8 <_malloc_r>
 800795e:	bf00      	nop
 8007960:	24000038 	.word	0x24000038

08007964 <sbrk_aligned>:
 8007964:	b570      	push	{r4, r5, r6, lr}
 8007966:	4e0f      	ldr	r6, [pc, #60]	@ (80079a4 <sbrk_aligned+0x40>)
 8007968:	460c      	mov	r4, r1
 800796a:	6831      	ldr	r1, [r6, #0]
 800796c:	4605      	mov	r5, r0
 800796e:	b911      	cbnz	r1, 8007976 <sbrk_aligned+0x12>
 8007970:	f000 fe3a 	bl	80085e8 <_sbrk_r>
 8007974:	6030      	str	r0, [r6, #0]
 8007976:	4621      	mov	r1, r4
 8007978:	4628      	mov	r0, r5
 800797a:	f000 fe35 	bl	80085e8 <_sbrk_r>
 800797e:	1c43      	adds	r3, r0, #1
 8007980:	d103      	bne.n	800798a <sbrk_aligned+0x26>
 8007982:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007986:	4620      	mov	r0, r4
 8007988:	bd70      	pop	{r4, r5, r6, pc}
 800798a:	1cc4      	adds	r4, r0, #3
 800798c:	f024 0403 	bic.w	r4, r4, #3
 8007990:	42a0      	cmp	r0, r4
 8007992:	d0f8      	beq.n	8007986 <sbrk_aligned+0x22>
 8007994:	1a21      	subs	r1, r4, r0
 8007996:	4628      	mov	r0, r5
 8007998:	f000 fe26 	bl	80085e8 <_sbrk_r>
 800799c:	3001      	adds	r0, #1
 800799e:	d1f2      	bne.n	8007986 <sbrk_aligned+0x22>
 80079a0:	e7ef      	b.n	8007982 <sbrk_aligned+0x1e>
 80079a2:	bf00      	nop
 80079a4:	24007b48 	.word	0x24007b48

080079a8 <_malloc_r>:
 80079a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079ac:	1ccd      	adds	r5, r1, #3
 80079ae:	f025 0503 	bic.w	r5, r5, #3
 80079b2:	3508      	adds	r5, #8
 80079b4:	2d0c      	cmp	r5, #12
 80079b6:	bf38      	it	cc
 80079b8:	250c      	movcc	r5, #12
 80079ba:	2d00      	cmp	r5, #0
 80079bc:	4606      	mov	r6, r0
 80079be:	db01      	blt.n	80079c4 <_malloc_r+0x1c>
 80079c0:	42a9      	cmp	r1, r5
 80079c2:	d904      	bls.n	80079ce <_malloc_r+0x26>
 80079c4:	230c      	movs	r3, #12
 80079c6:	6033      	str	r3, [r6, #0]
 80079c8:	2000      	movs	r0, #0
 80079ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007aa4 <_malloc_r+0xfc>
 80079d2:	f000 f915 	bl	8007c00 <__malloc_lock>
 80079d6:	f8d8 3000 	ldr.w	r3, [r8]
 80079da:	461c      	mov	r4, r3
 80079dc:	bb44      	cbnz	r4, 8007a30 <_malloc_r+0x88>
 80079de:	4629      	mov	r1, r5
 80079e0:	4630      	mov	r0, r6
 80079e2:	f7ff ffbf 	bl	8007964 <sbrk_aligned>
 80079e6:	1c43      	adds	r3, r0, #1
 80079e8:	4604      	mov	r4, r0
 80079ea:	d158      	bne.n	8007a9e <_malloc_r+0xf6>
 80079ec:	f8d8 4000 	ldr.w	r4, [r8]
 80079f0:	4627      	mov	r7, r4
 80079f2:	2f00      	cmp	r7, #0
 80079f4:	d143      	bne.n	8007a7e <_malloc_r+0xd6>
 80079f6:	2c00      	cmp	r4, #0
 80079f8:	d04b      	beq.n	8007a92 <_malloc_r+0xea>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	4639      	mov	r1, r7
 80079fe:	4630      	mov	r0, r6
 8007a00:	eb04 0903 	add.w	r9, r4, r3
 8007a04:	f000 fdf0 	bl	80085e8 <_sbrk_r>
 8007a08:	4581      	cmp	r9, r0
 8007a0a:	d142      	bne.n	8007a92 <_malloc_r+0xea>
 8007a0c:	6821      	ldr	r1, [r4, #0]
 8007a0e:	1a6d      	subs	r5, r5, r1
 8007a10:	4629      	mov	r1, r5
 8007a12:	4630      	mov	r0, r6
 8007a14:	f7ff ffa6 	bl	8007964 <sbrk_aligned>
 8007a18:	3001      	adds	r0, #1
 8007a1a:	d03a      	beq.n	8007a92 <_malloc_r+0xea>
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	442b      	add	r3, r5
 8007a20:	6023      	str	r3, [r4, #0]
 8007a22:	f8d8 3000 	ldr.w	r3, [r8]
 8007a26:	685a      	ldr	r2, [r3, #4]
 8007a28:	bb62      	cbnz	r2, 8007a84 <_malloc_r+0xdc>
 8007a2a:	f8c8 7000 	str.w	r7, [r8]
 8007a2e:	e00f      	b.n	8007a50 <_malloc_r+0xa8>
 8007a30:	6822      	ldr	r2, [r4, #0]
 8007a32:	1b52      	subs	r2, r2, r5
 8007a34:	d420      	bmi.n	8007a78 <_malloc_r+0xd0>
 8007a36:	2a0b      	cmp	r2, #11
 8007a38:	d917      	bls.n	8007a6a <_malloc_r+0xc2>
 8007a3a:	1961      	adds	r1, r4, r5
 8007a3c:	42a3      	cmp	r3, r4
 8007a3e:	6025      	str	r5, [r4, #0]
 8007a40:	bf18      	it	ne
 8007a42:	6059      	strne	r1, [r3, #4]
 8007a44:	6863      	ldr	r3, [r4, #4]
 8007a46:	bf08      	it	eq
 8007a48:	f8c8 1000 	streq.w	r1, [r8]
 8007a4c:	5162      	str	r2, [r4, r5]
 8007a4e:	604b      	str	r3, [r1, #4]
 8007a50:	4630      	mov	r0, r6
 8007a52:	f000 f8db 	bl	8007c0c <__malloc_unlock>
 8007a56:	f104 000b 	add.w	r0, r4, #11
 8007a5a:	1d23      	adds	r3, r4, #4
 8007a5c:	f020 0007 	bic.w	r0, r0, #7
 8007a60:	1ac2      	subs	r2, r0, r3
 8007a62:	bf1c      	itt	ne
 8007a64:	1a1b      	subne	r3, r3, r0
 8007a66:	50a3      	strne	r3, [r4, r2]
 8007a68:	e7af      	b.n	80079ca <_malloc_r+0x22>
 8007a6a:	6862      	ldr	r2, [r4, #4]
 8007a6c:	42a3      	cmp	r3, r4
 8007a6e:	bf0c      	ite	eq
 8007a70:	f8c8 2000 	streq.w	r2, [r8]
 8007a74:	605a      	strne	r2, [r3, #4]
 8007a76:	e7eb      	b.n	8007a50 <_malloc_r+0xa8>
 8007a78:	4623      	mov	r3, r4
 8007a7a:	6864      	ldr	r4, [r4, #4]
 8007a7c:	e7ae      	b.n	80079dc <_malloc_r+0x34>
 8007a7e:	463c      	mov	r4, r7
 8007a80:	687f      	ldr	r7, [r7, #4]
 8007a82:	e7b6      	b.n	80079f2 <_malloc_r+0x4a>
 8007a84:	461a      	mov	r2, r3
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	42a3      	cmp	r3, r4
 8007a8a:	d1fb      	bne.n	8007a84 <_malloc_r+0xdc>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	6053      	str	r3, [r2, #4]
 8007a90:	e7de      	b.n	8007a50 <_malloc_r+0xa8>
 8007a92:	230c      	movs	r3, #12
 8007a94:	6033      	str	r3, [r6, #0]
 8007a96:	4630      	mov	r0, r6
 8007a98:	f000 f8b8 	bl	8007c0c <__malloc_unlock>
 8007a9c:	e794      	b.n	80079c8 <_malloc_r+0x20>
 8007a9e:	6005      	str	r5, [r0, #0]
 8007aa0:	e7d6      	b.n	8007a50 <_malloc_r+0xa8>
 8007aa2:	bf00      	nop
 8007aa4:	24007b4c 	.word	0x24007b4c

08007aa8 <__sflush_r>:
 8007aa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab0:	0716      	lsls	r6, r2, #28
 8007ab2:	4605      	mov	r5, r0
 8007ab4:	460c      	mov	r4, r1
 8007ab6:	d454      	bmi.n	8007b62 <__sflush_r+0xba>
 8007ab8:	684b      	ldr	r3, [r1, #4]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	dc02      	bgt.n	8007ac4 <__sflush_r+0x1c>
 8007abe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	dd48      	ble.n	8007b56 <__sflush_r+0xae>
 8007ac4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ac6:	2e00      	cmp	r6, #0
 8007ac8:	d045      	beq.n	8007b56 <__sflush_r+0xae>
 8007aca:	2300      	movs	r3, #0
 8007acc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ad0:	682f      	ldr	r7, [r5, #0]
 8007ad2:	6a21      	ldr	r1, [r4, #32]
 8007ad4:	602b      	str	r3, [r5, #0]
 8007ad6:	d030      	beq.n	8007b3a <__sflush_r+0x92>
 8007ad8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ada:	89a3      	ldrh	r3, [r4, #12]
 8007adc:	0759      	lsls	r1, r3, #29
 8007ade:	d505      	bpl.n	8007aec <__sflush_r+0x44>
 8007ae0:	6863      	ldr	r3, [r4, #4]
 8007ae2:	1ad2      	subs	r2, r2, r3
 8007ae4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ae6:	b10b      	cbz	r3, 8007aec <__sflush_r+0x44>
 8007ae8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007aea:	1ad2      	subs	r2, r2, r3
 8007aec:	2300      	movs	r3, #0
 8007aee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007af0:	6a21      	ldr	r1, [r4, #32]
 8007af2:	4628      	mov	r0, r5
 8007af4:	47b0      	blx	r6
 8007af6:	1c43      	adds	r3, r0, #1
 8007af8:	89a3      	ldrh	r3, [r4, #12]
 8007afa:	d106      	bne.n	8007b0a <__sflush_r+0x62>
 8007afc:	6829      	ldr	r1, [r5, #0]
 8007afe:	291d      	cmp	r1, #29
 8007b00:	d82b      	bhi.n	8007b5a <__sflush_r+0xb2>
 8007b02:	4a2a      	ldr	r2, [pc, #168]	@ (8007bac <__sflush_r+0x104>)
 8007b04:	40ca      	lsrs	r2, r1
 8007b06:	07d6      	lsls	r6, r2, #31
 8007b08:	d527      	bpl.n	8007b5a <__sflush_r+0xb2>
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	6062      	str	r2, [r4, #4]
 8007b0e:	04d9      	lsls	r1, r3, #19
 8007b10:	6922      	ldr	r2, [r4, #16]
 8007b12:	6022      	str	r2, [r4, #0]
 8007b14:	d504      	bpl.n	8007b20 <__sflush_r+0x78>
 8007b16:	1c42      	adds	r2, r0, #1
 8007b18:	d101      	bne.n	8007b1e <__sflush_r+0x76>
 8007b1a:	682b      	ldr	r3, [r5, #0]
 8007b1c:	b903      	cbnz	r3, 8007b20 <__sflush_r+0x78>
 8007b1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b22:	602f      	str	r7, [r5, #0]
 8007b24:	b1b9      	cbz	r1, 8007b56 <__sflush_r+0xae>
 8007b26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b2a:	4299      	cmp	r1, r3
 8007b2c:	d002      	beq.n	8007b34 <__sflush_r+0x8c>
 8007b2e:	4628      	mov	r0, r5
 8007b30:	f000 fdde 	bl	80086f0 <_free_r>
 8007b34:	2300      	movs	r3, #0
 8007b36:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b38:	e00d      	b.n	8007b56 <__sflush_r+0xae>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	47b0      	blx	r6
 8007b40:	4602      	mov	r2, r0
 8007b42:	1c50      	adds	r0, r2, #1
 8007b44:	d1c9      	bne.n	8007ada <__sflush_r+0x32>
 8007b46:	682b      	ldr	r3, [r5, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d0c6      	beq.n	8007ada <__sflush_r+0x32>
 8007b4c:	2b1d      	cmp	r3, #29
 8007b4e:	d001      	beq.n	8007b54 <__sflush_r+0xac>
 8007b50:	2b16      	cmp	r3, #22
 8007b52:	d11e      	bne.n	8007b92 <__sflush_r+0xea>
 8007b54:	602f      	str	r7, [r5, #0]
 8007b56:	2000      	movs	r0, #0
 8007b58:	e022      	b.n	8007ba0 <__sflush_r+0xf8>
 8007b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b5e:	b21b      	sxth	r3, r3
 8007b60:	e01b      	b.n	8007b9a <__sflush_r+0xf2>
 8007b62:	690f      	ldr	r7, [r1, #16]
 8007b64:	2f00      	cmp	r7, #0
 8007b66:	d0f6      	beq.n	8007b56 <__sflush_r+0xae>
 8007b68:	0793      	lsls	r3, r2, #30
 8007b6a:	680e      	ldr	r6, [r1, #0]
 8007b6c:	bf08      	it	eq
 8007b6e:	694b      	ldreq	r3, [r1, #20]
 8007b70:	600f      	str	r7, [r1, #0]
 8007b72:	bf18      	it	ne
 8007b74:	2300      	movne	r3, #0
 8007b76:	eba6 0807 	sub.w	r8, r6, r7
 8007b7a:	608b      	str	r3, [r1, #8]
 8007b7c:	f1b8 0f00 	cmp.w	r8, #0
 8007b80:	dde9      	ble.n	8007b56 <__sflush_r+0xae>
 8007b82:	6a21      	ldr	r1, [r4, #32]
 8007b84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007b86:	4643      	mov	r3, r8
 8007b88:	463a      	mov	r2, r7
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	47b0      	blx	r6
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	dc08      	bgt.n	8007ba4 <__sflush_r+0xfc>
 8007b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b9a:	81a3      	strh	r3, [r4, #12]
 8007b9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba4:	4407      	add	r7, r0
 8007ba6:	eba8 0800 	sub.w	r8, r8, r0
 8007baa:	e7e7      	b.n	8007b7c <__sflush_r+0xd4>
 8007bac:	20400001 	.word	0x20400001

08007bb0 <_fflush_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	690b      	ldr	r3, [r1, #16]
 8007bb4:	4605      	mov	r5, r0
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	b913      	cbnz	r3, 8007bc0 <_fflush_r+0x10>
 8007bba:	2500      	movs	r5, #0
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	bd38      	pop	{r3, r4, r5, pc}
 8007bc0:	b118      	cbz	r0, 8007bca <_fflush_r+0x1a>
 8007bc2:	6a03      	ldr	r3, [r0, #32]
 8007bc4:	b90b      	cbnz	r3, 8007bca <_fflush_r+0x1a>
 8007bc6:	f7ff f801 	bl	8006bcc <__sinit>
 8007bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d0f3      	beq.n	8007bba <_fflush_r+0xa>
 8007bd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007bd4:	07d0      	lsls	r0, r2, #31
 8007bd6:	d404      	bmi.n	8007be2 <_fflush_r+0x32>
 8007bd8:	0599      	lsls	r1, r3, #22
 8007bda:	d402      	bmi.n	8007be2 <_fflush_r+0x32>
 8007bdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bde:	f7ff f8cc 	bl	8006d7a <__retarget_lock_acquire_recursive>
 8007be2:	4628      	mov	r0, r5
 8007be4:	4621      	mov	r1, r4
 8007be6:	f7ff ff5f 	bl	8007aa8 <__sflush_r>
 8007bea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007bec:	07da      	lsls	r2, r3, #31
 8007bee:	4605      	mov	r5, r0
 8007bf0:	d4e4      	bmi.n	8007bbc <_fflush_r+0xc>
 8007bf2:	89a3      	ldrh	r3, [r4, #12]
 8007bf4:	059b      	lsls	r3, r3, #22
 8007bf6:	d4e1      	bmi.n	8007bbc <_fflush_r+0xc>
 8007bf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bfa:	f7ff f8bf 	bl	8006d7c <__retarget_lock_release_recursive>
 8007bfe:	e7dd      	b.n	8007bbc <_fflush_r+0xc>

08007c00 <__malloc_lock>:
 8007c00:	4801      	ldr	r0, [pc, #4]	@ (8007c08 <__malloc_lock+0x8>)
 8007c02:	f7ff b8ba 	b.w	8006d7a <__retarget_lock_acquire_recursive>
 8007c06:	bf00      	nop
 8007c08:	24007b44 	.word	0x24007b44

08007c0c <__malloc_unlock>:
 8007c0c:	4801      	ldr	r0, [pc, #4]	@ (8007c14 <__malloc_unlock+0x8>)
 8007c0e:	f7ff b8b5 	b.w	8006d7c <__retarget_lock_release_recursive>
 8007c12:	bf00      	nop
 8007c14:	24007b44 	.word	0x24007b44

08007c18 <_Balloc>:
 8007c18:	b570      	push	{r4, r5, r6, lr}
 8007c1a:	69c6      	ldr	r6, [r0, #28]
 8007c1c:	4604      	mov	r4, r0
 8007c1e:	460d      	mov	r5, r1
 8007c20:	b976      	cbnz	r6, 8007c40 <_Balloc+0x28>
 8007c22:	2010      	movs	r0, #16
 8007c24:	f7ff fe96 	bl	8007954 <malloc>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	61e0      	str	r0, [r4, #28]
 8007c2c:	b920      	cbnz	r0, 8007c38 <_Balloc+0x20>
 8007c2e:	4b18      	ldr	r3, [pc, #96]	@ (8007c90 <_Balloc+0x78>)
 8007c30:	4818      	ldr	r0, [pc, #96]	@ (8007c94 <_Balloc+0x7c>)
 8007c32:	216b      	movs	r1, #107	@ 0x6b
 8007c34:	f000 fd2a 	bl	800868c <__assert_func>
 8007c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c3c:	6006      	str	r6, [r0, #0]
 8007c3e:	60c6      	str	r6, [r0, #12]
 8007c40:	69e6      	ldr	r6, [r4, #28]
 8007c42:	68f3      	ldr	r3, [r6, #12]
 8007c44:	b183      	cbz	r3, 8007c68 <_Balloc+0x50>
 8007c46:	69e3      	ldr	r3, [r4, #28]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c4e:	b9b8      	cbnz	r0, 8007c80 <_Balloc+0x68>
 8007c50:	2101      	movs	r1, #1
 8007c52:	fa01 f605 	lsl.w	r6, r1, r5
 8007c56:	1d72      	adds	r2, r6, #5
 8007c58:	0092      	lsls	r2, r2, #2
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	f000 fd34 	bl	80086c8 <_calloc_r>
 8007c60:	b160      	cbz	r0, 8007c7c <_Balloc+0x64>
 8007c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c66:	e00e      	b.n	8007c86 <_Balloc+0x6e>
 8007c68:	2221      	movs	r2, #33	@ 0x21
 8007c6a:	2104      	movs	r1, #4
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f000 fd2b 	bl	80086c8 <_calloc_r>
 8007c72:	69e3      	ldr	r3, [r4, #28]
 8007c74:	60f0      	str	r0, [r6, #12]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d1e4      	bne.n	8007c46 <_Balloc+0x2e>
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	bd70      	pop	{r4, r5, r6, pc}
 8007c80:	6802      	ldr	r2, [r0, #0]
 8007c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c86:	2300      	movs	r3, #0
 8007c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c8c:	e7f7      	b.n	8007c7e <_Balloc+0x66>
 8007c8e:	bf00      	nop
 8007c90:	08008be1 	.word	0x08008be1
 8007c94:	08008c61 	.word	0x08008c61

08007c98 <_Bfree>:
 8007c98:	b570      	push	{r4, r5, r6, lr}
 8007c9a:	69c6      	ldr	r6, [r0, #28]
 8007c9c:	4605      	mov	r5, r0
 8007c9e:	460c      	mov	r4, r1
 8007ca0:	b976      	cbnz	r6, 8007cc0 <_Bfree+0x28>
 8007ca2:	2010      	movs	r0, #16
 8007ca4:	f7ff fe56 	bl	8007954 <malloc>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	61e8      	str	r0, [r5, #28]
 8007cac:	b920      	cbnz	r0, 8007cb8 <_Bfree+0x20>
 8007cae:	4b09      	ldr	r3, [pc, #36]	@ (8007cd4 <_Bfree+0x3c>)
 8007cb0:	4809      	ldr	r0, [pc, #36]	@ (8007cd8 <_Bfree+0x40>)
 8007cb2:	218f      	movs	r1, #143	@ 0x8f
 8007cb4:	f000 fcea 	bl	800868c <__assert_func>
 8007cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cbc:	6006      	str	r6, [r0, #0]
 8007cbe:	60c6      	str	r6, [r0, #12]
 8007cc0:	b13c      	cbz	r4, 8007cd2 <_Bfree+0x3a>
 8007cc2:	69eb      	ldr	r3, [r5, #28]
 8007cc4:	6862      	ldr	r2, [r4, #4]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ccc:	6021      	str	r1, [r4, #0]
 8007cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007cd2:	bd70      	pop	{r4, r5, r6, pc}
 8007cd4:	08008be1 	.word	0x08008be1
 8007cd8:	08008c61 	.word	0x08008c61

08007cdc <__multadd>:
 8007cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce0:	690d      	ldr	r5, [r1, #16]
 8007ce2:	4607      	mov	r7, r0
 8007ce4:	460c      	mov	r4, r1
 8007ce6:	461e      	mov	r6, r3
 8007ce8:	f101 0c14 	add.w	ip, r1, #20
 8007cec:	2000      	movs	r0, #0
 8007cee:	f8dc 3000 	ldr.w	r3, [ip]
 8007cf2:	b299      	uxth	r1, r3
 8007cf4:	fb02 6101 	mla	r1, r2, r1, r6
 8007cf8:	0c1e      	lsrs	r6, r3, #16
 8007cfa:	0c0b      	lsrs	r3, r1, #16
 8007cfc:	fb02 3306 	mla	r3, r2, r6, r3
 8007d00:	b289      	uxth	r1, r1
 8007d02:	3001      	adds	r0, #1
 8007d04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d08:	4285      	cmp	r5, r0
 8007d0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007d0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d12:	dcec      	bgt.n	8007cee <__multadd+0x12>
 8007d14:	b30e      	cbz	r6, 8007d5a <__multadd+0x7e>
 8007d16:	68a3      	ldr	r3, [r4, #8]
 8007d18:	42ab      	cmp	r3, r5
 8007d1a:	dc19      	bgt.n	8007d50 <__multadd+0x74>
 8007d1c:	6861      	ldr	r1, [r4, #4]
 8007d1e:	4638      	mov	r0, r7
 8007d20:	3101      	adds	r1, #1
 8007d22:	f7ff ff79 	bl	8007c18 <_Balloc>
 8007d26:	4680      	mov	r8, r0
 8007d28:	b928      	cbnz	r0, 8007d36 <__multadd+0x5a>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007d60 <__multadd+0x84>)
 8007d2e:	480d      	ldr	r0, [pc, #52]	@ (8007d64 <__multadd+0x88>)
 8007d30:	21ba      	movs	r1, #186	@ 0xba
 8007d32:	f000 fcab 	bl	800868c <__assert_func>
 8007d36:	6922      	ldr	r2, [r4, #16]
 8007d38:	3202      	adds	r2, #2
 8007d3a:	f104 010c 	add.w	r1, r4, #12
 8007d3e:	0092      	lsls	r2, r2, #2
 8007d40:	300c      	adds	r0, #12
 8007d42:	f000 fc95 	bl	8008670 <memcpy>
 8007d46:	4621      	mov	r1, r4
 8007d48:	4638      	mov	r0, r7
 8007d4a:	f7ff ffa5 	bl	8007c98 <_Bfree>
 8007d4e:	4644      	mov	r4, r8
 8007d50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d54:	3501      	adds	r5, #1
 8007d56:	615e      	str	r6, [r3, #20]
 8007d58:	6125      	str	r5, [r4, #16]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d60:	08008c50 	.word	0x08008c50
 8007d64:	08008c61 	.word	0x08008c61

08007d68 <__hi0bits>:
 8007d68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	bf36      	itet	cc
 8007d70:	0403      	lslcc	r3, r0, #16
 8007d72:	2000      	movcs	r0, #0
 8007d74:	2010      	movcc	r0, #16
 8007d76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d7a:	bf3c      	itt	cc
 8007d7c:	021b      	lslcc	r3, r3, #8
 8007d7e:	3008      	addcc	r0, #8
 8007d80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d84:	bf3c      	itt	cc
 8007d86:	011b      	lslcc	r3, r3, #4
 8007d88:	3004      	addcc	r0, #4
 8007d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d8e:	bf3c      	itt	cc
 8007d90:	009b      	lslcc	r3, r3, #2
 8007d92:	3002      	addcc	r0, #2
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	db05      	blt.n	8007da4 <__hi0bits+0x3c>
 8007d98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007d9c:	f100 0001 	add.w	r0, r0, #1
 8007da0:	bf08      	it	eq
 8007da2:	2020      	moveq	r0, #32
 8007da4:	4770      	bx	lr

08007da6 <__lo0bits>:
 8007da6:	6803      	ldr	r3, [r0, #0]
 8007da8:	4602      	mov	r2, r0
 8007daa:	f013 0007 	ands.w	r0, r3, #7
 8007dae:	d00b      	beq.n	8007dc8 <__lo0bits+0x22>
 8007db0:	07d9      	lsls	r1, r3, #31
 8007db2:	d421      	bmi.n	8007df8 <__lo0bits+0x52>
 8007db4:	0798      	lsls	r0, r3, #30
 8007db6:	bf49      	itett	mi
 8007db8:	085b      	lsrmi	r3, r3, #1
 8007dba:	089b      	lsrpl	r3, r3, #2
 8007dbc:	2001      	movmi	r0, #1
 8007dbe:	6013      	strmi	r3, [r2, #0]
 8007dc0:	bf5c      	itt	pl
 8007dc2:	6013      	strpl	r3, [r2, #0]
 8007dc4:	2002      	movpl	r0, #2
 8007dc6:	4770      	bx	lr
 8007dc8:	b299      	uxth	r1, r3
 8007dca:	b909      	cbnz	r1, 8007dd0 <__lo0bits+0x2a>
 8007dcc:	0c1b      	lsrs	r3, r3, #16
 8007dce:	2010      	movs	r0, #16
 8007dd0:	b2d9      	uxtb	r1, r3
 8007dd2:	b909      	cbnz	r1, 8007dd8 <__lo0bits+0x32>
 8007dd4:	3008      	adds	r0, #8
 8007dd6:	0a1b      	lsrs	r3, r3, #8
 8007dd8:	0719      	lsls	r1, r3, #28
 8007dda:	bf04      	itt	eq
 8007ddc:	091b      	lsreq	r3, r3, #4
 8007dde:	3004      	addeq	r0, #4
 8007de0:	0799      	lsls	r1, r3, #30
 8007de2:	bf04      	itt	eq
 8007de4:	089b      	lsreq	r3, r3, #2
 8007de6:	3002      	addeq	r0, #2
 8007de8:	07d9      	lsls	r1, r3, #31
 8007dea:	d403      	bmi.n	8007df4 <__lo0bits+0x4e>
 8007dec:	085b      	lsrs	r3, r3, #1
 8007dee:	f100 0001 	add.w	r0, r0, #1
 8007df2:	d003      	beq.n	8007dfc <__lo0bits+0x56>
 8007df4:	6013      	str	r3, [r2, #0]
 8007df6:	4770      	bx	lr
 8007df8:	2000      	movs	r0, #0
 8007dfa:	4770      	bx	lr
 8007dfc:	2020      	movs	r0, #32
 8007dfe:	4770      	bx	lr

08007e00 <__i2b>:
 8007e00:	b510      	push	{r4, lr}
 8007e02:	460c      	mov	r4, r1
 8007e04:	2101      	movs	r1, #1
 8007e06:	f7ff ff07 	bl	8007c18 <_Balloc>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	b928      	cbnz	r0, 8007e1a <__i2b+0x1a>
 8007e0e:	4b05      	ldr	r3, [pc, #20]	@ (8007e24 <__i2b+0x24>)
 8007e10:	4805      	ldr	r0, [pc, #20]	@ (8007e28 <__i2b+0x28>)
 8007e12:	f240 1145 	movw	r1, #325	@ 0x145
 8007e16:	f000 fc39 	bl	800868c <__assert_func>
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	6144      	str	r4, [r0, #20]
 8007e1e:	6103      	str	r3, [r0, #16]
 8007e20:	bd10      	pop	{r4, pc}
 8007e22:	bf00      	nop
 8007e24:	08008c50 	.word	0x08008c50
 8007e28:	08008c61 	.word	0x08008c61

08007e2c <__multiply>:
 8007e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e30:	4617      	mov	r7, r2
 8007e32:	690a      	ldr	r2, [r1, #16]
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	bfa8      	it	ge
 8007e3a:	463b      	movge	r3, r7
 8007e3c:	4689      	mov	r9, r1
 8007e3e:	bfa4      	itt	ge
 8007e40:	460f      	movge	r7, r1
 8007e42:	4699      	movge	r9, r3
 8007e44:	693d      	ldr	r5, [r7, #16]
 8007e46:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	6879      	ldr	r1, [r7, #4]
 8007e4e:	eb05 060a 	add.w	r6, r5, sl
 8007e52:	42b3      	cmp	r3, r6
 8007e54:	b085      	sub	sp, #20
 8007e56:	bfb8      	it	lt
 8007e58:	3101      	addlt	r1, #1
 8007e5a:	f7ff fedd 	bl	8007c18 <_Balloc>
 8007e5e:	b930      	cbnz	r0, 8007e6e <__multiply+0x42>
 8007e60:	4602      	mov	r2, r0
 8007e62:	4b41      	ldr	r3, [pc, #260]	@ (8007f68 <__multiply+0x13c>)
 8007e64:	4841      	ldr	r0, [pc, #260]	@ (8007f6c <__multiply+0x140>)
 8007e66:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007e6a:	f000 fc0f 	bl	800868c <__assert_func>
 8007e6e:	f100 0414 	add.w	r4, r0, #20
 8007e72:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007e76:	4623      	mov	r3, r4
 8007e78:	2200      	movs	r2, #0
 8007e7a:	4573      	cmp	r3, lr
 8007e7c:	d320      	bcc.n	8007ec0 <__multiply+0x94>
 8007e7e:	f107 0814 	add.w	r8, r7, #20
 8007e82:	f109 0114 	add.w	r1, r9, #20
 8007e86:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007e8a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007e8e:	9302      	str	r3, [sp, #8]
 8007e90:	1beb      	subs	r3, r5, r7
 8007e92:	3b15      	subs	r3, #21
 8007e94:	f023 0303 	bic.w	r3, r3, #3
 8007e98:	3304      	adds	r3, #4
 8007e9a:	3715      	adds	r7, #21
 8007e9c:	42bd      	cmp	r5, r7
 8007e9e:	bf38      	it	cc
 8007ea0:	2304      	movcc	r3, #4
 8007ea2:	9301      	str	r3, [sp, #4]
 8007ea4:	9b02      	ldr	r3, [sp, #8]
 8007ea6:	9103      	str	r1, [sp, #12]
 8007ea8:	428b      	cmp	r3, r1
 8007eaa:	d80c      	bhi.n	8007ec6 <__multiply+0x9a>
 8007eac:	2e00      	cmp	r6, #0
 8007eae:	dd03      	ble.n	8007eb8 <__multiply+0x8c>
 8007eb0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d055      	beq.n	8007f64 <__multiply+0x138>
 8007eb8:	6106      	str	r6, [r0, #16]
 8007eba:	b005      	add	sp, #20
 8007ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ec0:	f843 2b04 	str.w	r2, [r3], #4
 8007ec4:	e7d9      	b.n	8007e7a <__multiply+0x4e>
 8007ec6:	f8b1 a000 	ldrh.w	sl, [r1]
 8007eca:	f1ba 0f00 	cmp.w	sl, #0
 8007ece:	d01f      	beq.n	8007f10 <__multiply+0xe4>
 8007ed0:	46c4      	mov	ip, r8
 8007ed2:	46a1      	mov	r9, r4
 8007ed4:	2700      	movs	r7, #0
 8007ed6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007eda:	f8d9 3000 	ldr.w	r3, [r9]
 8007ede:	fa1f fb82 	uxth.w	fp, r2
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ee8:	443b      	add	r3, r7
 8007eea:	f8d9 7000 	ldr.w	r7, [r9]
 8007eee:	0c12      	lsrs	r2, r2, #16
 8007ef0:	0c3f      	lsrs	r7, r7, #16
 8007ef2:	fb0a 7202 	mla	r2, sl, r2, r7
 8007ef6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f00:	4565      	cmp	r5, ip
 8007f02:	f849 3b04 	str.w	r3, [r9], #4
 8007f06:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007f0a:	d8e4      	bhi.n	8007ed6 <__multiply+0xaa>
 8007f0c:	9b01      	ldr	r3, [sp, #4]
 8007f0e:	50e7      	str	r7, [r4, r3]
 8007f10:	9b03      	ldr	r3, [sp, #12]
 8007f12:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007f16:	3104      	adds	r1, #4
 8007f18:	f1b9 0f00 	cmp.w	r9, #0
 8007f1c:	d020      	beq.n	8007f60 <__multiply+0x134>
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	4647      	mov	r7, r8
 8007f22:	46a4      	mov	ip, r4
 8007f24:	f04f 0a00 	mov.w	sl, #0
 8007f28:	f8b7 b000 	ldrh.w	fp, [r7]
 8007f2c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007f30:	fb09 220b 	mla	r2, r9, fp, r2
 8007f34:	4452      	add	r2, sl
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f3c:	f84c 3b04 	str.w	r3, [ip], #4
 8007f40:	f857 3b04 	ldr.w	r3, [r7], #4
 8007f44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f48:	f8bc 3000 	ldrh.w	r3, [ip]
 8007f4c:	fb09 330a 	mla	r3, r9, sl, r3
 8007f50:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007f54:	42bd      	cmp	r5, r7
 8007f56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f5a:	d8e5      	bhi.n	8007f28 <__multiply+0xfc>
 8007f5c:	9a01      	ldr	r2, [sp, #4]
 8007f5e:	50a3      	str	r3, [r4, r2]
 8007f60:	3404      	adds	r4, #4
 8007f62:	e79f      	b.n	8007ea4 <__multiply+0x78>
 8007f64:	3e01      	subs	r6, #1
 8007f66:	e7a1      	b.n	8007eac <__multiply+0x80>
 8007f68:	08008c50 	.word	0x08008c50
 8007f6c:	08008c61 	.word	0x08008c61

08007f70 <__pow5mult>:
 8007f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f74:	4615      	mov	r5, r2
 8007f76:	f012 0203 	ands.w	r2, r2, #3
 8007f7a:	4607      	mov	r7, r0
 8007f7c:	460e      	mov	r6, r1
 8007f7e:	d007      	beq.n	8007f90 <__pow5mult+0x20>
 8007f80:	4c25      	ldr	r4, [pc, #148]	@ (8008018 <__pow5mult+0xa8>)
 8007f82:	3a01      	subs	r2, #1
 8007f84:	2300      	movs	r3, #0
 8007f86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f8a:	f7ff fea7 	bl	8007cdc <__multadd>
 8007f8e:	4606      	mov	r6, r0
 8007f90:	10ad      	asrs	r5, r5, #2
 8007f92:	d03d      	beq.n	8008010 <__pow5mult+0xa0>
 8007f94:	69fc      	ldr	r4, [r7, #28]
 8007f96:	b97c      	cbnz	r4, 8007fb8 <__pow5mult+0x48>
 8007f98:	2010      	movs	r0, #16
 8007f9a:	f7ff fcdb 	bl	8007954 <malloc>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	61f8      	str	r0, [r7, #28]
 8007fa2:	b928      	cbnz	r0, 8007fb0 <__pow5mult+0x40>
 8007fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800801c <__pow5mult+0xac>)
 8007fa6:	481e      	ldr	r0, [pc, #120]	@ (8008020 <__pow5mult+0xb0>)
 8007fa8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007fac:	f000 fb6e 	bl	800868c <__assert_func>
 8007fb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007fb4:	6004      	str	r4, [r0, #0]
 8007fb6:	60c4      	str	r4, [r0, #12]
 8007fb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007fbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fc0:	b94c      	cbnz	r4, 8007fd6 <__pow5mult+0x66>
 8007fc2:	f240 2171 	movw	r1, #625	@ 0x271
 8007fc6:	4638      	mov	r0, r7
 8007fc8:	f7ff ff1a 	bl	8007e00 <__i2b>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fd2:	4604      	mov	r4, r0
 8007fd4:	6003      	str	r3, [r0, #0]
 8007fd6:	f04f 0900 	mov.w	r9, #0
 8007fda:	07eb      	lsls	r3, r5, #31
 8007fdc:	d50a      	bpl.n	8007ff4 <__pow5mult+0x84>
 8007fde:	4631      	mov	r1, r6
 8007fe0:	4622      	mov	r2, r4
 8007fe2:	4638      	mov	r0, r7
 8007fe4:	f7ff ff22 	bl	8007e2c <__multiply>
 8007fe8:	4631      	mov	r1, r6
 8007fea:	4680      	mov	r8, r0
 8007fec:	4638      	mov	r0, r7
 8007fee:	f7ff fe53 	bl	8007c98 <_Bfree>
 8007ff2:	4646      	mov	r6, r8
 8007ff4:	106d      	asrs	r5, r5, #1
 8007ff6:	d00b      	beq.n	8008010 <__pow5mult+0xa0>
 8007ff8:	6820      	ldr	r0, [r4, #0]
 8007ffa:	b938      	cbnz	r0, 800800c <__pow5mult+0x9c>
 8007ffc:	4622      	mov	r2, r4
 8007ffe:	4621      	mov	r1, r4
 8008000:	4638      	mov	r0, r7
 8008002:	f7ff ff13 	bl	8007e2c <__multiply>
 8008006:	6020      	str	r0, [r4, #0]
 8008008:	f8c0 9000 	str.w	r9, [r0]
 800800c:	4604      	mov	r4, r0
 800800e:	e7e4      	b.n	8007fda <__pow5mult+0x6a>
 8008010:	4630      	mov	r0, r6
 8008012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008016:	bf00      	nop
 8008018:	08008d14 	.word	0x08008d14
 800801c:	08008be1 	.word	0x08008be1
 8008020:	08008c61 	.word	0x08008c61

08008024 <__lshift>:
 8008024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008028:	460c      	mov	r4, r1
 800802a:	6849      	ldr	r1, [r1, #4]
 800802c:	6923      	ldr	r3, [r4, #16]
 800802e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008032:	68a3      	ldr	r3, [r4, #8]
 8008034:	4607      	mov	r7, r0
 8008036:	4691      	mov	r9, r2
 8008038:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800803c:	f108 0601 	add.w	r6, r8, #1
 8008040:	42b3      	cmp	r3, r6
 8008042:	db0b      	blt.n	800805c <__lshift+0x38>
 8008044:	4638      	mov	r0, r7
 8008046:	f7ff fde7 	bl	8007c18 <_Balloc>
 800804a:	4605      	mov	r5, r0
 800804c:	b948      	cbnz	r0, 8008062 <__lshift+0x3e>
 800804e:	4602      	mov	r2, r0
 8008050:	4b28      	ldr	r3, [pc, #160]	@ (80080f4 <__lshift+0xd0>)
 8008052:	4829      	ldr	r0, [pc, #164]	@ (80080f8 <__lshift+0xd4>)
 8008054:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008058:	f000 fb18 	bl	800868c <__assert_func>
 800805c:	3101      	adds	r1, #1
 800805e:	005b      	lsls	r3, r3, #1
 8008060:	e7ee      	b.n	8008040 <__lshift+0x1c>
 8008062:	2300      	movs	r3, #0
 8008064:	f100 0114 	add.w	r1, r0, #20
 8008068:	f100 0210 	add.w	r2, r0, #16
 800806c:	4618      	mov	r0, r3
 800806e:	4553      	cmp	r3, sl
 8008070:	db33      	blt.n	80080da <__lshift+0xb6>
 8008072:	6920      	ldr	r0, [r4, #16]
 8008074:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008078:	f104 0314 	add.w	r3, r4, #20
 800807c:	f019 091f 	ands.w	r9, r9, #31
 8008080:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008084:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008088:	d02b      	beq.n	80080e2 <__lshift+0xbe>
 800808a:	f1c9 0e20 	rsb	lr, r9, #32
 800808e:	468a      	mov	sl, r1
 8008090:	2200      	movs	r2, #0
 8008092:	6818      	ldr	r0, [r3, #0]
 8008094:	fa00 f009 	lsl.w	r0, r0, r9
 8008098:	4310      	orrs	r0, r2
 800809a:	f84a 0b04 	str.w	r0, [sl], #4
 800809e:	f853 2b04 	ldr.w	r2, [r3], #4
 80080a2:	459c      	cmp	ip, r3
 80080a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80080a8:	d8f3      	bhi.n	8008092 <__lshift+0x6e>
 80080aa:	ebac 0304 	sub.w	r3, ip, r4
 80080ae:	3b15      	subs	r3, #21
 80080b0:	f023 0303 	bic.w	r3, r3, #3
 80080b4:	3304      	adds	r3, #4
 80080b6:	f104 0015 	add.w	r0, r4, #21
 80080ba:	4560      	cmp	r0, ip
 80080bc:	bf88      	it	hi
 80080be:	2304      	movhi	r3, #4
 80080c0:	50ca      	str	r2, [r1, r3]
 80080c2:	b10a      	cbz	r2, 80080c8 <__lshift+0xa4>
 80080c4:	f108 0602 	add.w	r6, r8, #2
 80080c8:	3e01      	subs	r6, #1
 80080ca:	4638      	mov	r0, r7
 80080cc:	612e      	str	r6, [r5, #16]
 80080ce:	4621      	mov	r1, r4
 80080d0:	f7ff fde2 	bl	8007c98 <_Bfree>
 80080d4:	4628      	mov	r0, r5
 80080d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080da:	f842 0f04 	str.w	r0, [r2, #4]!
 80080de:	3301      	adds	r3, #1
 80080e0:	e7c5      	b.n	800806e <__lshift+0x4a>
 80080e2:	3904      	subs	r1, #4
 80080e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80080e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80080ec:	459c      	cmp	ip, r3
 80080ee:	d8f9      	bhi.n	80080e4 <__lshift+0xc0>
 80080f0:	e7ea      	b.n	80080c8 <__lshift+0xa4>
 80080f2:	bf00      	nop
 80080f4:	08008c50 	.word	0x08008c50
 80080f8:	08008c61 	.word	0x08008c61

080080fc <__mcmp>:
 80080fc:	690a      	ldr	r2, [r1, #16]
 80080fe:	4603      	mov	r3, r0
 8008100:	6900      	ldr	r0, [r0, #16]
 8008102:	1a80      	subs	r0, r0, r2
 8008104:	b530      	push	{r4, r5, lr}
 8008106:	d10e      	bne.n	8008126 <__mcmp+0x2a>
 8008108:	3314      	adds	r3, #20
 800810a:	3114      	adds	r1, #20
 800810c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008110:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008114:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008118:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800811c:	4295      	cmp	r5, r2
 800811e:	d003      	beq.n	8008128 <__mcmp+0x2c>
 8008120:	d205      	bcs.n	800812e <__mcmp+0x32>
 8008122:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008126:	bd30      	pop	{r4, r5, pc}
 8008128:	42a3      	cmp	r3, r4
 800812a:	d3f3      	bcc.n	8008114 <__mcmp+0x18>
 800812c:	e7fb      	b.n	8008126 <__mcmp+0x2a>
 800812e:	2001      	movs	r0, #1
 8008130:	e7f9      	b.n	8008126 <__mcmp+0x2a>
	...

08008134 <__mdiff>:
 8008134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008138:	4689      	mov	r9, r1
 800813a:	4606      	mov	r6, r0
 800813c:	4611      	mov	r1, r2
 800813e:	4648      	mov	r0, r9
 8008140:	4614      	mov	r4, r2
 8008142:	f7ff ffdb 	bl	80080fc <__mcmp>
 8008146:	1e05      	subs	r5, r0, #0
 8008148:	d112      	bne.n	8008170 <__mdiff+0x3c>
 800814a:	4629      	mov	r1, r5
 800814c:	4630      	mov	r0, r6
 800814e:	f7ff fd63 	bl	8007c18 <_Balloc>
 8008152:	4602      	mov	r2, r0
 8008154:	b928      	cbnz	r0, 8008162 <__mdiff+0x2e>
 8008156:	4b3f      	ldr	r3, [pc, #252]	@ (8008254 <__mdiff+0x120>)
 8008158:	f240 2137 	movw	r1, #567	@ 0x237
 800815c:	483e      	ldr	r0, [pc, #248]	@ (8008258 <__mdiff+0x124>)
 800815e:	f000 fa95 	bl	800868c <__assert_func>
 8008162:	2301      	movs	r3, #1
 8008164:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008168:	4610      	mov	r0, r2
 800816a:	b003      	add	sp, #12
 800816c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008170:	bfbc      	itt	lt
 8008172:	464b      	movlt	r3, r9
 8008174:	46a1      	movlt	r9, r4
 8008176:	4630      	mov	r0, r6
 8008178:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800817c:	bfba      	itte	lt
 800817e:	461c      	movlt	r4, r3
 8008180:	2501      	movlt	r5, #1
 8008182:	2500      	movge	r5, #0
 8008184:	f7ff fd48 	bl	8007c18 <_Balloc>
 8008188:	4602      	mov	r2, r0
 800818a:	b918      	cbnz	r0, 8008194 <__mdiff+0x60>
 800818c:	4b31      	ldr	r3, [pc, #196]	@ (8008254 <__mdiff+0x120>)
 800818e:	f240 2145 	movw	r1, #581	@ 0x245
 8008192:	e7e3      	b.n	800815c <__mdiff+0x28>
 8008194:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008198:	6926      	ldr	r6, [r4, #16]
 800819a:	60c5      	str	r5, [r0, #12]
 800819c:	f109 0310 	add.w	r3, r9, #16
 80081a0:	f109 0514 	add.w	r5, r9, #20
 80081a4:	f104 0e14 	add.w	lr, r4, #20
 80081a8:	f100 0b14 	add.w	fp, r0, #20
 80081ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80081b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80081b4:	9301      	str	r3, [sp, #4]
 80081b6:	46d9      	mov	r9, fp
 80081b8:	f04f 0c00 	mov.w	ip, #0
 80081bc:	9b01      	ldr	r3, [sp, #4]
 80081be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80081c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80081c6:	9301      	str	r3, [sp, #4]
 80081c8:	fa1f f38a 	uxth.w	r3, sl
 80081cc:	4619      	mov	r1, r3
 80081ce:	b283      	uxth	r3, r0
 80081d0:	1acb      	subs	r3, r1, r3
 80081d2:	0c00      	lsrs	r0, r0, #16
 80081d4:	4463      	add	r3, ip
 80081d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80081da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80081de:	b29b      	uxth	r3, r3
 80081e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80081e4:	4576      	cmp	r6, lr
 80081e6:	f849 3b04 	str.w	r3, [r9], #4
 80081ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80081ee:	d8e5      	bhi.n	80081bc <__mdiff+0x88>
 80081f0:	1b33      	subs	r3, r6, r4
 80081f2:	3b15      	subs	r3, #21
 80081f4:	f023 0303 	bic.w	r3, r3, #3
 80081f8:	3415      	adds	r4, #21
 80081fa:	3304      	adds	r3, #4
 80081fc:	42a6      	cmp	r6, r4
 80081fe:	bf38      	it	cc
 8008200:	2304      	movcc	r3, #4
 8008202:	441d      	add	r5, r3
 8008204:	445b      	add	r3, fp
 8008206:	461e      	mov	r6, r3
 8008208:	462c      	mov	r4, r5
 800820a:	4544      	cmp	r4, r8
 800820c:	d30e      	bcc.n	800822c <__mdiff+0xf8>
 800820e:	f108 0103 	add.w	r1, r8, #3
 8008212:	1b49      	subs	r1, r1, r5
 8008214:	f021 0103 	bic.w	r1, r1, #3
 8008218:	3d03      	subs	r5, #3
 800821a:	45a8      	cmp	r8, r5
 800821c:	bf38      	it	cc
 800821e:	2100      	movcc	r1, #0
 8008220:	440b      	add	r3, r1
 8008222:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008226:	b191      	cbz	r1, 800824e <__mdiff+0x11a>
 8008228:	6117      	str	r7, [r2, #16]
 800822a:	e79d      	b.n	8008168 <__mdiff+0x34>
 800822c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008230:	46e6      	mov	lr, ip
 8008232:	0c08      	lsrs	r0, r1, #16
 8008234:	fa1c fc81 	uxtah	ip, ip, r1
 8008238:	4471      	add	r1, lr
 800823a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800823e:	b289      	uxth	r1, r1
 8008240:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008244:	f846 1b04 	str.w	r1, [r6], #4
 8008248:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800824c:	e7dd      	b.n	800820a <__mdiff+0xd6>
 800824e:	3f01      	subs	r7, #1
 8008250:	e7e7      	b.n	8008222 <__mdiff+0xee>
 8008252:	bf00      	nop
 8008254:	08008c50 	.word	0x08008c50
 8008258:	08008c61 	.word	0x08008c61

0800825c <__d2b>:
 800825c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008260:	460f      	mov	r7, r1
 8008262:	2101      	movs	r1, #1
 8008264:	ec59 8b10 	vmov	r8, r9, d0
 8008268:	4616      	mov	r6, r2
 800826a:	f7ff fcd5 	bl	8007c18 <_Balloc>
 800826e:	4604      	mov	r4, r0
 8008270:	b930      	cbnz	r0, 8008280 <__d2b+0x24>
 8008272:	4602      	mov	r2, r0
 8008274:	4b23      	ldr	r3, [pc, #140]	@ (8008304 <__d2b+0xa8>)
 8008276:	4824      	ldr	r0, [pc, #144]	@ (8008308 <__d2b+0xac>)
 8008278:	f240 310f 	movw	r1, #783	@ 0x30f
 800827c:	f000 fa06 	bl	800868c <__assert_func>
 8008280:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008284:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008288:	b10d      	cbz	r5, 800828e <__d2b+0x32>
 800828a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800828e:	9301      	str	r3, [sp, #4]
 8008290:	f1b8 0300 	subs.w	r3, r8, #0
 8008294:	d023      	beq.n	80082de <__d2b+0x82>
 8008296:	4668      	mov	r0, sp
 8008298:	9300      	str	r3, [sp, #0]
 800829a:	f7ff fd84 	bl	8007da6 <__lo0bits>
 800829e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80082a2:	b1d0      	cbz	r0, 80082da <__d2b+0x7e>
 80082a4:	f1c0 0320 	rsb	r3, r0, #32
 80082a8:	fa02 f303 	lsl.w	r3, r2, r3
 80082ac:	430b      	orrs	r3, r1
 80082ae:	40c2      	lsrs	r2, r0
 80082b0:	6163      	str	r3, [r4, #20]
 80082b2:	9201      	str	r2, [sp, #4]
 80082b4:	9b01      	ldr	r3, [sp, #4]
 80082b6:	61a3      	str	r3, [r4, #24]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	bf0c      	ite	eq
 80082bc:	2201      	moveq	r2, #1
 80082be:	2202      	movne	r2, #2
 80082c0:	6122      	str	r2, [r4, #16]
 80082c2:	b1a5      	cbz	r5, 80082ee <__d2b+0x92>
 80082c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80082c8:	4405      	add	r5, r0
 80082ca:	603d      	str	r5, [r7, #0]
 80082cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80082d0:	6030      	str	r0, [r6, #0]
 80082d2:	4620      	mov	r0, r4
 80082d4:	b003      	add	sp, #12
 80082d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082da:	6161      	str	r1, [r4, #20]
 80082dc:	e7ea      	b.n	80082b4 <__d2b+0x58>
 80082de:	a801      	add	r0, sp, #4
 80082e0:	f7ff fd61 	bl	8007da6 <__lo0bits>
 80082e4:	9b01      	ldr	r3, [sp, #4]
 80082e6:	6163      	str	r3, [r4, #20]
 80082e8:	3020      	adds	r0, #32
 80082ea:	2201      	movs	r2, #1
 80082ec:	e7e8      	b.n	80082c0 <__d2b+0x64>
 80082ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80082f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80082f6:	6038      	str	r0, [r7, #0]
 80082f8:	6918      	ldr	r0, [r3, #16]
 80082fa:	f7ff fd35 	bl	8007d68 <__hi0bits>
 80082fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008302:	e7e5      	b.n	80082d0 <__d2b+0x74>
 8008304:	08008c50 	.word	0x08008c50
 8008308:	08008c61 	.word	0x08008c61

0800830c <__sread>:
 800830c:	b510      	push	{r4, lr}
 800830e:	460c      	mov	r4, r1
 8008310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008314:	f000 f956 	bl	80085c4 <_read_r>
 8008318:	2800      	cmp	r0, #0
 800831a:	bfab      	itete	ge
 800831c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800831e:	89a3      	ldrhlt	r3, [r4, #12]
 8008320:	181b      	addge	r3, r3, r0
 8008322:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008326:	bfac      	ite	ge
 8008328:	6563      	strge	r3, [r4, #84]	@ 0x54
 800832a:	81a3      	strhlt	r3, [r4, #12]
 800832c:	bd10      	pop	{r4, pc}

0800832e <__swrite>:
 800832e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008332:	461f      	mov	r7, r3
 8008334:	898b      	ldrh	r3, [r1, #12]
 8008336:	05db      	lsls	r3, r3, #23
 8008338:	4605      	mov	r5, r0
 800833a:	460c      	mov	r4, r1
 800833c:	4616      	mov	r6, r2
 800833e:	d505      	bpl.n	800834c <__swrite+0x1e>
 8008340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008344:	2302      	movs	r3, #2
 8008346:	2200      	movs	r2, #0
 8008348:	f000 f92a 	bl	80085a0 <_lseek_r>
 800834c:	89a3      	ldrh	r3, [r4, #12]
 800834e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008352:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008356:	81a3      	strh	r3, [r4, #12]
 8008358:	4632      	mov	r2, r6
 800835a:	463b      	mov	r3, r7
 800835c:	4628      	mov	r0, r5
 800835e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008362:	f000 b951 	b.w	8008608 <_write_r>

08008366 <__sseek>:
 8008366:	b510      	push	{r4, lr}
 8008368:	460c      	mov	r4, r1
 800836a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800836e:	f000 f917 	bl	80085a0 <_lseek_r>
 8008372:	1c43      	adds	r3, r0, #1
 8008374:	89a3      	ldrh	r3, [r4, #12]
 8008376:	bf15      	itete	ne
 8008378:	6560      	strne	r0, [r4, #84]	@ 0x54
 800837a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800837e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008382:	81a3      	strheq	r3, [r4, #12]
 8008384:	bf18      	it	ne
 8008386:	81a3      	strhne	r3, [r4, #12]
 8008388:	bd10      	pop	{r4, pc}

0800838a <__sclose>:
 800838a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800838e:	f000 b94d 	b.w	800862c <_close_r>

08008392 <__swbuf_r>:
 8008392:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008394:	460e      	mov	r6, r1
 8008396:	4614      	mov	r4, r2
 8008398:	4605      	mov	r5, r0
 800839a:	b118      	cbz	r0, 80083a4 <__swbuf_r+0x12>
 800839c:	6a03      	ldr	r3, [r0, #32]
 800839e:	b90b      	cbnz	r3, 80083a4 <__swbuf_r+0x12>
 80083a0:	f7fe fc14 	bl	8006bcc <__sinit>
 80083a4:	69a3      	ldr	r3, [r4, #24]
 80083a6:	60a3      	str	r3, [r4, #8]
 80083a8:	89a3      	ldrh	r3, [r4, #12]
 80083aa:	071a      	lsls	r2, r3, #28
 80083ac:	d501      	bpl.n	80083b2 <__swbuf_r+0x20>
 80083ae:	6923      	ldr	r3, [r4, #16]
 80083b0:	b943      	cbnz	r3, 80083c4 <__swbuf_r+0x32>
 80083b2:	4621      	mov	r1, r4
 80083b4:	4628      	mov	r0, r5
 80083b6:	f000 f82b 	bl	8008410 <__swsetup_r>
 80083ba:	b118      	cbz	r0, 80083c4 <__swbuf_r+0x32>
 80083bc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80083c0:	4638      	mov	r0, r7
 80083c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083c4:	6823      	ldr	r3, [r4, #0]
 80083c6:	6922      	ldr	r2, [r4, #16]
 80083c8:	1a98      	subs	r0, r3, r2
 80083ca:	6963      	ldr	r3, [r4, #20]
 80083cc:	b2f6      	uxtb	r6, r6
 80083ce:	4283      	cmp	r3, r0
 80083d0:	4637      	mov	r7, r6
 80083d2:	dc05      	bgt.n	80083e0 <__swbuf_r+0x4e>
 80083d4:	4621      	mov	r1, r4
 80083d6:	4628      	mov	r0, r5
 80083d8:	f7ff fbea 	bl	8007bb0 <_fflush_r>
 80083dc:	2800      	cmp	r0, #0
 80083de:	d1ed      	bne.n	80083bc <__swbuf_r+0x2a>
 80083e0:	68a3      	ldr	r3, [r4, #8]
 80083e2:	3b01      	subs	r3, #1
 80083e4:	60a3      	str	r3, [r4, #8]
 80083e6:	6823      	ldr	r3, [r4, #0]
 80083e8:	1c5a      	adds	r2, r3, #1
 80083ea:	6022      	str	r2, [r4, #0]
 80083ec:	701e      	strb	r6, [r3, #0]
 80083ee:	6962      	ldr	r2, [r4, #20]
 80083f0:	1c43      	adds	r3, r0, #1
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d004      	beq.n	8008400 <__swbuf_r+0x6e>
 80083f6:	89a3      	ldrh	r3, [r4, #12]
 80083f8:	07db      	lsls	r3, r3, #31
 80083fa:	d5e1      	bpl.n	80083c0 <__swbuf_r+0x2e>
 80083fc:	2e0a      	cmp	r6, #10
 80083fe:	d1df      	bne.n	80083c0 <__swbuf_r+0x2e>
 8008400:	4621      	mov	r1, r4
 8008402:	4628      	mov	r0, r5
 8008404:	f7ff fbd4 	bl	8007bb0 <_fflush_r>
 8008408:	2800      	cmp	r0, #0
 800840a:	d0d9      	beq.n	80083c0 <__swbuf_r+0x2e>
 800840c:	e7d6      	b.n	80083bc <__swbuf_r+0x2a>
	...

08008410 <__swsetup_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	4b29      	ldr	r3, [pc, #164]	@ (80084b8 <__swsetup_r+0xa8>)
 8008414:	4605      	mov	r5, r0
 8008416:	6818      	ldr	r0, [r3, #0]
 8008418:	460c      	mov	r4, r1
 800841a:	b118      	cbz	r0, 8008424 <__swsetup_r+0x14>
 800841c:	6a03      	ldr	r3, [r0, #32]
 800841e:	b90b      	cbnz	r3, 8008424 <__swsetup_r+0x14>
 8008420:	f7fe fbd4 	bl	8006bcc <__sinit>
 8008424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008428:	0719      	lsls	r1, r3, #28
 800842a:	d422      	bmi.n	8008472 <__swsetup_r+0x62>
 800842c:	06da      	lsls	r2, r3, #27
 800842e:	d407      	bmi.n	8008440 <__swsetup_r+0x30>
 8008430:	2209      	movs	r2, #9
 8008432:	602a      	str	r2, [r5, #0]
 8008434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008438:	81a3      	strh	r3, [r4, #12]
 800843a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800843e:	e033      	b.n	80084a8 <__swsetup_r+0x98>
 8008440:	0758      	lsls	r0, r3, #29
 8008442:	d512      	bpl.n	800846a <__swsetup_r+0x5a>
 8008444:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008446:	b141      	cbz	r1, 800845a <__swsetup_r+0x4a>
 8008448:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800844c:	4299      	cmp	r1, r3
 800844e:	d002      	beq.n	8008456 <__swsetup_r+0x46>
 8008450:	4628      	mov	r0, r5
 8008452:	f000 f94d 	bl	80086f0 <_free_r>
 8008456:	2300      	movs	r3, #0
 8008458:	6363      	str	r3, [r4, #52]	@ 0x34
 800845a:	89a3      	ldrh	r3, [r4, #12]
 800845c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008460:	81a3      	strh	r3, [r4, #12]
 8008462:	2300      	movs	r3, #0
 8008464:	6063      	str	r3, [r4, #4]
 8008466:	6923      	ldr	r3, [r4, #16]
 8008468:	6023      	str	r3, [r4, #0]
 800846a:	89a3      	ldrh	r3, [r4, #12]
 800846c:	f043 0308 	orr.w	r3, r3, #8
 8008470:	81a3      	strh	r3, [r4, #12]
 8008472:	6923      	ldr	r3, [r4, #16]
 8008474:	b94b      	cbnz	r3, 800848a <__swsetup_r+0x7a>
 8008476:	89a3      	ldrh	r3, [r4, #12]
 8008478:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800847c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008480:	d003      	beq.n	800848a <__swsetup_r+0x7a>
 8008482:	4621      	mov	r1, r4
 8008484:	4628      	mov	r0, r5
 8008486:	f000 f83f 	bl	8008508 <__smakebuf_r>
 800848a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800848e:	f013 0201 	ands.w	r2, r3, #1
 8008492:	d00a      	beq.n	80084aa <__swsetup_r+0x9a>
 8008494:	2200      	movs	r2, #0
 8008496:	60a2      	str	r2, [r4, #8]
 8008498:	6962      	ldr	r2, [r4, #20]
 800849a:	4252      	negs	r2, r2
 800849c:	61a2      	str	r2, [r4, #24]
 800849e:	6922      	ldr	r2, [r4, #16]
 80084a0:	b942      	cbnz	r2, 80084b4 <__swsetup_r+0xa4>
 80084a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80084a6:	d1c5      	bne.n	8008434 <__swsetup_r+0x24>
 80084a8:	bd38      	pop	{r3, r4, r5, pc}
 80084aa:	0799      	lsls	r1, r3, #30
 80084ac:	bf58      	it	pl
 80084ae:	6962      	ldrpl	r2, [r4, #20]
 80084b0:	60a2      	str	r2, [r4, #8]
 80084b2:	e7f4      	b.n	800849e <__swsetup_r+0x8e>
 80084b4:	2000      	movs	r0, #0
 80084b6:	e7f7      	b.n	80084a8 <__swsetup_r+0x98>
 80084b8:	24000038 	.word	0x24000038

080084bc <__swhatbuf_r>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	460c      	mov	r4, r1
 80084c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084c4:	2900      	cmp	r1, #0
 80084c6:	b096      	sub	sp, #88	@ 0x58
 80084c8:	4615      	mov	r5, r2
 80084ca:	461e      	mov	r6, r3
 80084cc:	da0d      	bge.n	80084ea <__swhatbuf_r+0x2e>
 80084ce:	89a3      	ldrh	r3, [r4, #12]
 80084d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80084d4:	f04f 0100 	mov.w	r1, #0
 80084d8:	bf14      	ite	ne
 80084da:	2340      	movne	r3, #64	@ 0x40
 80084dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80084e0:	2000      	movs	r0, #0
 80084e2:	6031      	str	r1, [r6, #0]
 80084e4:	602b      	str	r3, [r5, #0]
 80084e6:	b016      	add	sp, #88	@ 0x58
 80084e8:	bd70      	pop	{r4, r5, r6, pc}
 80084ea:	466a      	mov	r2, sp
 80084ec:	f000 f8ae 	bl	800864c <_fstat_r>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	dbec      	blt.n	80084ce <__swhatbuf_r+0x12>
 80084f4:	9901      	ldr	r1, [sp, #4]
 80084f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80084fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80084fe:	4259      	negs	r1, r3
 8008500:	4159      	adcs	r1, r3
 8008502:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008506:	e7eb      	b.n	80084e0 <__swhatbuf_r+0x24>

08008508 <__smakebuf_r>:
 8008508:	898b      	ldrh	r3, [r1, #12]
 800850a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800850c:	079d      	lsls	r5, r3, #30
 800850e:	4606      	mov	r6, r0
 8008510:	460c      	mov	r4, r1
 8008512:	d507      	bpl.n	8008524 <__smakebuf_r+0x1c>
 8008514:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008518:	6023      	str	r3, [r4, #0]
 800851a:	6123      	str	r3, [r4, #16]
 800851c:	2301      	movs	r3, #1
 800851e:	6163      	str	r3, [r4, #20]
 8008520:	b003      	add	sp, #12
 8008522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008524:	ab01      	add	r3, sp, #4
 8008526:	466a      	mov	r2, sp
 8008528:	f7ff ffc8 	bl	80084bc <__swhatbuf_r>
 800852c:	9f00      	ldr	r7, [sp, #0]
 800852e:	4605      	mov	r5, r0
 8008530:	4639      	mov	r1, r7
 8008532:	4630      	mov	r0, r6
 8008534:	f7ff fa38 	bl	80079a8 <_malloc_r>
 8008538:	b948      	cbnz	r0, 800854e <__smakebuf_r+0x46>
 800853a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800853e:	059a      	lsls	r2, r3, #22
 8008540:	d4ee      	bmi.n	8008520 <__smakebuf_r+0x18>
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	f043 0302 	orr.w	r3, r3, #2
 800854a:	81a3      	strh	r3, [r4, #12]
 800854c:	e7e2      	b.n	8008514 <__smakebuf_r+0xc>
 800854e:	89a3      	ldrh	r3, [r4, #12]
 8008550:	6020      	str	r0, [r4, #0]
 8008552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008556:	81a3      	strh	r3, [r4, #12]
 8008558:	9b01      	ldr	r3, [sp, #4]
 800855a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800855e:	b15b      	cbz	r3, 8008578 <__smakebuf_r+0x70>
 8008560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008564:	4630      	mov	r0, r6
 8008566:	f000 f80b 	bl	8008580 <_isatty_r>
 800856a:	b128      	cbz	r0, 8008578 <__smakebuf_r+0x70>
 800856c:	89a3      	ldrh	r3, [r4, #12]
 800856e:	f023 0303 	bic.w	r3, r3, #3
 8008572:	f043 0301 	orr.w	r3, r3, #1
 8008576:	81a3      	strh	r3, [r4, #12]
 8008578:	89a3      	ldrh	r3, [r4, #12]
 800857a:	431d      	orrs	r5, r3
 800857c:	81a5      	strh	r5, [r4, #12]
 800857e:	e7cf      	b.n	8008520 <__smakebuf_r+0x18>

08008580 <_isatty_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	4d06      	ldr	r5, [pc, #24]	@ (800859c <_isatty_r+0x1c>)
 8008584:	2300      	movs	r3, #0
 8008586:	4604      	mov	r4, r0
 8008588:	4608      	mov	r0, r1
 800858a:	602b      	str	r3, [r5, #0]
 800858c:	f7f8 fdba 	bl	8001104 <_isatty>
 8008590:	1c43      	adds	r3, r0, #1
 8008592:	d102      	bne.n	800859a <_isatty_r+0x1a>
 8008594:	682b      	ldr	r3, [r5, #0]
 8008596:	b103      	cbz	r3, 800859a <_isatty_r+0x1a>
 8008598:	6023      	str	r3, [r4, #0]
 800859a:	bd38      	pop	{r3, r4, r5, pc}
 800859c:	24007b50 	.word	0x24007b50

080085a0 <_lseek_r>:
 80085a0:	b538      	push	{r3, r4, r5, lr}
 80085a2:	4d07      	ldr	r5, [pc, #28]	@ (80085c0 <_lseek_r+0x20>)
 80085a4:	4604      	mov	r4, r0
 80085a6:	4608      	mov	r0, r1
 80085a8:	4611      	mov	r1, r2
 80085aa:	2200      	movs	r2, #0
 80085ac:	602a      	str	r2, [r5, #0]
 80085ae:	461a      	mov	r2, r3
 80085b0:	f7f8 fdb3 	bl	800111a <_lseek>
 80085b4:	1c43      	adds	r3, r0, #1
 80085b6:	d102      	bne.n	80085be <_lseek_r+0x1e>
 80085b8:	682b      	ldr	r3, [r5, #0]
 80085ba:	b103      	cbz	r3, 80085be <_lseek_r+0x1e>
 80085bc:	6023      	str	r3, [r4, #0]
 80085be:	bd38      	pop	{r3, r4, r5, pc}
 80085c0:	24007b50 	.word	0x24007b50

080085c4 <_read_r>:
 80085c4:	b538      	push	{r3, r4, r5, lr}
 80085c6:	4d07      	ldr	r5, [pc, #28]	@ (80085e4 <_read_r+0x20>)
 80085c8:	4604      	mov	r4, r0
 80085ca:	4608      	mov	r0, r1
 80085cc:	4611      	mov	r1, r2
 80085ce:	2200      	movs	r2, #0
 80085d0:	602a      	str	r2, [r5, #0]
 80085d2:	461a      	mov	r2, r3
 80085d4:	f7f8 fd41 	bl	800105a <_read>
 80085d8:	1c43      	adds	r3, r0, #1
 80085da:	d102      	bne.n	80085e2 <_read_r+0x1e>
 80085dc:	682b      	ldr	r3, [r5, #0]
 80085de:	b103      	cbz	r3, 80085e2 <_read_r+0x1e>
 80085e0:	6023      	str	r3, [r4, #0]
 80085e2:	bd38      	pop	{r3, r4, r5, pc}
 80085e4:	24007b50 	.word	0x24007b50

080085e8 <_sbrk_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	4d06      	ldr	r5, [pc, #24]	@ (8008604 <_sbrk_r+0x1c>)
 80085ec:	2300      	movs	r3, #0
 80085ee:	4604      	mov	r4, r0
 80085f0:	4608      	mov	r0, r1
 80085f2:	602b      	str	r3, [r5, #0]
 80085f4:	f7f8 fd9e 	bl	8001134 <_sbrk>
 80085f8:	1c43      	adds	r3, r0, #1
 80085fa:	d102      	bne.n	8008602 <_sbrk_r+0x1a>
 80085fc:	682b      	ldr	r3, [r5, #0]
 80085fe:	b103      	cbz	r3, 8008602 <_sbrk_r+0x1a>
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	bd38      	pop	{r3, r4, r5, pc}
 8008604:	24007b50 	.word	0x24007b50

08008608 <_write_r>:
 8008608:	b538      	push	{r3, r4, r5, lr}
 800860a:	4d07      	ldr	r5, [pc, #28]	@ (8008628 <_write_r+0x20>)
 800860c:	4604      	mov	r4, r0
 800860e:	4608      	mov	r0, r1
 8008610:	4611      	mov	r1, r2
 8008612:	2200      	movs	r2, #0
 8008614:	602a      	str	r2, [r5, #0]
 8008616:	461a      	mov	r2, r3
 8008618:	f7f8 fd3c 	bl	8001094 <_write>
 800861c:	1c43      	adds	r3, r0, #1
 800861e:	d102      	bne.n	8008626 <_write_r+0x1e>
 8008620:	682b      	ldr	r3, [r5, #0]
 8008622:	b103      	cbz	r3, 8008626 <_write_r+0x1e>
 8008624:	6023      	str	r3, [r4, #0]
 8008626:	bd38      	pop	{r3, r4, r5, pc}
 8008628:	24007b50 	.word	0x24007b50

0800862c <_close_r>:
 800862c:	b538      	push	{r3, r4, r5, lr}
 800862e:	4d06      	ldr	r5, [pc, #24]	@ (8008648 <_close_r+0x1c>)
 8008630:	2300      	movs	r3, #0
 8008632:	4604      	mov	r4, r0
 8008634:	4608      	mov	r0, r1
 8008636:	602b      	str	r3, [r5, #0]
 8008638:	f7f8 fd48 	bl	80010cc <_close>
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	d102      	bne.n	8008646 <_close_r+0x1a>
 8008640:	682b      	ldr	r3, [r5, #0]
 8008642:	b103      	cbz	r3, 8008646 <_close_r+0x1a>
 8008644:	6023      	str	r3, [r4, #0]
 8008646:	bd38      	pop	{r3, r4, r5, pc}
 8008648:	24007b50 	.word	0x24007b50

0800864c <_fstat_r>:
 800864c:	b538      	push	{r3, r4, r5, lr}
 800864e:	4d07      	ldr	r5, [pc, #28]	@ (800866c <_fstat_r+0x20>)
 8008650:	2300      	movs	r3, #0
 8008652:	4604      	mov	r4, r0
 8008654:	4608      	mov	r0, r1
 8008656:	4611      	mov	r1, r2
 8008658:	602b      	str	r3, [r5, #0]
 800865a:	f7f8 fd43 	bl	80010e4 <_fstat>
 800865e:	1c43      	adds	r3, r0, #1
 8008660:	d102      	bne.n	8008668 <_fstat_r+0x1c>
 8008662:	682b      	ldr	r3, [r5, #0]
 8008664:	b103      	cbz	r3, 8008668 <_fstat_r+0x1c>
 8008666:	6023      	str	r3, [r4, #0]
 8008668:	bd38      	pop	{r3, r4, r5, pc}
 800866a:	bf00      	nop
 800866c:	24007b50 	.word	0x24007b50

08008670 <memcpy>:
 8008670:	440a      	add	r2, r1
 8008672:	4291      	cmp	r1, r2
 8008674:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008678:	d100      	bne.n	800867c <memcpy+0xc>
 800867a:	4770      	bx	lr
 800867c:	b510      	push	{r4, lr}
 800867e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008682:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008686:	4291      	cmp	r1, r2
 8008688:	d1f9      	bne.n	800867e <memcpy+0xe>
 800868a:	bd10      	pop	{r4, pc}

0800868c <__assert_func>:
 800868c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800868e:	4614      	mov	r4, r2
 8008690:	461a      	mov	r2, r3
 8008692:	4b09      	ldr	r3, [pc, #36]	@ (80086b8 <__assert_func+0x2c>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4605      	mov	r5, r0
 8008698:	68d8      	ldr	r0, [r3, #12]
 800869a:	b14c      	cbz	r4, 80086b0 <__assert_func+0x24>
 800869c:	4b07      	ldr	r3, [pc, #28]	@ (80086bc <__assert_func+0x30>)
 800869e:	9100      	str	r1, [sp, #0]
 80086a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086a4:	4906      	ldr	r1, [pc, #24]	@ (80086c0 <__assert_func+0x34>)
 80086a6:	462b      	mov	r3, r5
 80086a8:	f000 f87e 	bl	80087a8 <fiprintf>
 80086ac:	f000 f89b 	bl	80087e6 <abort>
 80086b0:	4b04      	ldr	r3, [pc, #16]	@ (80086c4 <__assert_func+0x38>)
 80086b2:	461c      	mov	r4, r3
 80086b4:	e7f3      	b.n	800869e <__assert_func+0x12>
 80086b6:	bf00      	nop
 80086b8:	24000038 	.word	0x24000038
 80086bc:	08008cc4 	.word	0x08008cc4
 80086c0:	08008cd1 	.word	0x08008cd1
 80086c4:	08008cff 	.word	0x08008cff

080086c8 <_calloc_r>:
 80086c8:	b570      	push	{r4, r5, r6, lr}
 80086ca:	fba1 5402 	umull	r5, r4, r1, r2
 80086ce:	b934      	cbnz	r4, 80086de <_calloc_r+0x16>
 80086d0:	4629      	mov	r1, r5
 80086d2:	f7ff f969 	bl	80079a8 <_malloc_r>
 80086d6:	4606      	mov	r6, r0
 80086d8:	b928      	cbnz	r0, 80086e6 <_calloc_r+0x1e>
 80086da:	4630      	mov	r0, r6
 80086dc:	bd70      	pop	{r4, r5, r6, pc}
 80086de:	220c      	movs	r2, #12
 80086e0:	6002      	str	r2, [r0, #0]
 80086e2:	2600      	movs	r6, #0
 80086e4:	e7f9      	b.n	80086da <_calloc_r+0x12>
 80086e6:	462a      	mov	r2, r5
 80086e8:	4621      	mov	r1, r4
 80086ea:	f7fe fb13 	bl	8006d14 <memset>
 80086ee:	e7f4      	b.n	80086da <_calloc_r+0x12>

080086f0 <_free_r>:
 80086f0:	b538      	push	{r3, r4, r5, lr}
 80086f2:	4605      	mov	r5, r0
 80086f4:	2900      	cmp	r1, #0
 80086f6:	d041      	beq.n	800877c <_free_r+0x8c>
 80086f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086fc:	1f0c      	subs	r4, r1, #4
 80086fe:	2b00      	cmp	r3, #0
 8008700:	bfb8      	it	lt
 8008702:	18e4      	addlt	r4, r4, r3
 8008704:	f7ff fa7c 	bl	8007c00 <__malloc_lock>
 8008708:	4a1d      	ldr	r2, [pc, #116]	@ (8008780 <_free_r+0x90>)
 800870a:	6813      	ldr	r3, [r2, #0]
 800870c:	b933      	cbnz	r3, 800871c <_free_r+0x2c>
 800870e:	6063      	str	r3, [r4, #4]
 8008710:	6014      	str	r4, [r2, #0]
 8008712:	4628      	mov	r0, r5
 8008714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008718:	f7ff ba78 	b.w	8007c0c <__malloc_unlock>
 800871c:	42a3      	cmp	r3, r4
 800871e:	d908      	bls.n	8008732 <_free_r+0x42>
 8008720:	6820      	ldr	r0, [r4, #0]
 8008722:	1821      	adds	r1, r4, r0
 8008724:	428b      	cmp	r3, r1
 8008726:	bf01      	itttt	eq
 8008728:	6819      	ldreq	r1, [r3, #0]
 800872a:	685b      	ldreq	r3, [r3, #4]
 800872c:	1809      	addeq	r1, r1, r0
 800872e:	6021      	streq	r1, [r4, #0]
 8008730:	e7ed      	b.n	800870e <_free_r+0x1e>
 8008732:	461a      	mov	r2, r3
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	b10b      	cbz	r3, 800873c <_free_r+0x4c>
 8008738:	42a3      	cmp	r3, r4
 800873a:	d9fa      	bls.n	8008732 <_free_r+0x42>
 800873c:	6811      	ldr	r1, [r2, #0]
 800873e:	1850      	adds	r0, r2, r1
 8008740:	42a0      	cmp	r0, r4
 8008742:	d10b      	bne.n	800875c <_free_r+0x6c>
 8008744:	6820      	ldr	r0, [r4, #0]
 8008746:	4401      	add	r1, r0
 8008748:	1850      	adds	r0, r2, r1
 800874a:	4283      	cmp	r3, r0
 800874c:	6011      	str	r1, [r2, #0]
 800874e:	d1e0      	bne.n	8008712 <_free_r+0x22>
 8008750:	6818      	ldr	r0, [r3, #0]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	6053      	str	r3, [r2, #4]
 8008756:	4408      	add	r0, r1
 8008758:	6010      	str	r0, [r2, #0]
 800875a:	e7da      	b.n	8008712 <_free_r+0x22>
 800875c:	d902      	bls.n	8008764 <_free_r+0x74>
 800875e:	230c      	movs	r3, #12
 8008760:	602b      	str	r3, [r5, #0]
 8008762:	e7d6      	b.n	8008712 <_free_r+0x22>
 8008764:	6820      	ldr	r0, [r4, #0]
 8008766:	1821      	adds	r1, r4, r0
 8008768:	428b      	cmp	r3, r1
 800876a:	bf04      	itt	eq
 800876c:	6819      	ldreq	r1, [r3, #0]
 800876e:	685b      	ldreq	r3, [r3, #4]
 8008770:	6063      	str	r3, [r4, #4]
 8008772:	bf04      	itt	eq
 8008774:	1809      	addeq	r1, r1, r0
 8008776:	6021      	streq	r1, [r4, #0]
 8008778:	6054      	str	r4, [r2, #4]
 800877a:	e7ca      	b.n	8008712 <_free_r+0x22>
 800877c:	bd38      	pop	{r3, r4, r5, pc}
 800877e:	bf00      	nop
 8008780:	24007b4c 	.word	0x24007b4c

08008784 <__ascii_mbtowc>:
 8008784:	b082      	sub	sp, #8
 8008786:	b901      	cbnz	r1, 800878a <__ascii_mbtowc+0x6>
 8008788:	a901      	add	r1, sp, #4
 800878a:	b142      	cbz	r2, 800879e <__ascii_mbtowc+0x1a>
 800878c:	b14b      	cbz	r3, 80087a2 <__ascii_mbtowc+0x1e>
 800878e:	7813      	ldrb	r3, [r2, #0]
 8008790:	600b      	str	r3, [r1, #0]
 8008792:	7812      	ldrb	r2, [r2, #0]
 8008794:	1e10      	subs	r0, r2, #0
 8008796:	bf18      	it	ne
 8008798:	2001      	movne	r0, #1
 800879a:	b002      	add	sp, #8
 800879c:	4770      	bx	lr
 800879e:	4610      	mov	r0, r2
 80087a0:	e7fb      	b.n	800879a <__ascii_mbtowc+0x16>
 80087a2:	f06f 0001 	mvn.w	r0, #1
 80087a6:	e7f8      	b.n	800879a <__ascii_mbtowc+0x16>

080087a8 <fiprintf>:
 80087a8:	b40e      	push	{r1, r2, r3}
 80087aa:	b503      	push	{r0, r1, lr}
 80087ac:	4601      	mov	r1, r0
 80087ae:	ab03      	add	r3, sp, #12
 80087b0:	4805      	ldr	r0, [pc, #20]	@ (80087c8 <fiprintf+0x20>)
 80087b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80087b6:	6800      	ldr	r0, [r0, #0]
 80087b8:	9301      	str	r3, [sp, #4]
 80087ba:	f000 f845 	bl	8008848 <_vfiprintf_r>
 80087be:	b002      	add	sp, #8
 80087c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80087c4:	b003      	add	sp, #12
 80087c6:	4770      	bx	lr
 80087c8:	24000038 	.word	0x24000038

080087cc <__ascii_wctomb>:
 80087cc:	4603      	mov	r3, r0
 80087ce:	4608      	mov	r0, r1
 80087d0:	b141      	cbz	r1, 80087e4 <__ascii_wctomb+0x18>
 80087d2:	2aff      	cmp	r2, #255	@ 0xff
 80087d4:	d904      	bls.n	80087e0 <__ascii_wctomb+0x14>
 80087d6:	228a      	movs	r2, #138	@ 0x8a
 80087d8:	601a      	str	r2, [r3, #0]
 80087da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087de:	4770      	bx	lr
 80087e0:	700a      	strb	r2, [r1, #0]
 80087e2:	2001      	movs	r0, #1
 80087e4:	4770      	bx	lr

080087e6 <abort>:
 80087e6:	b508      	push	{r3, lr}
 80087e8:	2006      	movs	r0, #6
 80087ea:	f000 f96d 	bl	8008ac8 <raise>
 80087ee:	2001      	movs	r0, #1
 80087f0:	f7f8 fc28 	bl	8001044 <_exit>

080087f4 <__sfputc_r>:
 80087f4:	6893      	ldr	r3, [r2, #8]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	b410      	push	{r4}
 80087fc:	6093      	str	r3, [r2, #8]
 80087fe:	da08      	bge.n	8008812 <__sfputc_r+0x1e>
 8008800:	6994      	ldr	r4, [r2, #24]
 8008802:	42a3      	cmp	r3, r4
 8008804:	db01      	blt.n	800880a <__sfputc_r+0x16>
 8008806:	290a      	cmp	r1, #10
 8008808:	d103      	bne.n	8008812 <__sfputc_r+0x1e>
 800880a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800880e:	f7ff bdc0 	b.w	8008392 <__swbuf_r>
 8008812:	6813      	ldr	r3, [r2, #0]
 8008814:	1c58      	adds	r0, r3, #1
 8008816:	6010      	str	r0, [r2, #0]
 8008818:	7019      	strb	r1, [r3, #0]
 800881a:	4608      	mov	r0, r1
 800881c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008820:	4770      	bx	lr

08008822 <__sfputs_r>:
 8008822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008824:	4606      	mov	r6, r0
 8008826:	460f      	mov	r7, r1
 8008828:	4614      	mov	r4, r2
 800882a:	18d5      	adds	r5, r2, r3
 800882c:	42ac      	cmp	r4, r5
 800882e:	d101      	bne.n	8008834 <__sfputs_r+0x12>
 8008830:	2000      	movs	r0, #0
 8008832:	e007      	b.n	8008844 <__sfputs_r+0x22>
 8008834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008838:	463a      	mov	r2, r7
 800883a:	4630      	mov	r0, r6
 800883c:	f7ff ffda 	bl	80087f4 <__sfputc_r>
 8008840:	1c43      	adds	r3, r0, #1
 8008842:	d1f3      	bne.n	800882c <__sfputs_r+0xa>
 8008844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008848 <_vfiprintf_r>:
 8008848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884c:	460d      	mov	r5, r1
 800884e:	b09d      	sub	sp, #116	@ 0x74
 8008850:	4614      	mov	r4, r2
 8008852:	4698      	mov	r8, r3
 8008854:	4606      	mov	r6, r0
 8008856:	b118      	cbz	r0, 8008860 <_vfiprintf_r+0x18>
 8008858:	6a03      	ldr	r3, [r0, #32]
 800885a:	b90b      	cbnz	r3, 8008860 <_vfiprintf_r+0x18>
 800885c:	f7fe f9b6 	bl	8006bcc <__sinit>
 8008860:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008862:	07d9      	lsls	r1, r3, #31
 8008864:	d405      	bmi.n	8008872 <_vfiprintf_r+0x2a>
 8008866:	89ab      	ldrh	r3, [r5, #12]
 8008868:	059a      	lsls	r2, r3, #22
 800886a:	d402      	bmi.n	8008872 <_vfiprintf_r+0x2a>
 800886c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800886e:	f7fe fa84 	bl	8006d7a <__retarget_lock_acquire_recursive>
 8008872:	89ab      	ldrh	r3, [r5, #12]
 8008874:	071b      	lsls	r3, r3, #28
 8008876:	d501      	bpl.n	800887c <_vfiprintf_r+0x34>
 8008878:	692b      	ldr	r3, [r5, #16]
 800887a:	b99b      	cbnz	r3, 80088a4 <_vfiprintf_r+0x5c>
 800887c:	4629      	mov	r1, r5
 800887e:	4630      	mov	r0, r6
 8008880:	f7ff fdc6 	bl	8008410 <__swsetup_r>
 8008884:	b170      	cbz	r0, 80088a4 <_vfiprintf_r+0x5c>
 8008886:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008888:	07dc      	lsls	r4, r3, #31
 800888a:	d504      	bpl.n	8008896 <_vfiprintf_r+0x4e>
 800888c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008890:	b01d      	add	sp, #116	@ 0x74
 8008892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008896:	89ab      	ldrh	r3, [r5, #12]
 8008898:	0598      	lsls	r0, r3, #22
 800889a:	d4f7      	bmi.n	800888c <_vfiprintf_r+0x44>
 800889c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800889e:	f7fe fa6d 	bl	8006d7c <__retarget_lock_release_recursive>
 80088a2:	e7f3      	b.n	800888c <_vfiprintf_r+0x44>
 80088a4:	2300      	movs	r3, #0
 80088a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80088a8:	2320      	movs	r3, #32
 80088aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80088b2:	2330      	movs	r3, #48	@ 0x30
 80088b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008a64 <_vfiprintf_r+0x21c>
 80088b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088bc:	f04f 0901 	mov.w	r9, #1
 80088c0:	4623      	mov	r3, r4
 80088c2:	469a      	mov	sl, r3
 80088c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088c8:	b10a      	cbz	r2, 80088ce <_vfiprintf_r+0x86>
 80088ca:	2a25      	cmp	r2, #37	@ 0x25
 80088cc:	d1f9      	bne.n	80088c2 <_vfiprintf_r+0x7a>
 80088ce:	ebba 0b04 	subs.w	fp, sl, r4
 80088d2:	d00b      	beq.n	80088ec <_vfiprintf_r+0xa4>
 80088d4:	465b      	mov	r3, fp
 80088d6:	4622      	mov	r2, r4
 80088d8:	4629      	mov	r1, r5
 80088da:	4630      	mov	r0, r6
 80088dc:	f7ff ffa1 	bl	8008822 <__sfputs_r>
 80088e0:	3001      	adds	r0, #1
 80088e2:	f000 80a7 	beq.w	8008a34 <_vfiprintf_r+0x1ec>
 80088e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088e8:	445a      	add	r2, fp
 80088ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80088ec:	f89a 3000 	ldrb.w	r3, [sl]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f000 809f 	beq.w	8008a34 <_vfiprintf_r+0x1ec>
 80088f6:	2300      	movs	r3, #0
 80088f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80088fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008900:	f10a 0a01 	add.w	sl, sl, #1
 8008904:	9304      	str	r3, [sp, #16]
 8008906:	9307      	str	r3, [sp, #28]
 8008908:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800890c:	931a      	str	r3, [sp, #104]	@ 0x68
 800890e:	4654      	mov	r4, sl
 8008910:	2205      	movs	r2, #5
 8008912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008916:	4853      	ldr	r0, [pc, #332]	@ (8008a64 <_vfiprintf_r+0x21c>)
 8008918:	f7f7 fce2 	bl	80002e0 <memchr>
 800891c:	9a04      	ldr	r2, [sp, #16]
 800891e:	b9d8      	cbnz	r0, 8008958 <_vfiprintf_r+0x110>
 8008920:	06d1      	lsls	r1, r2, #27
 8008922:	bf44      	itt	mi
 8008924:	2320      	movmi	r3, #32
 8008926:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800892a:	0713      	lsls	r3, r2, #28
 800892c:	bf44      	itt	mi
 800892e:	232b      	movmi	r3, #43	@ 0x2b
 8008930:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008934:	f89a 3000 	ldrb.w	r3, [sl]
 8008938:	2b2a      	cmp	r3, #42	@ 0x2a
 800893a:	d015      	beq.n	8008968 <_vfiprintf_r+0x120>
 800893c:	9a07      	ldr	r2, [sp, #28]
 800893e:	4654      	mov	r4, sl
 8008940:	2000      	movs	r0, #0
 8008942:	f04f 0c0a 	mov.w	ip, #10
 8008946:	4621      	mov	r1, r4
 8008948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800894c:	3b30      	subs	r3, #48	@ 0x30
 800894e:	2b09      	cmp	r3, #9
 8008950:	d94b      	bls.n	80089ea <_vfiprintf_r+0x1a2>
 8008952:	b1b0      	cbz	r0, 8008982 <_vfiprintf_r+0x13a>
 8008954:	9207      	str	r2, [sp, #28]
 8008956:	e014      	b.n	8008982 <_vfiprintf_r+0x13a>
 8008958:	eba0 0308 	sub.w	r3, r0, r8
 800895c:	fa09 f303 	lsl.w	r3, r9, r3
 8008960:	4313      	orrs	r3, r2
 8008962:	9304      	str	r3, [sp, #16]
 8008964:	46a2      	mov	sl, r4
 8008966:	e7d2      	b.n	800890e <_vfiprintf_r+0xc6>
 8008968:	9b03      	ldr	r3, [sp, #12]
 800896a:	1d19      	adds	r1, r3, #4
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	9103      	str	r1, [sp, #12]
 8008970:	2b00      	cmp	r3, #0
 8008972:	bfbb      	ittet	lt
 8008974:	425b      	neglt	r3, r3
 8008976:	f042 0202 	orrlt.w	r2, r2, #2
 800897a:	9307      	strge	r3, [sp, #28]
 800897c:	9307      	strlt	r3, [sp, #28]
 800897e:	bfb8      	it	lt
 8008980:	9204      	strlt	r2, [sp, #16]
 8008982:	7823      	ldrb	r3, [r4, #0]
 8008984:	2b2e      	cmp	r3, #46	@ 0x2e
 8008986:	d10a      	bne.n	800899e <_vfiprintf_r+0x156>
 8008988:	7863      	ldrb	r3, [r4, #1]
 800898a:	2b2a      	cmp	r3, #42	@ 0x2a
 800898c:	d132      	bne.n	80089f4 <_vfiprintf_r+0x1ac>
 800898e:	9b03      	ldr	r3, [sp, #12]
 8008990:	1d1a      	adds	r2, r3, #4
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	9203      	str	r2, [sp, #12]
 8008996:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800899a:	3402      	adds	r4, #2
 800899c:	9305      	str	r3, [sp, #20]
 800899e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008a74 <_vfiprintf_r+0x22c>
 80089a2:	7821      	ldrb	r1, [r4, #0]
 80089a4:	2203      	movs	r2, #3
 80089a6:	4650      	mov	r0, sl
 80089a8:	f7f7 fc9a 	bl	80002e0 <memchr>
 80089ac:	b138      	cbz	r0, 80089be <_vfiprintf_r+0x176>
 80089ae:	9b04      	ldr	r3, [sp, #16]
 80089b0:	eba0 000a 	sub.w	r0, r0, sl
 80089b4:	2240      	movs	r2, #64	@ 0x40
 80089b6:	4082      	lsls	r2, r0
 80089b8:	4313      	orrs	r3, r2
 80089ba:	3401      	adds	r4, #1
 80089bc:	9304      	str	r3, [sp, #16]
 80089be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089c2:	4829      	ldr	r0, [pc, #164]	@ (8008a68 <_vfiprintf_r+0x220>)
 80089c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089c8:	2206      	movs	r2, #6
 80089ca:	f7f7 fc89 	bl	80002e0 <memchr>
 80089ce:	2800      	cmp	r0, #0
 80089d0:	d03f      	beq.n	8008a52 <_vfiprintf_r+0x20a>
 80089d2:	4b26      	ldr	r3, [pc, #152]	@ (8008a6c <_vfiprintf_r+0x224>)
 80089d4:	bb1b      	cbnz	r3, 8008a1e <_vfiprintf_r+0x1d6>
 80089d6:	9b03      	ldr	r3, [sp, #12]
 80089d8:	3307      	adds	r3, #7
 80089da:	f023 0307 	bic.w	r3, r3, #7
 80089de:	3308      	adds	r3, #8
 80089e0:	9303      	str	r3, [sp, #12]
 80089e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089e4:	443b      	add	r3, r7
 80089e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80089e8:	e76a      	b.n	80088c0 <_vfiprintf_r+0x78>
 80089ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80089ee:	460c      	mov	r4, r1
 80089f0:	2001      	movs	r0, #1
 80089f2:	e7a8      	b.n	8008946 <_vfiprintf_r+0xfe>
 80089f4:	2300      	movs	r3, #0
 80089f6:	3401      	adds	r4, #1
 80089f8:	9305      	str	r3, [sp, #20]
 80089fa:	4619      	mov	r1, r3
 80089fc:	f04f 0c0a 	mov.w	ip, #10
 8008a00:	4620      	mov	r0, r4
 8008a02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a06:	3a30      	subs	r2, #48	@ 0x30
 8008a08:	2a09      	cmp	r2, #9
 8008a0a:	d903      	bls.n	8008a14 <_vfiprintf_r+0x1cc>
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d0c6      	beq.n	800899e <_vfiprintf_r+0x156>
 8008a10:	9105      	str	r1, [sp, #20]
 8008a12:	e7c4      	b.n	800899e <_vfiprintf_r+0x156>
 8008a14:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a18:	4604      	mov	r4, r0
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e7f0      	b.n	8008a00 <_vfiprintf_r+0x1b8>
 8008a1e:	ab03      	add	r3, sp, #12
 8008a20:	9300      	str	r3, [sp, #0]
 8008a22:	462a      	mov	r2, r5
 8008a24:	4b12      	ldr	r3, [pc, #72]	@ (8008a70 <_vfiprintf_r+0x228>)
 8008a26:	a904      	add	r1, sp, #16
 8008a28:	4630      	mov	r0, r6
 8008a2a:	f7fd fc9d 	bl	8006368 <_printf_float>
 8008a2e:	4607      	mov	r7, r0
 8008a30:	1c78      	adds	r0, r7, #1
 8008a32:	d1d6      	bne.n	80089e2 <_vfiprintf_r+0x19a>
 8008a34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a36:	07d9      	lsls	r1, r3, #31
 8008a38:	d405      	bmi.n	8008a46 <_vfiprintf_r+0x1fe>
 8008a3a:	89ab      	ldrh	r3, [r5, #12]
 8008a3c:	059a      	lsls	r2, r3, #22
 8008a3e:	d402      	bmi.n	8008a46 <_vfiprintf_r+0x1fe>
 8008a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a42:	f7fe f99b 	bl	8006d7c <__retarget_lock_release_recursive>
 8008a46:	89ab      	ldrh	r3, [r5, #12]
 8008a48:	065b      	lsls	r3, r3, #25
 8008a4a:	f53f af1f 	bmi.w	800888c <_vfiprintf_r+0x44>
 8008a4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a50:	e71e      	b.n	8008890 <_vfiprintf_r+0x48>
 8008a52:	ab03      	add	r3, sp, #12
 8008a54:	9300      	str	r3, [sp, #0]
 8008a56:	462a      	mov	r2, r5
 8008a58:	4b05      	ldr	r3, [pc, #20]	@ (8008a70 <_vfiprintf_r+0x228>)
 8008a5a:	a904      	add	r1, sp, #16
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f7fd ff0b 	bl	8006878 <_printf_i>
 8008a62:	e7e4      	b.n	8008a2e <_vfiprintf_r+0x1e6>
 8008a64:	08008d00 	.word	0x08008d00
 8008a68:	08008d0a 	.word	0x08008d0a
 8008a6c:	08006369 	.word	0x08006369
 8008a70:	08008823 	.word	0x08008823
 8008a74:	08008d06 	.word	0x08008d06

08008a78 <_raise_r>:
 8008a78:	291f      	cmp	r1, #31
 8008a7a:	b538      	push	{r3, r4, r5, lr}
 8008a7c:	4605      	mov	r5, r0
 8008a7e:	460c      	mov	r4, r1
 8008a80:	d904      	bls.n	8008a8c <_raise_r+0x14>
 8008a82:	2316      	movs	r3, #22
 8008a84:	6003      	str	r3, [r0, #0]
 8008a86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a8a:	bd38      	pop	{r3, r4, r5, pc}
 8008a8c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008a8e:	b112      	cbz	r2, 8008a96 <_raise_r+0x1e>
 8008a90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a94:	b94b      	cbnz	r3, 8008aaa <_raise_r+0x32>
 8008a96:	4628      	mov	r0, r5
 8008a98:	f000 f830 	bl	8008afc <_getpid_r>
 8008a9c:	4622      	mov	r2, r4
 8008a9e:	4601      	mov	r1, r0
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008aa6:	f000 b817 	b.w	8008ad8 <_kill_r>
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d00a      	beq.n	8008ac4 <_raise_r+0x4c>
 8008aae:	1c59      	adds	r1, r3, #1
 8008ab0:	d103      	bne.n	8008aba <_raise_r+0x42>
 8008ab2:	2316      	movs	r3, #22
 8008ab4:	6003      	str	r3, [r0, #0]
 8008ab6:	2001      	movs	r0, #1
 8008ab8:	e7e7      	b.n	8008a8a <_raise_r+0x12>
 8008aba:	2100      	movs	r1, #0
 8008abc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	4798      	blx	r3
 8008ac4:	2000      	movs	r0, #0
 8008ac6:	e7e0      	b.n	8008a8a <_raise_r+0x12>

08008ac8 <raise>:
 8008ac8:	4b02      	ldr	r3, [pc, #8]	@ (8008ad4 <raise+0xc>)
 8008aca:	4601      	mov	r1, r0
 8008acc:	6818      	ldr	r0, [r3, #0]
 8008ace:	f7ff bfd3 	b.w	8008a78 <_raise_r>
 8008ad2:	bf00      	nop
 8008ad4:	24000038 	.word	0x24000038

08008ad8 <_kill_r>:
 8008ad8:	b538      	push	{r3, r4, r5, lr}
 8008ada:	4d07      	ldr	r5, [pc, #28]	@ (8008af8 <_kill_r+0x20>)
 8008adc:	2300      	movs	r3, #0
 8008ade:	4604      	mov	r4, r0
 8008ae0:	4608      	mov	r0, r1
 8008ae2:	4611      	mov	r1, r2
 8008ae4:	602b      	str	r3, [r5, #0]
 8008ae6:	f7f8 fa9d 	bl	8001024 <_kill>
 8008aea:	1c43      	adds	r3, r0, #1
 8008aec:	d102      	bne.n	8008af4 <_kill_r+0x1c>
 8008aee:	682b      	ldr	r3, [r5, #0]
 8008af0:	b103      	cbz	r3, 8008af4 <_kill_r+0x1c>
 8008af2:	6023      	str	r3, [r4, #0]
 8008af4:	bd38      	pop	{r3, r4, r5, pc}
 8008af6:	bf00      	nop
 8008af8:	24007b50 	.word	0x24007b50

08008afc <_getpid_r>:
 8008afc:	f7f8 ba8a 	b.w	8001014 <_getpid>

08008b00 <_init>:
 8008b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b02:	bf00      	nop
 8008b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b06:	bc08      	pop	{r3}
 8008b08:	469e      	mov	lr, r3
 8008b0a:	4770      	bx	lr

08008b0c <_fini>:
 8008b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0e:	bf00      	nop
 8008b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b12:	bc08      	pop	{r3}
 8008b14:	469e      	mov	lr, r3
 8008b16:	4770      	bx	lr
