
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jeronimocosta' on host 'k40.localhost' (Linux_x86_64 version 5.15.0-97-generic) on Tue Mar 19 21:33:49 -03 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel'
Sourcing Tcl script 'xo_generate.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj_ob 
INFO: [HLS 200-10] Creating and opening project '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/prj_ob'.
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage8_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage8_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage9_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage9_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp -cflags -I/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp' to the project
INFO: [HLS 200-1510] Running: set_top simulatedAnnealingTop 
INFO: [HLS 200-1510] Running: open_solution -reset -flow_target vitis simulatedAnnealingTop 
INFO: [HLS 200-10] Creating and opening solution '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/prj_ob/simulatedAnnealingTop'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.125 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.125ns.
INFO: [HLS 200-1510] Running: config_compile -pragma_strict_mode=true 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 35803
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 308.094 MB.
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp' ... 
WARNING: [HLS 207-4583] absolute value function 'abs' given an argument of type 'ap_int_base<9, true>::RetType' (aka 'long long') but has parameter of type 'int' which may cause truncation of value (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:17:9)
INFO: [HLS 207-4500] use function 'std::abs' instead (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:17:9)
WARNING: [HLS 207-4583] absolute value function 'abs' given an argument of type 'ap_int_base<9, true>::RetType' (aka 'long long') but has parameter of type 'int' which may cause truncation of value (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:17:24)
INFO: [HLS 207-4500] use function 'std::abs' instead (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:17:24)
WARNING: [HLS 207-4583] absolute value function 'abs' given an argument of type 'ap_int_base<9, true>::RetType' (aka 'long long') but has parameter of type 'int' which may cause truncation of value (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:25:16)
INFO: [HLS 207-4500] use function 'std::abs' instead (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:25:16)
WARNING: [HLS 207-4583] absolute value function 'abs' given an argument of type 'ap_int_base<9, true>::RetType' (aka 'long long') but has parameter of type 'int' which may cause truncation of value (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:26:19)
INFO: [HLS 207-4500] use function 'std::abs' instead (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp:26:19)
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage9_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage8_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.01 seconds. CPU system time: 6.83 seconds. Elapsed time: 68.91 seconds; current allocated memory: 311.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'dist_manhattan(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>)' into 'Stage4SaHls::compute(ST3_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage4SaHls::compute(ST3_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:56:13)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage4SaHls::compute(ST3_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:55:13)
INFO: [HLS 214-131] Inlining function 'dist_manhattan(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>)' into 'Stage4SaHls::compute(ST3_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:49:23)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage4SaHls::compute(ST3_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage4SaHls::compute(ST3_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:44:13)
INFO: [HLS 214-131] Inlining function 'dist_manhattan(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:73:17)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:69:17)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:66:13)
INFO: [HLS 214-131] Inlining function 'dist_manhattan(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:51:17)
INFO: [HLS 214-131] Inlining function 'get_line_column_from_cell(ap_int<8>, ap_int<8>, ap_int<8>, ap_int<8>&, ap_int<8>&)' into 'Stage5SaHls::compute(ST4_OUT)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:48:13)
INFO: [HLS 214-131] Inlining function 'Stage0SaHls::compute()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:32:6)
INFO: [HLS 214-131] Inlining function 'Stage9SaHls::compute(ST8_OUT)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:41:13)
INFO: [HLS 214-131] Inlining function 'Stage8SaHls::compute(ST7_OUT)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:40:13)
INFO: [HLS 214-131] Inlining function 'Stage7SaHls::compute(ST6_OUT)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'Stage6SaHls::compute(ST5_OUT)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'Stage5SaHls::compute(ST4_OUT)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:37:13)
INFO: [HLS 214-131] Inlining function 'Stage1SaHls::compute(ST0_OUT, ST9_OUT, W, ap_int<8>*)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:33:13)
INFO: [HLS 214-131] Inlining function 'Stage2SaHls::compute(ST1_OUT, ap_int<8>*)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:34:13)
INFO: [HLS 214-131] Inlining function 'Stage3SaHls::compute(ST2_OUT, W, ap_int<8>*)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:35:13)
INFO: [HLS 214-131] Inlining function 'Stage4SaHls::compute(ST3_OUT)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:36:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_1' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:19:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_2' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:62:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_3' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:79:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_99_4' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:99:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_1' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:28:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:107:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_3' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:137:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:13:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:35:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_3' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:69:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:11:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_2' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:19:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:39:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_4' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:85:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_5' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:93:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:13:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_2' is marked as complete unroll implied by the pipeline pragma (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:34:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:19:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_2' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:62:26) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_3' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:79:26) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_4' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp:99:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_1' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:28:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:107:23) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_3' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:137:23) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:13:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:35:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_3' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp:69:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:11:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 2 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_2' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:19:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:39:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_4' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:85:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 2 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_5' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp:93:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 4 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:13:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 2 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp:34:22) in function 'PipelineSaHls::exec_pipeline' completely with a factor of 2 (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'FifoSaHls::isFull() const (.472.490.510.528.548.566.586.604.624.642.662.680.700.718.738.756.776.794.814.832)' into 'FifoSaHls::enqueue(W)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'FifoSaHls::FifoSaHls()' into 'Stage1SaHls::Stage1SaHls()' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'FifoSaHls::enqueue(W)' into 'Stage1SaHls::Stage1SaHls()' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'FifoSaHls::isEmpty() const (.481.496.519.534.557.572.595.610.633.648.671.686.709.724.747.762.785.800.823.838)' into 'FifoSaHls::dequeue()' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'Stage0SaHls::Stage0SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage1SaHls::Stage1SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage2SaHls::Stage2SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage3SaHls::Stage3SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage4SaHls::Stage4SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage5SaHls::Stage5SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage6SaHls::Stage6SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage7SaHls::Stage7SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage8SaHls::Stage8SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'Stage9SaHls::Stage9SaHls()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'FifoSaHls::enqueue(W)' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'FifoSaHls::dequeue()' into 'PipelineSaHls::exec_pipeline(ap_int<8>*, ap_int<8>*, ap_int<8>*)' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:14:0)
INFO: [HLS 214-248] Applying array_reshape to 'n2c_l': Block reshaping with factor 100 on dimension 1. (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:14:12)
INFO: [HLS 214-248] Applying array_reshape to 'c2n_l': Block reshaping with factor 100 on dimension 1. (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:15:15)
INFO: [HLS 214-248] Applying array_reshape to 'n_l': Block reshaping with factor 4 on dimension 1. (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:16:15)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 128 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.7 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.25 seconds; current allocated memory: 313.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 313.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 331.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:4: in function 'simulatedAnnealingTop': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 354.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17) in function 'PipelineSaHls::exec_pipeline' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'simulatedAnnealingTop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'simulatedAnnealingTop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'simulatedAnnealingTop' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'simulatedAnnealingTop' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:75:9) in function 'PipelineSaHls::exec_pipeline'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:17:17) to (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:23:9) in function 'PipelineSaHls::exec_pipeline'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27:22) in function 'PipelineSaHls::exec_pipeline'... converting 41 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 403.961 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'n2c_l.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c2n_l.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_l.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'st0.m_cell_a.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'st0.m_th_valid' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.hpp:12:26)
INFO: [HLS 200-472] Inferring partial write operation for 'st1.m_fifo_a.m_arr.th_idx.V' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17:19)
INFO: [HLS 200-472] Inferring partial write operation for 'st0.m_cell_a.V' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'st0.m_cell_b.V' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:23:36)
INFO: [HLS 200-472] Inferring partial write operation for 'st0.m_cell_a.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'st0.m_th_valid' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp:41:26)
INFO: [HLS 200-472] Inferring partial write operation for 'c2n' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:91:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c2n' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'n2c' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:83:26)
INFO: [HLS 200-472] Inferring partial write operation for 'n2c' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp:95:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 473.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulatedAnnealingTop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulatedAnnealingTop_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 476.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 476.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulatedAnnealingTop_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 476.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 476.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulatedAnnealingTop_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'n_l_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 477.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 477.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_1_write_ln19', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19) of variable 'sext_ln16', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16 on local variable 'lhs' and 'load' operation ('lhs_1_load_1') on local variable 'lhs'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_1_write_ln19', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19) of variable 'sext_ln16', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16 on local variable 'lhs' and 'load' operation ('lhs_1_load_1') on local variable 'lhs'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_1_write_ln19', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19) of variable 'sext_ln16', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16 on local variable 'lhs' and 'load' operation ('lhs_1_load_1') on local variable 'lhs'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_1_write_ln19', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19) of variable 'sext_ln16', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16 on local variable 'lhs' and 'load' operation ('lhs_1_load_1') on local variable 'lhs'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' (loop 'VITIS_LOOP_6_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('lhs_1_write_ln19', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19) of variable 'sext_ln16', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16 on local variable 'lhs' and 'load' operation ('lhs_1_load_1') on local variable 'lhs'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 14, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 478.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 478.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'n'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'st0_m_cell_b_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'st0_m_th_valid'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('st0_m_cell_a_V_addr_write_ln840') of variable 'add_ln840_1' on array 'st0_m_cell_a_V' and 'load' operation ('st0_m_cell_a_V_load') on array 'st0_m_cell_a_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('st1_node_b_V_write_ln27', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27) of variable 'trunc_ln116', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116 on local variable 'st1_node_b.V' and 'load' operation ('st1_node_b_V_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17) on local variable 'st1_node_b.V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('st1_node_b_V_write_ln27', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp:27) of variable 'trunc_ln116', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:116 on local variable 'st1_node_b.V' and 'load' operation ('st1_node_b_V_load', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:17) on local variable 'st1_node_b.V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_3_write_ln19', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19) of variable 'sext_ln16', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16 on local variable 'lhs' and 'load' operation ('lhs_3_load') on local variable 'lhs'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('lhs_3_write_ln19', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:19) of variable 'sext_ln16', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp:16 on local variable 'lhs' and 'load' operation ('lhs_3_load') on local variable 'lhs'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 32, loop 'VITIS_LOOP_27_1'
WARNING: [HLS 200-871] Estimated clock period (2.42325ns) exceeds the target (target clock period: 3.125ns, clock uncertainty: 0.84375ns, effective delay budget: 2.28125ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' consists of the following:	'mul' operation ('mul_ln100', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100) [429]  (1.7 ns)
	'shl' operation ('shl_ln100', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp:100) [437]  (0.723 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.23 seconds; current allocated memory: 488.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 488.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exec_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'st0_m_th_valid'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'st0_m_cell_b_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 488.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 488.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulatedAnnealingTop_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 488.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 488.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulatedAnnealingTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 488.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 488.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulatedAnnealingTop_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'simulatedAnnealingTop_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulatedAnnealingTop_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 491.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulatedAnnealingTop_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'simulatedAnnealingTop_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulatedAnnealingTop_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 495.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulatedAnnealingTop_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'simulatedAnnealingTop_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'simulatedAnnealingTop_Pipeline_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulatedAnnealingTop_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 497.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exec_pipeline_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'srem_9ns_5ns_5_13_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exec_pipeline_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 499.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
WARNING: [HLS 200-1975] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_27_1' in module 'exec_pipeline_Pipeline_VITIS_LOOP_27_1', because the pipeline has non-blocking I/O. There is no benefit to enabling free running pipeline in this case as there is no big fanout issue.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_18_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_8s_5ns_5_12_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_9ns_5ns_5_13_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_9ns_5ns_8_13_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_8_12_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exec_pipeline_Pipeline_VITIS_LOOP_27_1'.
INFO: [RTMG 210-279] Implementing memory 'simulatedAnnealingTop_exec_pipeline_Pipeline_VITIS_LOOP_27_1_st3_m_th_idx_offset_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 508.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exec_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exec_pipeline'.
INFO: [RTMG 210-278] Implementing memory 'simulatedAnnealingTop_exec_pipeline_st0_m_cell_a_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulatedAnnealingTop_exec_pipeline_st0_m_cell_b_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulatedAnnealingTop_exec_pipeline_st0_m_th_valid_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulatedAnnealingTop_exec_pipeline_st1_m_fifo_a_m_arr_th_idx_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.7 seconds; current allocated memory: 528.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulatedAnnealingTop_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'simulatedAnnealingTop_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulatedAnnealingTop_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 529.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulatedAnnealingTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulatedAnnealingTop/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulatedAnnealingTop/n2c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulatedAnnealingTop/c2n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulatedAnnealingTop/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulatedAnnealingTop' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'n2c', 'c2n', 'n' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulatedAnnealingTop'.
INFO: [RTMG 210-278] Implementing memory 'simulatedAnnealingTop_n2c_l_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'simulatedAnnealingTop_n_l_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 533.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.34 seconds; current allocated memory: 536.750 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 546.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for simulatedAnnealingTop.
INFO: [VLOG 209-307] Generating Verilog RTL for simulatedAnnealingTop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 412.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 96.08 seconds. CPU system time: 7.68 seconds. Elapsed time: 103.99 seconds; current allocated memory: 238.223 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output simulatedAnnealingTop.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1425.102 ; gain = 0.023 ; free physical = 20878 ; free virtual = 111583
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Running package_xo -xo_path /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/simulatedAnnealingTop.xo -kernel_name simulatedAnnealingTop -kernel_xml /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/prj_ob/simulatedAnnealingTop/impl/ip/../kernel/kernel.xml -kernel_files {/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/util_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage9_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage8_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage7_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage6_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage5_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage4_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage3_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage2_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage1_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/stage0_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/pipeline_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/src/fifo_sa_hls.cpp /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp} -ip_directory /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/prj_ob/simulatedAnnealingTop/impl/ip/ip_unzip_dir -design_xml /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/prj_ob/simulatedAnnealingTop/.autopilot/db/simulatedAnnealingTop.design.xml -debug_directory /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/prj_ob/simulatedAnnealingTop/.debug -hls_directory /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/prj_ob/simulatedAnnealingTop/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 21:36:01 2024...
INFO: [HLS 200-802] Generated output file simulatedAnnealingTop.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.09 seconds. CPU system time: 0.97 seconds. Elapsed time: 19.76 seconds; current allocated memory: 5.500 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 115.09 seconds. Total CPU system time: 9 seconds. Total elapsed time: 135.79 seconds; peak allocated memory: 551.816 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Mar 19 21:36:04 2024...
