

================================================================
== Vitis HLS Report for 'butterworth_double'
================================================================
* Date:           Mon Jun 10 10:01:05 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        butter_double
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21560|    21560|  0.216 ms|  0.216 ms|  21561|  21561|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_stream  |    21558|    21558|        76|         21|         21|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 1
  Pipeline-0 : II = 21, D = 76, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 78 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 2 
78 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 79 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_amplitude_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_amplitude_data_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_iir_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_iir_data_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%w01_load = load i64 %w01" [butter_double/butter_double.cpp:30]   --->   Operation 84 'load' 'w01_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%w02_load = load i64 %w02" [butter_double/butter_double.cpp:29]   --->   Operation 85 'load' 'w02_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%w11_load = load i64 %w11" [butter_double/butter_double.cpp:36]   --->   Operation 86 'load' 'w11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%w12_load = load i64 %w12" [butter_double/butter_double.cpp:35]   --->   Operation 87 'load' 'w12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln21 = br void" [butter_double/butter_double.cpp:21]   --->   Operation 88 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sub24 = phi i64 %w01_load, void, i64 %sub2, void %.split" [butter_double/butter_double.cpp:30]   --->   Operation 89 'phi' 'sub24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%j = phi i11 0, void, i11 %j_1, void %.split"   --->   Operation 90 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.88ns)   --->   "%icmp_ln21 = icmp_eq  i11 %j, i11 1024" [butter_double/butter_double.cpp:21]   --->   Operation 91 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void" [butter_double/butter_double.cpp:21]   --->   Operation 92 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [7/7] (6.71ns)   --->   "%mul = dmul i64 %sub24, i64 -1.93077" [butter_double/butter_double.cpp:27]   --->   Operation 93 'dmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sub245 = phi i64 %w02_load, void, i64 %sub24, void %.split" [butter_double/butter_double.cpp:29]   --->   Operation 94 'phi' 'sub245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [6/7] (6.71ns)   --->   "%mul = dmul i64 %sub24, i64 -1.93077" [butter_double/butter_double.cpp:27]   --->   Operation 95 'dmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %sub245, i64 0.935992" [butter_double/butter_double.cpp:27]   --->   Operation 96 'dmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.71>
ST_4 : Operation 97 [5/7] (6.71ns)   --->   "%mul = dmul i64 %sub24, i64 -1.93077" [butter_double/butter_double.cpp:27]   --->   Operation 97 'dmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %sub245, i64 0.935992" [butter_double/butter_double.cpp:27]   --->   Operation 98 'dmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [7/7] (6.71ns)   --->   "%mul4 = dmul i64 %sub24, i64 0.00185162" [butter_double/butter_double.cpp:28]   --->   Operation 99 'dmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 100 [4/7] (6.71ns)   --->   "%mul = dmul i64 %sub24, i64 -1.93077" [butter_double/butter_double.cpp:27]   --->   Operation 100 'dmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %sub245, i64 0.935992" [butter_double/butter_double.cpp:27]   --->   Operation 101 'dmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [6/7] (6.71ns)   --->   "%mul4 = dmul i64 %sub24, i64 0.00185162" [butter_double/butter_double.cpp:28]   --->   Operation 102 'dmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 103 [3/7] (6.71ns)   --->   "%mul = dmul i64 %sub24, i64 -1.93077" [butter_double/butter_double.cpp:27]   --->   Operation 103 'dmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %sub245, i64 0.935992" [butter_double/butter_double.cpp:27]   --->   Operation 104 'dmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [5/7] (6.71ns)   --->   "%mul4 = dmul i64 %sub24, i64 0.00185162" [butter_double/butter_double.cpp:28]   --->   Operation 105 'dmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [7/7] (6.71ns)   --->   "%mul5 = dmul i64 %sub245, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 106 'dmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%in_amplitude_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_amplitude_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'in_amplitude_data_V_read' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %in_amplitude_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'bitcast' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 109 [2/2] (4.43ns)   --->   "%conv = fpext i32 %tmp" [butter_double/butter_double.cpp:27]   --->   Operation 109 'fpext' 'conv' <Predicate = (!icmp_ln21)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 110 [2/7] (6.71ns)   --->   "%mul = dmul i64 %sub24, i64 -1.93077" [butter_double/butter_double.cpp:27]   --->   Operation 110 'dmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %sub245, i64 0.935992" [butter_double/butter_double.cpp:27]   --->   Operation 111 'dmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [4/7] (6.71ns)   --->   "%mul4 = dmul i64 %sub24, i64 0.00185162" [butter_double/butter_double.cpp:28]   --->   Operation 112 'dmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [6/7] (6.71ns)   --->   "%mul5 = dmul i64 %sub245, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 113 'dmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 114 [1/2] (4.43ns)   --->   "%conv = fpext i32 %tmp" [butter_double/butter_double.cpp:27]   --->   Operation 114 'fpext' 'conv' <Predicate = (!icmp_ln21)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 115 [1/7] (6.71ns)   --->   "%mul = dmul i64 %sub24, i64 -1.93077" [butter_double/butter_double.cpp:27]   --->   Operation 115 'dmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %sub245, i64 0.935992" [butter_double/butter_double.cpp:27]   --->   Operation 116 'dmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [3/7] (6.71ns)   --->   "%mul4 = dmul i64 %sub24, i64 0.00185162" [butter_double/butter_double.cpp:28]   --->   Operation 117 'dmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [5/7] (6.71ns)   --->   "%mul5 = dmul i64 %sub245, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 118 'dmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 119 [7/7] (7.29ns)   --->   "%sub = dsub i64 %conv, i64 %mul" [butter_double/butter_double.cpp:27]   --->   Operation 119 'dsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %sub245, i64 0.935992" [butter_double/butter_double.cpp:27]   --->   Operation 120 'dmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [2/7] (6.71ns)   --->   "%mul4 = dmul i64 %sub24, i64 0.00185162" [butter_double/butter_double.cpp:28]   --->   Operation 121 'dmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [4/7] (6.71ns)   --->   "%mul5 = dmul i64 %sub245, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 122 'dmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 123 [6/7] (7.29ns)   --->   "%sub = dsub i64 %conv, i64 %mul" [butter_double/butter_double.cpp:27]   --->   Operation 123 'dsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/7] (6.71ns)   --->   "%mul4 = dmul i64 %sub24, i64 0.00185162" [butter_double/butter_double.cpp:28]   --->   Operation 124 'dmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [3/7] (6.71ns)   --->   "%mul5 = dmul i64 %sub245, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 125 'dmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 126 [5/7] (7.29ns)   --->   "%sub = dsub i64 %conv, i64 %mul" [butter_double/butter_double.cpp:27]   --->   Operation 126 'dsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [2/7] (6.71ns)   --->   "%mul5 = dmul i64 %sub245, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 127 'dmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 128 [4/7] (7.29ns)   --->   "%sub = dsub i64 %conv, i64 %mul" [butter_double/butter_double.cpp:27]   --->   Operation 128 'dsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/7] (6.71ns)   --->   "%mul5 = dmul i64 %sub245, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 129 'dmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 130 [3/7] (7.29ns)   --->   "%sub = dsub i64 %conv, i64 %mul" [butter_double/butter_double.cpp:27]   --->   Operation 130 'dsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 131 [2/7] (7.29ns)   --->   "%sub = dsub i64 %conv, i64 %mul" [butter_double/butter_double.cpp:27]   --->   Operation 131 'dsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 132 [1/7] (7.29ns)   --->   "%sub = dsub i64 %conv, i64 %mul" [butter_double/butter_double.cpp:27]   --->   Operation 132 'dsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 133 [7/7] (7.29ns)   --->   "%sub2 = dsub i64 %sub, i64 %mul1" [butter_double/butter_double.cpp:27]   --->   Operation 133 'dsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 134 [6/7] (7.29ns)   --->   "%sub2 = dsub i64 %sub, i64 %mul1" [butter_double/butter_double.cpp:27]   --->   Operation 134 'dsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 135 [5/7] (7.29ns)   --->   "%sub2 = dsub i64 %sub, i64 %mul1" [butter_double/butter_double.cpp:27]   --->   Operation 135 'dsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 136 [4/7] (7.29ns)   --->   "%sub2 = dsub i64 %sub, i64 %mul1" [butter_double/butter_double.cpp:27]   --->   Operation 136 'dsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 137 [3/7] (7.29ns)   --->   "%sub2 = dsub i64 %sub, i64 %mul1" [butter_double/butter_double.cpp:27]   --->   Operation 137 'dsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 138 [2/7] (7.29ns)   --->   "%sub2 = dsub i64 %sub, i64 %mul1" [butter_double/butter_double.cpp:27]   --->   Operation 138 'dsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 139 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j, i11 1" [butter_double/butter_double.cpp:21]   --->   Operation 139 'add' 'j_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 140 [1/7] (7.29ns)   --->   "%sub2 = dsub i64 %sub, i64 %mul1" [butter_double/butter_double.cpp:27]   --->   Operation 140 'dsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.71>
ST_26 : Operation 141 [7/7] (6.71ns)   --->   "%mul3 = dmul i64 %sub2, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 141 'dmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.71>
ST_27 : Operation 142 [6/7] (6.71ns)   --->   "%mul3 = dmul i64 %sub2, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 142 'dmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.71>
ST_28 : Operation 143 [5/7] (6.71ns)   --->   "%mul3 = dmul i64 %sub2, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 143 'dmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.71>
ST_29 : Operation 144 [4/7] (6.71ns)   --->   "%mul3 = dmul i64 %sub2, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 144 'dmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.71>
ST_30 : Operation 145 [3/7] (6.71ns)   --->   "%mul3 = dmul i64 %sub2, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 145 'dmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.71>
ST_31 : Operation 146 [2/7] (6.71ns)   --->   "%mul3 = dmul i64 %sub2, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 146 'dmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.71>
ST_32 : Operation 147 [1/7] (6.71ns)   --->   "%mul3 = dmul i64 %sub2, i64 0.000925808" [butter_double/butter_double.cpp:28]   --->   Operation 147 'dmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 148 [7/7] (7.29ns)   --->   "%add = dadd i64 %mul3, i64 %mul4" [butter_double/butter_double.cpp:28]   --->   Operation 148 'dadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 149 [6/7] (7.29ns)   --->   "%add = dadd i64 %mul3, i64 %mul4" [butter_double/butter_double.cpp:28]   --->   Operation 149 'dadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 150 [5/7] (7.29ns)   --->   "%add = dadd i64 %mul3, i64 %mul4" [butter_double/butter_double.cpp:28]   --->   Operation 150 'dadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 151 [4/7] (7.29ns)   --->   "%add = dadd i64 %mul3, i64 %mul4" [butter_double/butter_double.cpp:28]   --->   Operation 151 'dadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 152 [3/7] (7.29ns)   --->   "%add = dadd i64 %mul3, i64 %mul4" [butter_double/butter_double.cpp:28]   --->   Operation 152 'dadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 153 [2/7] (7.29ns)   --->   "%add = dadd i64 %mul3, i64 %mul4" [butter_double/butter_double.cpp:28]   --->   Operation 153 'dadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 154 [1/7] (7.29ns)   --->   "%add = dadd i64 %mul3, i64 %mul4" [butter_double/butter_double.cpp:28]   --->   Operation 154 'dadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "%sub1078 = phi i64 %w12_load, void, i64 %sub107, void %.split" [butter_double/butter_double.cpp:35]   --->   Operation 155 'phi' 'sub1078' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 156 [1/1] (0.00ns)   --->   "%sub107 = phi i64 %w11_load, void, i64 %sub1, void %.split" [butter_double/butter_double.cpp:36]   --->   Operation 156 'phi' 'sub107' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 157 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 157 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 158 [7/7] (7.29ns)   --->   "%add6 = dadd i64 %add, i64 %mul5" [butter_double/butter_double.cpp:28]   --->   Operation 158 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 159 [7/7] (6.71ns)   --->   "%mul7 = dmul i64 %sub107, i64 -1.97786" [butter_double/butter_double.cpp:33]   --->   Operation 159 'dmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 160 [6/7] (7.29ns)   --->   "%add6 = dadd i64 %add, i64 %mul5" [butter_double/butter_double.cpp:28]   --->   Operation 160 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 161 [6/7] (6.71ns)   --->   "%mul7 = dmul i64 %sub107, i64 -1.97786" [butter_double/butter_double.cpp:33]   --->   Operation 161 'dmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 162 [7/7] (6.71ns)   --->   "%mul9 = dmul i64 %sub1078, i64 0.978439" [butter_double/butter_double.cpp:33]   --->   Operation 162 'dmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 163 [5/7] (7.29ns)   --->   "%add6 = dadd i64 %add, i64 %mul5" [butter_double/butter_double.cpp:28]   --->   Operation 163 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 164 [5/7] (6.71ns)   --->   "%mul7 = dmul i64 %sub107, i64 -1.97786" [butter_double/butter_double.cpp:33]   --->   Operation 164 'dmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 165 [6/7] (6.71ns)   --->   "%mul9 = dmul i64 %sub1078, i64 0.978439" [butter_double/butter_double.cpp:33]   --->   Operation 165 'dmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 166 [7/7] (6.71ns)   --->   "%mul2 = dmul i64 %sub107, i64 -2" [butter_double/butter_double.cpp:34]   --->   Operation 166 'dmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 167 [4/7] (7.29ns)   --->   "%add6 = dadd i64 %add, i64 %mul5" [butter_double/butter_double.cpp:28]   --->   Operation 167 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 168 [4/7] (6.71ns)   --->   "%mul7 = dmul i64 %sub107, i64 -1.97786" [butter_double/butter_double.cpp:33]   --->   Operation 168 'dmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 169 [5/7] (6.71ns)   --->   "%mul9 = dmul i64 %sub1078, i64 0.978439" [butter_double/butter_double.cpp:33]   --->   Operation 169 'dmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 170 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %sub107, i64 -2" [butter_double/butter_double.cpp:34]   --->   Operation 170 'dmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 171 [7/7] (6.71ns)   --->   "%mul6 = dmul i64 %sub1078, i64 1" [butter_double/butter_double.cpp:34]   --->   Operation 171 'dmul' 'mul6' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 172 [3/7] (7.29ns)   --->   "%add6 = dadd i64 %add, i64 %mul5" [butter_double/butter_double.cpp:28]   --->   Operation 172 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 173 [3/7] (6.71ns)   --->   "%mul7 = dmul i64 %sub107, i64 -1.97786" [butter_double/butter_double.cpp:33]   --->   Operation 173 'dmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 174 [4/7] (6.71ns)   --->   "%mul9 = dmul i64 %sub1078, i64 0.978439" [butter_double/butter_double.cpp:33]   --->   Operation 174 'dmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 175 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %sub107, i64 -2" [butter_double/butter_double.cpp:34]   --->   Operation 175 'dmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 176 [6/7] (6.71ns)   --->   "%mul6 = dmul i64 %sub1078, i64 1" [butter_double/butter_double.cpp:34]   --->   Operation 176 'dmul' 'mul6' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 177 [2/7] (7.29ns)   --->   "%add6 = dadd i64 %add, i64 %mul5" [butter_double/butter_double.cpp:28]   --->   Operation 177 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 178 [2/7] (6.71ns)   --->   "%mul7 = dmul i64 %sub107, i64 -1.97786" [butter_double/butter_double.cpp:33]   --->   Operation 178 'dmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 179 [3/7] (6.71ns)   --->   "%mul9 = dmul i64 %sub1078, i64 0.978439" [butter_double/butter_double.cpp:33]   --->   Operation 179 'dmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 180 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %sub107, i64 -2" [butter_double/butter_double.cpp:34]   --->   Operation 180 'dmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 181 [5/7] (6.71ns)   --->   "%mul6 = dmul i64 %sub1078, i64 1" [butter_double/butter_double.cpp:34]   --->   Operation 181 'dmul' 'mul6' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.29>
ST_46 : Operation 182 [1/7] (7.29ns)   --->   "%add6 = dadd i64 %add, i64 %mul5" [butter_double/butter_double.cpp:28]   --->   Operation 182 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 183 [1/7] (6.71ns)   --->   "%mul7 = dmul i64 %sub107, i64 -1.97786" [butter_double/butter_double.cpp:33]   --->   Operation 183 'dmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 184 [2/7] (6.71ns)   --->   "%mul9 = dmul i64 %sub1078, i64 0.978439" [butter_double/butter_double.cpp:33]   --->   Operation 184 'dmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 185 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %sub107, i64 -2" [butter_double/butter_double.cpp:34]   --->   Operation 185 'dmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 186 [4/7] (6.71ns)   --->   "%mul6 = dmul i64 %sub1078, i64 1" [butter_double/butter_double.cpp:34]   --->   Operation 186 'dmul' 'mul6' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.29>
ST_47 : Operation 187 [7/7] (7.29ns)   --->   "%sub8 = dsub i64 %add6, i64 %mul7" [butter_double/butter_double.cpp:33]   --->   Operation 187 'dsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 188 [1/7] (6.71ns)   --->   "%mul9 = dmul i64 %sub1078, i64 0.978439" [butter_double/butter_double.cpp:33]   --->   Operation 188 'dmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 189 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %sub107, i64 -2" [butter_double/butter_double.cpp:34]   --->   Operation 189 'dmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 190 [3/7] (6.71ns)   --->   "%mul6 = dmul i64 %sub1078, i64 1" [butter_double/butter_double.cpp:34]   --->   Operation 190 'dmul' 'mul6' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.29>
ST_48 : Operation 191 [6/7] (7.29ns)   --->   "%sub8 = dsub i64 %add6, i64 %mul7" [butter_double/butter_double.cpp:33]   --->   Operation 191 'dsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 192 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %sub107, i64 -2" [butter_double/butter_double.cpp:34]   --->   Operation 192 'dmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 193 [2/7] (6.71ns)   --->   "%mul6 = dmul i64 %sub1078, i64 1" [butter_double/butter_double.cpp:34]   --->   Operation 193 'dmul' 'mul6' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.29>
ST_49 : Operation 194 [5/7] (7.29ns)   --->   "%sub8 = dsub i64 %add6, i64 %mul7" [butter_double/butter_double.cpp:33]   --->   Operation 194 'dsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 195 [1/7] (6.71ns)   --->   "%mul6 = dmul i64 %sub1078, i64 1" [butter_double/butter_double.cpp:34]   --->   Operation 195 'dmul' 'mul6' <Predicate = (!icmp_ln21)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.29>
ST_50 : Operation 196 [4/7] (7.29ns)   --->   "%sub8 = dsub i64 %add6, i64 %mul7" [butter_double/butter_double.cpp:33]   --->   Operation 196 'dsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.29>
ST_51 : Operation 197 [3/7] (7.29ns)   --->   "%sub8 = dsub i64 %add6, i64 %mul7" [butter_double/butter_double.cpp:33]   --->   Operation 197 'dsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.29>
ST_52 : Operation 198 [2/7] (7.29ns)   --->   "%sub8 = dsub i64 %add6, i64 %mul7" [butter_double/butter_double.cpp:33]   --->   Operation 198 'dsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.29>
ST_53 : Operation 199 [1/7] (7.29ns)   --->   "%sub8 = dsub i64 %add6, i64 %mul7" [butter_double/butter_double.cpp:33]   --->   Operation 199 'dsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.29>
ST_54 : Operation 200 [7/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub8, i64 %mul9" [butter_double/butter_double.cpp:33]   --->   Operation 200 'dsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.29>
ST_55 : Operation 201 [6/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub8, i64 %mul9" [butter_double/butter_double.cpp:33]   --->   Operation 201 'dsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.29>
ST_56 : Operation 202 [5/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub8, i64 %mul9" [butter_double/butter_double.cpp:33]   --->   Operation 202 'dsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.29>
ST_57 : Operation 203 [4/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub8, i64 %mul9" [butter_double/butter_double.cpp:33]   --->   Operation 203 'dsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.29>
ST_58 : Operation 204 [3/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub8, i64 %mul9" [butter_double/butter_double.cpp:33]   --->   Operation 204 'dsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.29>
ST_59 : Operation 205 [2/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub8, i64 %mul9" [butter_double/butter_double.cpp:33]   --->   Operation 205 'dsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.29>
ST_60 : Operation 206 [1/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub8, i64 %mul9" [butter_double/butter_double.cpp:33]   --->   Operation 206 'dsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.29>
ST_61 : Operation 207 [7/7] (7.29ns)   --->   "%add1 = dadd i64 %sub1, i64 %mul2" [butter_double/butter_double.cpp:34]   --->   Operation 207 'dadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.29>
ST_62 : Operation 208 [6/7] (7.29ns)   --->   "%add1 = dadd i64 %sub1, i64 %mul2" [butter_double/butter_double.cpp:34]   --->   Operation 208 'dadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 209 [5/7] (7.29ns)   --->   "%add1 = dadd i64 %sub1, i64 %mul2" [butter_double/butter_double.cpp:34]   --->   Operation 209 'dadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 210 [4/7] (7.29ns)   --->   "%add1 = dadd i64 %sub1, i64 %mul2" [butter_double/butter_double.cpp:34]   --->   Operation 210 'dadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.29>
ST_65 : Operation 211 [3/7] (7.29ns)   --->   "%add1 = dadd i64 %sub1, i64 %mul2" [butter_double/butter_double.cpp:34]   --->   Operation 211 'dadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.29>
ST_66 : Operation 212 [2/7] (7.29ns)   --->   "%add1 = dadd i64 %sub1, i64 %mul2" [butter_double/butter_double.cpp:34]   --->   Operation 212 'dadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 213 [1/7] (7.29ns)   --->   "%add1 = dadd i64 %sub1, i64 %mul2" [butter_double/butter_double.cpp:34]   --->   Operation 213 'dadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 214 [7/7] (7.29ns)   --->   "%y = dadd i64 %add1, i64 %mul6" [butter_double/butter_double.cpp:34]   --->   Operation 214 'dadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 215 [6/7] (7.29ns)   --->   "%y = dadd i64 %add1, i64 %mul6" [butter_double/butter_double.cpp:34]   --->   Operation 215 'dadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 216 [5/7] (7.29ns)   --->   "%y = dadd i64 %add1, i64 %mul6" [butter_double/butter_double.cpp:34]   --->   Operation 216 'dadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 217 [4/7] (7.29ns)   --->   "%y = dadd i64 %add1, i64 %mul6" [butter_double/butter_double.cpp:34]   --->   Operation 217 'dadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 218 [3/7] (7.29ns)   --->   "%y = dadd i64 %add1, i64 %mul6" [butter_double/butter_double.cpp:34]   --->   Operation 218 'dadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.29>
ST_73 : Operation 219 [2/7] (7.29ns)   --->   "%y = dadd i64 %add1, i64 %mul6" [butter_double/butter_double.cpp:34]   --->   Operation 219 'dadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.29>
ST_74 : Operation 220 [1/7] (7.29ns)   --->   "%y = dadd i64 %add1, i64 %mul6" [butter_double/butter_double.cpp:34]   --->   Operation 220 'dadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.20>
ST_75 : Operation 221 [2/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %y" [butter_double/butter_double.cpp:40]   --->   Operation 221 'fptrunc' 'conv1' <Predicate = (!icmp_ln21)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.20>
ST_76 : Operation 222 [1/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %y" [butter_double/butter_double.cpp:40]   --->   Operation 222 'fptrunc' 'conv1' <Predicate = (!icmp_ln21)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %conv1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 223 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_76 : Operation 224 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_iir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 224 'write' 'write_ln174' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 225 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 21, i32 0, i32 0, i32 0, void @empty_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 225 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_77 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_77 : Operation 227 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_iir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 227 'write' 'write_ln174' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_77 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 78 <SV = 40> <Delay = 0.00>
ST_78 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln30 = store i64 %sub24, i64 %w01" [butter_double/butter_double.cpp:30]   --->   Operation 229 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %sub245, i64 %w02" [butter_double/butter_double.cpp:29]   --->   Operation 230 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln36 = store i64 %sub107, i64 %w11" [butter_double/butter_double.cpp:36]   --->   Operation 231 'store' 'store_ln36' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln35 = store i64 %sub1078, i64 %w12" [butter_double/butter_double.cpp:35]   --->   Operation 232 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [butter_double/butter_double.cpp:43]   --->   Operation 233 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sub1078', butter_double/butter_double.cpp:35) with incoming values : ('w11_load', butter_double/butter_double.cpp:36) ('w12_load', butter_double/butter_double.cpp:35) ('sub1', butter_double/butter_double.cpp:33) [19]  (1.59 ns)

 <State 2>: 6.72ns
The critical path consists of the following:
	'phi' operation ('sub24', butter_double/butter_double.cpp:30) with incoming values : ('w01_load', butter_double/butter_double.cpp:30) ('sub2', butter_double/butter_double.cpp:27) [22]  (0 ns)
	'dmul' operation ('mul', butter_double/butter_double.cpp:27) [34]  (6.72 ns)

 <State 3>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', butter_double/butter_double.cpp:27) [34]  (6.72 ns)

 <State 4>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', butter_double/butter_double.cpp:27) [34]  (6.72 ns)

 <State 5>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', butter_double/butter_double.cpp:27) [34]  (6.72 ns)

 <State 6>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', butter_double/butter_double.cpp:27) [34]  (6.72 ns)

 <State 7>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', butter_double/butter_double.cpp:27) [34]  (6.72 ns)

 <State 8>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', butter_double/butter_double.cpp:27) [34]  (6.72 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', butter_double/butter_double.cpp:27) [35]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', butter_double/butter_double.cpp:27) [35]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', butter_double/butter_double.cpp:27) [35]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', butter_double/butter_double.cpp:27) [35]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', butter_double/butter_double.cpp:27) [35]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', butter_double/butter_double.cpp:27) [35]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', butter_double/butter_double.cpp:27) [35]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', butter_double/butter_double.cpp:27) [37]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', butter_double/butter_double.cpp:27) [37]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', butter_double/butter_double.cpp:27) [37]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', butter_double/butter_double.cpp:27) [37]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', butter_double/butter_double.cpp:27) [37]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', butter_double/butter_double.cpp:27) [37]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', butter_double/butter_double.cpp:27) [37]  (7.3 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3', butter_double/butter_double.cpp:28) [38]  (6.72 ns)

 <State 27>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3', butter_double/butter_double.cpp:28) [38]  (6.72 ns)

 <State 28>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3', butter_double/butter_double.cpp:28) [38]  (6.72 ns)

 <State 29>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3', butter_double/butter_double.cpp:28) [38]  (6.72 ns)

 <State 30>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3', butter_double/butter_double.cpp:28) [38]  (6.72 ns)

 <State 31>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3', butter_double/butter_double.cpp:28) [38]  (6.72 ns)

 <State 32>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul3', butter_double/butter_double.cpp:28) [38]  (6.72 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', butter_double/butter_double.cpp:28) [40]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', butter_double/butter_double.cpp:28) [40]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', butter_double/butter_double.cpp:28) [40]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', butter_double/butter_double.cpp:28) [40]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', butter_double/butter_double.cpp:28) [40]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', butter_double/butter_double.cpp:28) [40]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', butter_double/butter_double.cpp:28) [40]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add6', butter_double/butter_double.cpp:28) [42]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add6', butter_double/butter_double.cpp:28) [42]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add6', butter_double/butter_double.cpp:28) [42]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add6', butter_double/butter_double.cpp:28) [42]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add6', butter_double/butter_double.cpp:28) [42]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add6', butter_double/butter_double.cpp:28) [42]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add6', butter_double/butter_double.cpp:28) [42]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub8', butter_double/butter_double.cpp:33) [44]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub8', butter_double/butter_double.cpp:33) [44]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub8', butter_double/butter_double.cpp:33) [44]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub8', butter_double/butter_double.cpp:33) [44]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub8', butter_double/butter_double.cpp:33) [44]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub8', butter_double/butter_double.cpp:33) [44]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub8', butter_double/butter_double.cpp:33) [44]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', butter_double/butter_double.cpp:33) [46]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', butter_double/butter_double.cpp:33) [46]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', butter_double/butter_double.cpp:33) [46]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', butter_double/butter_double.cpp:33) [46]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', butter_double/butter_double.cpp:33) [46]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', butter_double/butter_double.cpp:33) [46]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', butter_double/butter_double.cpp:33) [46]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add1', butter_double/butter_double.cpp:34) [48]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add1', butter_double/butter_double.cpp:34) [48]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add1', butter_double/butter_double.cpp:34) [48]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add1', butter_double/butter_double.cpp:34) [48]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add1', butter_double/butter_double.cpp:34) [48]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add1', butter_double/butter_double.cpp:34) [48]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add1', butter_double/butter_double.cpp:34) [48]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y', butter_double/butter_double.cpp:34) [50]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y', butter_double/butter_double.cpp:34) [50]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y', butter_double/butter_double.cpp:34) [50]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y', butter_double/butter_double.cpp:34) [50]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y', butter_double/butter_double.cpp:34) [50]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y', butter_double/butter_double.cpp:34) [50]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y', butter_double/butter_double.cpp:34) [50]  (7.3 ns)

 <State 75>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', butter_double/butter_double.cpp:40) [51]  (5.2 ns)

 <State 76>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', butter_double/butter_double.cpp:40) [51]  (5.2 ns)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
