###############################################################################
##
## This test-case list contains sub-set from ISO 16845-1 2016 compliance tests.
## It is run in CTU CAN FD CI, on merge requests to check that compliance to
## ISO 16845-1 was not corrupted. Tests which take the longest to execute are
## not part of this test config (to make the test run short). Tests in this
## config are not randomized. Code coverage or functional coverage are not
## collected.
##
## Randomization: No
## Coverage: No
##
## Parameters:
##   System clock: 40 MHz
##   Nominal bit-rate: 2 Mbit/s (65 % sample point)
##   Data bit-rate: 4 Mbit/s (70 % sample point)
##
## Following tests from compliance suite are left out:
##   8.2.4
##   7.2.4
##   8.2.8
##   8.2.3
##
###############################################################################

_default: &default

    # Test-bench configuration
    log_level: info
    enable_psl: true
    functional_coverage_report: false
    code_coverage: false
    error_tolerance: 0
    randomize: false
    seed: 570098552
    debug: false
    iterations: 1
    timeout: 100 ms

    # If true, use Vunits report package in Main testbench.
    # If false, uses own implementation.
    vunit_report_pkg: true

    # DUT generics
    rx_buffer_size: 64
    txt_buffer_count: 2
    sup_filtA: false
    sup_filtB: false
    sup_filtC: false
    sup_range: false
    sup_traffic_ctrs: false
    sup_parity: false
    target_technology: 0 # C_TECH_ASIC

    # DUT Bit timing settings
    # Applies for compliance tests and feature tests!
    brp: 1
    prop: 5
    ph_1: 7
    ph_2: 7
    sjw: 4

    brp_fd: 1
    prop_fd: 3
    ph_1_fd: 3
    ph_2_fd: 3
    sjw_fd: 2 

    # Run simulations on gate level (post-syn)
    gate_level: false

    # Clock configuration
    system_clock_period: 25 ns

    # Not relevant for compliance tests..., ignore it
    reference_iterations: 1000

compliance:
    tests:
        demo:
        iso_7_1_1:
        iso_7_1_2:
        iso_7_1_3:
        iso_7_1_4:
        iso_7_1_5:
        iso_7_1_6:
        iso_7_1_7:
        iso_7_1_8:
        iso_7_1_9:
        iso_7_1_10:
        iso_7_1_11:
        iso_7_1_12:

        iso_7_2_1:
        iso_7_2_2:
        iso_7_2_3:
#        iso_7_2_4:
#            timeout: 200 ms
        iso_7_2_5:
        iso_7_2_6:
        iso_7_2_7:
        iso_7_2_8:
        iso_7_2_9:
        iso_7_2_10:
        iso_7_2_11:

        iso_7_3_1:
        iso_7_3_2:
        iso_7_3_3:
        iso_7_3_4:

        iso_7_4_1:
        iso_7_4_2:
        iso_7_4_3:
        iso_7_4_4:
        iso_7_4_5:
        iso_7_4_6:
        iso_7_4_7:

        iso_7_5_1:
        iso_7_5_2:
        iso_7_5_3:
        iso_7_5_4:
        iso_7_5_5:
        iso_7_5_6:
        iso_7_5_7:

        iso_7_6_1:
        iso_7_6_2:
        iso_7_6_3:
        iso_7_6_4:
        iso_7_6_5:
        iso_7_6_6:
        iso_7_6_7:
        iso_7_6_8:
        iso_7_6_9:
        iso_7_6_10:
        iso_7_6_11:
        iso_7_6_12:
        iso_7_6_13:
        iso_7_6_14:
        iso_7_6_15:
        iso_7_6_16:
        iso_7_6_17:
        iso_7_6_18:
        iso_7_6_19:
        iso_7_6_20:
        iso_7_6_21:
        iso_7_6_22:
        iso_7_6_23:

        iso_7_7_1:
        iso_7_7_2:
        iso_7_7_3:
        iso_7_7_4:
        iso_7_7_5:
        iso_7_7_6:
        iso_7_7_7:
        iso_7_7_8:
        iso_7_7_9_1:
        iso_7_7_9_2:
        iso_7_7_10:
        iso_7_7_11:
            # In this test, BRP must be equal to or higher than 2! This is due to
            # input delay of CTU CAN FD.
            brp: 2
        iso_7_8_1_1:
        iso_7_8_1_2:
        iso_7_8_1_3:
        iso_7_8_2_1:
        iso_7_8_2_2:
            # In this test, BRP must be equal to or higher than 3. This is due
            # to Hard synchronization in EDL (it is pipelined), therefore it
            # reacts only two cycles after sample point. This might be a problem!
            brp: 3
        iso_7_8_3_1:
            # In this test, BRP must be equal to BRP_FD! It is necessary since
            # huge time quanta difference will cause mismatch during first
            # resynchronisation (in ESI bit) during Data bit phase!
            brp: 1
            brp_fd: 1
        iso_7_8_3_2:
        iso_7_8_3_3:
        iso_7_8_4_1:
            # In this test, BRP must be equal to BRP_FD! It is necessary since
            # huge time quanta difference will cause mismatch during first
            # resynchronisation (in ESI bit) during Data bit phase!
            brp: 2
            brp_fd: 2
        iso_7_8_4_2:
        iso_7_8_4_3:
        iso_7_8_5_1:
        iso_7_8_5_2:
        iso_7_8_5_3:
        iso_7_8_6_1:
            # SJW is decremented so that more than 1 elementary test is ran
            sjw_fd: 2
        iso_7_8_6_2:
            # SJW is decremented so that more than 1 elementary test is ran
            sjw_fd: 2
        iso_7_8_6_3:
        iso_7_8_7_1:
        iso_7_8_7_2:
        iso_7_8_7_3:
        iso_7_8_8_1:
        iso_7_8_8_2:
        iso_7_8_8_3:
        iso_7_8_9_1:
        iso_7_8_9_2:
        iso_7_8_9_3:

        iso_8_1_1:
        iso_8_1_2:
        iso_8_1_3:
        iso_8_1_4:
        iso_8_1_5:
        iso_8_1_6:
        iso_8_1_7:
        iso_8_1_8:

        iso_8_2_1:
        iso_8_2_2:
#        iso_8_2_3:
        iso_8_2_4:
        iso_8_2_5:
        iso_8_2_6:
        iso_8_2_7:
#        iso_8_2_8:
#            timeout: 200 ms

        iso_8_3_1:
        iso_8_3_2:
        iso_8_3_3:
        iso_8_3_4:

        iso_8_4_1:
        iso_8_4_2:
        iso_8_4_3:
        iso_8_4_4:
        iso_8_4_5:

        iso_8_5_1:
        iso_8_5_2:
        iso_8_5_3:
        iso_8_5_4:
        iso_8_5_5:
        iso_8_5_6:
        iso_8_5_7:
        iso_8_5_8:
        iso_8_5_9:
        iso_8_5_10:
        iso_8_5_11:
        iso_8_5_12:
        iso_8_5_13:
        iso_8_5_14:
        iso_8_5_15:

        iso_8_6_1:
        iso_8_6_2:
        iso_8_6_3:
        iso_8_6_4:
        iso_8_6_5:
        iso_8_6_6:
        iso_8_6_7:
        iso_8_6_8:
        iso_8_6_9:
        iso_8_6_10:
        iso_8_6_11:
        iso_8_6_12:
        iso_8_6_13:
        iso_8_6_14:
        iso_8_6_15:
        iso_8_6_16:
        iso_8_6_17:
        iso_8_6_18:
        iso_8_6_19:
        iso_8_6_20:
        iso_8_6_21:

        iso_8_7_1:
            brp: 2
        iso_8_7_2:
            brp: 3
        iso_8_7_3:
        iso_8_7_4:
            brp: 3
        iso_8_7_5:
            brp: 3
        iso_8_7_6:
            brp: 3
        iso_8_7_7:
        iso_8_7_8:
        iso_8_7_9:
            brp: 3

        iso_8_8_1_1:
        iso_8_8_1_2:
            brp: 3
        iso_8_8_1_3:
            brp_fd: 3
        iso_8_8_1_4:
            brp_fd: 3
        
        # In following tests we lengthen SOF by up to 2 data bit times. Thus TSEG1(N)
        # must be longer than 2 data bit times. If not, we loose arbitration right
        # away and test fails! This is not DUT problem, nor issue of model/test
        # implementation! It is constrain imposed by principle of test operation! 
        iso_8_8_2_1:
            prop: 11
            ph_1: 11
        iso_8_8_2_2:
            prop: 11
            ph_1: 11
        iso_8_8_2_3:
            brp_fd: 3
            brp: 2
            prop: 16
            ph_1: 16
        iso_8_8_2_4:
            brp_fd: 3
            brp: 2
            prop: 16
            ph_1: 16

        iso_8_8_3_1:
            brp_fd: 3
        iso_8_8_3_2:
            brp_fd: 3
        iso_8_8_4_1:
            brp_fd: 3
        iso_8_8_4_2:
            brp_fd: 3
        iso_8_8_5_1:
        iso_8_8_5_2:

        iso_9_6_1:
        iso_9_6_2:
