// Copyright 2020-2021 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#pragma once

#include <soc/soc.h>
#include "hal_port.h"
#include "flash_hw.h"
#include <driver/hal/hal_flash_types.h>

#ifdef __cplusplus
extern "C" {
#endif

#define FLASH_LL_REG_BASE(_flash_unit_id)    (SOC_FLASH_REG_BASE)

void flash_waiting_cb(void);

static inline void flash_ll_soft_reset(flash_hw_t *hw)
{
	hw->global_ctrl.soft_reset = 1;
}

static inline void flash_ll_init(flash_hw_t *hw)
{
	flash_ll_soft_reset(hw);
	hw->REG_0x1E.pp_cnt = 0x20;
	hw->REG_0x1E.qfr_cmd_lo = 0xB;
	hw->REG_0x1F.qfr_cmd_hi = 0xE;
	hw->REG_0x1F.cont_mode = 0x1;
}

static inline bool flash_ll_is_busy(flash_hw_t *hw)
{
	return hw->op_ctrl.busy_sw;
}

static inline void flash_ll_wait_op_done(flash_hw_t *hw)
{
	while (flash_ll_is_busy(hw));
}

/* Busy-wait used by erase/write; invokes business wait callbacks. */
static inline void flash_ll_wait_op_done_cb(flash_hw_t *hw)
{
	while (flash_ll_is_busy(hw)) {
		flash_waiting_cb();
	}
}

static inline uint32_t flash_ll_read_flash_id(flash_hw_t *hw)
{
	return hw->rd_flash_id;
}

static inline void flash_ll_set_op_cmd(flash_hw_t *hw, flash_op_cmd_t cmd)
{
	hw->op_cmd.op_type_sw = cmd;
	hw->op_ctrl.op_sw = 1;
	//hw->op_ctrl.wp_value = 1;    //only pull up wp pin when write status reg
}

static inline uint32_t flash_ll_get_id(flash_hw_t *hw)
{
	flash_ll_wait_op_done(hw);
	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_RDID);
	flash_ll_wait_op_done(hw);
	return flash_ll_read_flash_id(hw)>> 0x8;
}

static inline uint32_t flash_ll_get_mid(flash_hw_t *hw)
{
	flash_ll_wait_op_done(hw);
	hw->op_cmd.op_type_sw = FLASH_OP_CMD_RDID;
	hw->op_ctrl.op_sw = 1;
	flash_ll_wait_op_done(hw);
	return flash_ll_read_flash_id(hw);
}

static inline void flash_ll_init_wrsr_cmd(flash_hw_t *hw, uint8_t wrsr_cmd)
{
	hw->cmd_cfg.wrsr_cmd_reg = wrsr_cmd;
	hw->cmd_cfg.wrsr_cmd_sel = 1;
	flash_ll_wait_op_done(hw);
}

static inline void flash_ll_init_rdsr_cmd(flash_hw_t *hw, uint8_t rdsr_cmd)
{
	hw->cmd_cfg.rdsr_cmd_reg = rdsr_cmd;
	hw->cmd_cfg.rdsr_cmd_sel = 1;
	flash_ll_wait_op_done(hw);
}

static inline void flash_ll_deinit_wrsr_cmd(flash_hw_t *hw)
{
	hw->cmd_cfg.wrsr_cmd_reg = 0x1;
	hw->cmd_cfg.wrsr_cmd_sel = 0;
	flash_ll_wait_op_done(hw);
}

static inline void flash_ll_deinit_rdsr_cmd(flash_hw_t *hw)
{
	hw->cmd_cfg.rdsr_cmd_reg = 0x5;
	hw->cmd_cfg.rdsr_cmd_sel = 0;
	flash_ll_wait_op_done(hw);
}


static inline void flash_ll_set_volatile_status_write(flash_hw_t *hw)
{
	flash_ll_wait_op_done(hw);
	hw->REG_0x1C.wren_cmd = 0x50;
}

static inline void flash_ll_clear_volatile_status_write(flash_hw_t *hw)
{
	flash_ll_wait_op_done(hw);
	hw->REG_0x1C.wren_cmd = 0x6;
	flash_ll_wait_op_done(hw);
}

static inline void flash_ll_write_status_reg_common(flash_hw_t *hw, uint8_t sr_width, uint32_t sr_data)
{
	uint32_t v = sr_data;

	/* NOR SR: SRP0 = byte1 bit7; SRP1 = byte2 S8 (bit8 of 16b SR).
	 * Force SRP0=1/SRP1=0 so WP# pin gates status-register writes. */
	v |= (1u << FLASH_STATUS_REG_SRP0_BIT);
	v &= ~(1u << FLASH_STATUS_REG_SRP1_BIT);

	flash_ll_wait_op_done(hw);
	hw->cmd_cfg.v = 0;
	hw->config.wrsr_data = v;
	hw->op_ctrl.wp_value = 1;

	/* Split write for max compatibility: 01H writes S0-7, 31H writes S8-15,
	 * 11H writes S16-23 - one byte per command. This mirrors the read side
	 * (RDSR/RDSR2/0x15) which is already per-register, and avoids the combined
	 * 01H+2byte (WRSR2) form that some parts do not accept. wp_value stays 1
	 * across all writes; the volatile 0x50 prefix (when set) is re-issued by
	 * the controller before each op_sw WRSR. */
	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_WRSR);              /* 01H + S0-7 */

	if (sr_width >= 2) {
		flash_ll_wait_op_done(hw);
		hw->config.wrsr_data = (v >> LEN_WRSR_S0_S7);       /* S8-15 */
		flash_ll_init_wrsr_cmd(hw, CMD_WRSR_S8_S15);        /* 0x31 */
		flash_ll_set_op_cmd(hw, FLASH_OP_CMD_WRSR);

		if (sr_width >= 3) {
			flash_ll_wait_op_done(hw);
			hw->config.wrsr_data = (v >> LEN_WRSR_S8_S15);  /* S16-23 */
			flash_ll_init_wrsr_cmd(hw, CMD_WRSR_S16_S24);   /* 0x11 */
			flash_ll_set_op_cmd(hw, FLASH_OP_CMD_WRSR);
		}

		flash_ll_wait_op_done(hw);
		hw->cmd_cfg.v = 0;   /* restore wrsr_cmd_sel back to default 01H */
	}

	flash_ll_wait_op_done(hw);
	hw->op_ctrl.wp_value = 0;
}

/* Volatile status-register write: bracket the WRSR with the 0x50 volatile-enable
 * prefix so runtime protect toggling does not wear the flash. */
static inline void flash_ll_write_status_reg(flash_hw_t *hw, uint8_t sr_width, uint32_t sr_data)
{
	flash_ll_set_volatile_status_write(hw);
	flash_ll_write_status_reg_common(hw, sr_width, sr_data);
	flash_ll_clear_volatile_status_write(hw);
}

/* Non-volatile status-register write: no 0x50 prefix, so the controller issues
 * the standard WREN (0x06) before WRSR and the value persists across reboot.
 * Used for one-time protection setup and QE at init. */
static inline void flash_ll_write_status_reg_nvol(flash_hw_t *hw, uint8_t sr_width, uint32_t sr_data)
{
	flash_ll_write_status_reg_common(hw, sr_width, sr_data);
}

static inline void flash_ll_set_qe(flash_hw_t *hw, uint8_t qe_bit, uint8_t qe_bit_post)
{
	hw->config.v |= qe_bit << qe_bit_post;
}

static inline uint32_t flash_ll_read_status_reg(flash_hw_t *hw, uint8_t sr_width)
{
	uint32_t state_reg_data = 0;

	hw->cmd_cfg.v = 0;
	flash_ll_wait_op_done(hw);
	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_RDSR);
	flash_ll_wait_op_done(hw);
	state_reg_data = hw->state.status_reg;

	if (sr_width ==1) return state_reg_data;

	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_RDSR2);
	flash_ll_wait_op_done(hw);
	state_reg_data |= hw->state.status_reg << 8;

	if (sr_width ==2) return state_reg_data;

	hw->cmd_cfg.rdsr_cmd_sel = 1;
	hw->cmd_cfg.rdsr_cmd_reg = 0x15;
	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_RDSR);
	flash_ll_wait_op_done(hw);
	state_reg_data |= hw->state.status_reg << 16;
	hw->cmd_cfg.v = 0;

	return state_reg_data;
}

/*dev_version*/
static inline uint32_t flash_ll_get_dev_version(flash_hw_t *hw)
{
	return hw->dev_version;
}

static inline uint32_t flash_ll_get_crc_err_num(flash_hw_t *hw)
{
	return (uint32_t)hw->state.crc_err_num;
}

static inline void flash_ll_enable_cpu_data_wr(flash_hw_t *hw)
{
	hw->config.cpu_data_wr_en = 1;
}

static inline void flash_ll_disable_cpu_data_wr(flash_hw_t *hw)
{
	hw->config.cpu_data_wr_en = 0;
}

static inline void flash_ll_clear_qwfr(flash_hw_t *hw)
{
	hw->config.mode_sel = 0;
	hw->op_cmd.addr_sw_reg = 0;
	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_CRMR);
	flash_ll_wait_op_done(hw);
}

static inline void flash_ll_set_mode(flash_hw_t *hw, uint8_t mode_sel)
{
	hw->config.mode_sel = mode_sel;
}

static inline void flash_ll_set_dual_mode(flash_hw_t *hw)
{
	hw->config.mode_sel = FLASH_MODE_DUAL;
}

static inline void flash_ll_set_quad_m_value(flash_hw_t *hw, uint32_t m_value)
{
	hw->state.m_value = m_value;
}

static inline uint32_t flash_ll_read_data_sw_flash_sel(flash_hw_t *hw)
{
	return hw->state.byte_sel_rd;
}

static inline void flash_ll_erase_block(flash_hw_t *hw, uint32_t erase_addr, int type)
{
	flash_ll_wait_op_done_cb(hw);
	hw->op_cmd.addr_sw_reg = erase_addr;
	hw->op_cmd.op_type_sw = type;
	hw->op_ctrl.op_sw = 1;
	flash_ll_wait_op_done_cb(hw);
}

static inline void flash_ll_set_op_cmd_read(flash_hw_t *hw, uint32_t read_addr)
{
	hw->op_cmd.addr_sw_reg = read_addr;
	hw->op_cmd.op_type_sw = FLASH_OP_CMD_READ;
	hw->op_ctrl.op_sw = 1;
	flash_ll_wait_op_done(hw);
}

static inline uint32_t flash_ll_read_data(flash_hw_t *hw)
{
	return hw->data_flash_sw;
}

static inline void flash_ll_set_op_cmd_write(flash_hw_t *hw, uint32_t write_addr)
{
	hw->op_cmd.addr_sw_reg = write_addr;
	hw->op_cmd.op_type_sw = FLASH_OP_CMD_PP;
	hw->op_ctrl.op_sw = 1;
	flash_ll_wait_op_done_cb(hw);
}

static inline void flash_ll_write_data(flash_hw_t *hw, uint32_t data)
{
	hw->data_sw_flash = data;
}

static inline void flash_ll_set_clk(flash_hw_t *hw, uint8_t clk_cfg)
{
	hw->config.clk_cfg = clk_cfg;

#if CONFIG_JTAG
	hw->config.crc_en = 0;
#endif
}

static inline void flash_ll_set_default_clk(flash_hw_t *hw)
{
	flash_ll_set_clk(hw, 0x5);
}

static inline void flash_ll_set_clk_dpll(flash_hw_t *hw)
{
	hw->config.clk_cfg = 5;
}

static inline void flash_ll_set_clk_dco(flash_hw_t *hw, bool ate_enabled)
{
	if (ate_enabled) {
		hw->config.clk_cfg = 0xB;
	} else {
		hw->config.clk_cfg = 0x9;
	}
}

static inline void flash_ll_write_enable(flash_hw_t *hw)
{
	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_WREN);
	flash_ll_wait_op_done(hw);
}

static inline void flash_ll_write_disable(flash_hw_t *hw)
{
	flash_ll_set_op_cmd(hw, FLASH_OP_CMD_WRDI);
	flash_ll_wait_op_done(hw);
}

static inline uint32_t flash_ll_read_offset_enable(flash_hw_t *hw)
{
	return hw->flash_ctrl.flash_offset_enable & 0x1;
}

static inline void flash_ll_offset_enable(flash_hw_t *hw)
{
	hw->flash_ctrl.flash_offset_enable = 0x1;
}

static inline void flash_ll_offset_disable(flash_hw_t *hw)
{
	hw->flash_ctrl.flash_offset_enable = 0x0;
}

static inline uint32_t flash_ll_get_offset_addr_begin(flash_hw_t *hw)
{
	return hw->offset_addr_begin;
}

static inline void flash_ll_set_offset_addr_begin(flash_hw_t *hw, uint32_t offset_addr_begin)
{
	hw->offset_addr_begin = offset_addr_begin;
}

static inline uint32_t flash_ll_get_offset_addr_end(flash_hw_t *hw)
{
	return hw->offset_addr_end;
}

static inline void flash_ll_set_offset_addr_end(flash_hw_t *hw, uint32_t offset_addr_end)
{
	hw->offset_addr_end = offset_addr_end;
}

static inline uint32_t flash_ll_get_addr_offset(flash_hw_t *hw)
{
	return hw->flash_addr_offset;
}

static inline void flash_ll_set_addr_offset(flash_hw_t *hw, uint32_t addr_offset)
{
	hw->flash_addr_offset = addr_offset;
}

#ifdef __cplusplus
}
#endif


