{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695941594823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695941594824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 18:53:14 2023 " "Processing started: Thu Sep 28 18:53:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695941594824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941594824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941594824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695941595177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695941595177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/ECE473/lab4/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "registerfile.v" "" { Text "C:/ECE473/lab4/registerfile.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc5data.v 1 1 " "Found 1 design units, including 1 entities, in source file risc5data.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc5data " "Found entity 1: risc5data" {  } { { "risc5data.v" "" { Text "C:/ECE473/lab4/risc5data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvinst.v 1 1 " "Found 1 design units, including 1 entities, in source file riscvinst.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscvinst " "Found entity 1: riscvinst" {  } { { "riscvinst.v" "" { Text "C:/ECE473/lab4/riscvinst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc5datas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc5datas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc5datas-SYN " "Found design unit 1: risc5datas-SYN" {  } { { "risc5datas.vhd" "" { Text "C:/ECE473/lab4/risc5datas.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601925 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc5datas " "Found entity 1: risc5datas" {  } { { "risc5datas.vhd" "" { Text "C:/ECE473/lab4/risc5datas.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv5insts.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv5insts.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv5insts " "Found entity 1: riscv5insts" {  } { { "riscv5insts.v" "" { Text "C:/ECE473/lab4/riscv5insts.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc5datafinal.v 1 1 " "Found 1 design units, including 1 entities, in source file risc5datafinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc5datafinal " "Found entity 1: risc5datafinal" {  } { { "risc5datafinal.v" "" { Text "C:/ECE473/lab4/risc5datafinal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc5instfinal.v 1 1 " "Found 1 design units, including 1 entities, in source file risc5instfinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc5instfinal " "Found entity 1: risc5instfinal" {  } { { "risc5instfinal.v" "" { Text "C:/ECE473/lab4/risc5instfinal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695941601929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941601929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695941601977 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "address_b\[4..0\] risc5datafinal inst23 \"mem_sw\[5..0\]\" (ID VGA_BLOCK:inst) " "Width mismatch in port \"address_b\[4..0\]\" of instance \"inst23\" and type risc5datafinal -- source is \"\"mem_sw\[5..0\]\" (ID VGA_BLOCK:inst)\"" {  } { { "top.bdf" "" { Schematic "C:/ECE473/lab4/top.bdf" { { 392 584 624 392 "" "" } { 392 624 624 456 "" "" } { 456 624 1144 456 "" "" } { 576 1144 1224 576 "" "" } { 456 1144 1144 576 "" "" } { 232 328 584 680 "inst" "" } { 464 1224 1480 664 "inst23" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695941601981 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "address_b\[4..0\] risc5instfinal inst24 \"ins_sw\[5..0\]\" (ID VGA_BLOCK:inst) " "Width mismatch in port \"address_b\[4..0\]\" of instance \"inst24\" and type risc5instfinal -- source is \"\"ins_sw\[5..0\]\" (ID VGA_BLOCK:inst)\"" {  } { { "top.bdf" "" { Schematic "C:/ECE473/lab4/top.bdf" { { 376 584 608 376 "" "" } { 376 608 608 584 "" "" } { 584 608 760 584 "" "" } { 232 328 584 680 "inst" "" } { 472 760 1016 672 "inst24" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695941601981 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695941601981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695941602079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 28 18:53:22 2023 " "Processing ended: Thu Sep 28 18:53:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695941602079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695941602079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695941602079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941602079 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695941602643 ""}
