// Seed: 3165902957
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    output supply0 id_7,
    output uwire id_8,
    output supply0 id_9,
    output tri id_10,
    input tri id_11,
    output wor id_12,
    input uwire id_13
);
  assign id_10 = -1;
  logic id_15;
endmodule
module module_1 #(
    parameter id_5 = 32'd72
) (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri1 _id_5,
    output tri0 id_6,
    input wand id_7,
    input wand id_8,
    output tri0 id_9,
    output wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input uwire id_13
);
  logic [7:0] id_15, id_16;
  assign id_15 = - -1;
  assign id_16[id_5] = 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_3,
      id_9,
      id_3,
      id_7,
      id_6,
      id_10,
      id_9,
      id_9,
      id_7,
      id_10,
      id_12
  );
  assign modCall_1.id_11 = 0;
  assign id_10 = 1;
endmodule
