[12/27 19:51:07      0s] 
[12/27 19:51:07      0s] Cadence Innovus(TM) Implementation System.
[12/27 19:51:07      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/27 19:51:07      0s] 
[12/27 19:51:07      0s] Version:	v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
[12/27 19:51:07      0s] Options:	
[12/27 19:51:07      0s] Date:		Sat Dec 27 19:51:07 2025
[12/27 19:51:07      0s] Host:		cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
[12/27 19:51:07      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/27 19:51:07      0s] 
[12/27 19:51:07      0s] License:
[12/27 19:51:27      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[12/27 19:51:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/27 19:51:37      8s] @(#)CDS: Innovus v19.13-s080_1 (64bit) 01/24/2020 18:10 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/27 19:51:37      8s] @(#)CDS: NanoRoute 19.13-s080_1 NR200109-1001/19_13-UB (database version 18.20, 500.7.1) {superthreading v1.52}
[12/27 19:51:37      8s] @(#)CDS: AAE 19.13-s032 (64bit) 01/24/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/27 19:51:37      8s] @(#)CDS: CTE 19.13-s027_1 () Jan  7 2020 13:13:42 ( )
[12/27 19:51:37      8s] @(#)CDS: SYNTECH 19.13-s013_1 () Dec 11 2019 02:45:06 ( )
[12/27 19:51:37      8s] @(#)CDS: CPE v19.13-s058
[12/27 19:51:37      8s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/27 19:51:37      8s] @(#)CDS: OA 22.60-p024 Thu Sep  5 03:05:12 2019
[12/27 19:51:37      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[12/27 19:51:37      8s] @(#)CDS: RCDB 11.14.18
[12/27 19:51:37      8s] @(#)CDS: STYLUS 19.10-s014_1 (12/03/2019 07:53 PST)
[12/27 19:51:37      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg.

[12/27 19:51:37      8s] Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.
[12/27 19:51:38      9s] 
[12/27 19:51:38      9s] **INFO:  MMMC transition support version v31-84 
[12/27 19:51:38      9s] 
[12/27 19:51:38      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/27 19:51:38      9s] <CMD> suppressMessage ENCEXT-2799
[12/27 19:51:39      9s] <CMD> getVersion
[12/27 19:51:39      9s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/27 19:51:39      9s] [INFO] Loading Pegasus 23.14 fill procedures
[12/27 19:51:39      9s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/27 19:51:39      9s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/27 19:51:39      9s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/27 19:51:39      9s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/27 19:51:39      9s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/27 19:51:39      9s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/27 19:51:39      9s] <CMD> win
[12/27 19:52:21     11s] <CMD> set init_verilog /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v
[12/27 19:52:21     11s] <CMD> set init_design_settop 1
[12/27 19:52:21     11s] <CMD> set init_top_cell half_adder
[12/27 19:52:21     11s] <CMD> set init_lef_file {/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.tlef /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lef}
[12/27 19:52:21     11s] <CMD> set init_mmmc_file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
[12/27 19:52:21     11s] <CMD> set init_pwr_net VDD
[12/27 19:52:21     11s] <CMD> set init_gnd_net VSS
[12/27 19:52:21     11s] <CMD> setGenerateViaMode -auto true
[12/27 19:52:21     11s] <CMD> init_design
[12/27 19:52:21     11s] #% Begin Load MMMC data ... (date=12/27 19:52:21, mem=501.4M)
[12/27 19:52:21     11s] #% End Load MMMC data ... (date=12/27 19:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=501.5M, current mem=501.5M)
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.tlef ...
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lef ...
[12/27 19:52:21     11s] Set DBUPerIGU to M2 pitch 3000.
[12/27 19:52:21     11s] **WARN: (IMPLF-90):	No DATABASE MICRONS statement has been specified, default 100 is used.
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] viaInitial starts at Sat Dec 27 19:52:21 2025
viaInitial ends at Sat Dec 27 19:52:21 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/27 19:52:21     11s] Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
[12/27 19:52:21     11s] Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lib' ...
[12/27 19:52:21     11s] Read 16 cells in library 'OTFT_stdlib' 
[12/27 19:52:21     11s] Ending "PreSetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=539.4M, current mem=513.1M)
[12/27 19:52:21     11s] *** End library_loading (cpu=0.00min, real=0.00min, mem=17.0M, fe_cpu=0.19min, fe_real=1.23min, fe_mem=816.0M) ***
[12/27 19:52:21     11s] #% Begin Load netlist data ... (date=12/27 19:52:21, mem=513.1M)
[12/27 19:52:21     11s] *** Begin netlist parsing (mem=816.0M) ***
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
[12/27 19:52:21     11s] Type 'man IMPVL-159' for more detail.
[12/27 19:52:21     11s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/27 19:52:21     11s] To increase the message display limit, refer to the product command reference manual.
[12/27 19:52:21     11s] Created 16 new cells from 1 timing libraries.
[12/27 19:52:21     11s] Reading netlist ...
[12/27 19:52:21     11s] Backslashed names will retain backslash and a trailing blank character.
[12/27 19:52:21     11s] Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] *** Memory Usage v#1 (Current mem = 815.953M, initial mem = 275.539M) ***
[12/27 19:52:21     11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=816.0M) ***
[12/27 19:52:21     11s] #% End Load netlist data ... (date=12/27 19:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=515.9M, current mem=515.9M)
[12/27 19:52:21     11s] Set top cell to half_adder.
[12/27 19:52:21     11s] Hooked 16 DB cells to tlib cells.
[12/27 19:52:21     11s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=519.3M, current mem=519.3M)
[12/27 19:52:21     11s] Starting recursive module instantiation check.
[12/27 19:52:21     11s] No recursion found.
[12/27 19:52:21     11s] Building hierarchical netlist for Cell half_adder ...
[12/27 19:52:21     11s] *** Netlist is unique.
[12/27 19:52:21     11s] Set DBUPerIGU to techSite CoreSite width 1000.
[12/27 19:52:21     11s] Setting Std. cell height to 90000 DBU (smallest netlist inst).
[12/27 19:52:21     11s] ** info: there are 27 modules.
[12/27 19:52:21     11s] ** info: there are 8 stdCell insts.
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] *** Memory Usage v#1 (Current mem = 857.379M, initial mem = 275.539M) ***
[12/27 19:52:21     11s] Set Default Net Delay as 1000 ps.
[12/27 19:52:21     11s] Set Default Net Load as 0.5 pF. 
[12/27 19:52:21     11s] Set Default Input Pin Transition as 0.1 ps.
[12/27 19:52:21     11s] Extraction setup Started 
[12/27 19:52:21     11s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/27 19:52:21     11s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/27 19:52:21     11s] Type 'man IMPEXT-2773' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/27 19:52:21     11s] Type 'man IMPEXT-2773' for more detail.
[12/27 19:52:21     11s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 19:52:21     11s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 19:52:21     11s] Summary of Active RC-Corners : 
[12/27 19:52:21     11s]  
[12/27 19:52:21     11s]  Analysis View: func_typical
[12/27 19:52:21     11s]     RC-Corner Name        : typical
[12/27 19:52:21     11s]     RC-Corner Index       : 0
[12/27 19:52:21     11s]     RC-Corner Temperature : 25 Celsius
[12/27 19:52:21     11s]     RC-Corner Cap Table   : ''
[12/27 19:52:21     11s]     RC-Corner PreRoute Res Factor         : 1
[12/27 19:52:21     11s]     RC-Corner PreRoute Cap Factor         : 1
[12/27 19:52:21     11s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/27 19:52:21     11s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/27 19:52:21     11s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/27 19:52:21     11s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/27 19:52:21     11s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/27 19:52:21     11s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/27 19:52:21     11s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/27 19:52:21     11s] LayerId::1 widthSet size::1
[12/27 19:52:21     11s] LayerId::2 widthSet size::1
[12/27 19:52:21     11s] Updating RC grid for preRoute extraction ...
[12/27 19:52:21     11s] Initializing multi-corner resistance tables ...
[12/27 19:52:21     11s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:52:21     11s] *Info: initialize multi-corner CTS.
[12/27 19:52:21     11s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=695.5M, current mem=534.6M)
[12/27 19:52:21     11s] Reading timing constraints file './netlist/half_adder.sdc' ...
[12/27 19:52:21     11s] Current (total cpu=0:00:11.8, real=0:01:14, peak res=700.8M, current mem=700.8M)
[12/27 19:52:21     11s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
[12/27 19:52:21     11s] WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=718.5M, current mem=718.5M)
[12/27 19:52:21     11s] Current (total cpu=0:00:11.8, real=0:01:14, peak res=718.5M, current mem=718.5M)
[12/27 19:52:21     11s] Creating Cell Server ...(0, 1, 1, 1)
[12/27 19:52:21     11s] Summary for sequential cells identification: 
[12/27 19:52:21     11s]   Identified SBFF number: 1
[12/27 19:52:21     11s]   Identified MBFF number: 0
[12/27 19:52:21     11s]   Identified SB Latch number: 0
[12/27 19:52:21     11s]   Identified MB Latch number: 0
[12/27 19:52:21     11s]   Not identified SBFF number: 0
[12/27 19:52:21     11s]   Not identified MBFF number: 0
[12/27 19:52:21     11s]   Not identified SB Latch number: 0
[12/27 19:52:21     11s]   Not identified MB Latch number: 0
[12/27 19:52:21     11s]   Number of sequential cells which are not FFs: 0
[12/27 19:52:21     11s] Total number of combinational cells: 15
[12/27 19:52:21     11s] Total number of sequential cells: 1
[12/27 19:52:21     11s] Total number of tristate cells: 0
[12/27 19:52:21     11s] Total number of level shifter cells: 0
[12/27 19:52:21     11s] Total number of power gating cells: 0
[12/27 19:52:21     11s] Total number of isolation cells: 0
[12/27 19:52:21     11s] Total number of power switch cells: 0
[12/27 19:52:21     11s] Total number of pulse generator cells: 0
[12/27 19:52:21     11s] Total number of always on buffers: 0
[12/27 19:52:21     11s] Total number of retention cells: 0
[12/27 19:52:21     11s] List of usable buffers: BUFD2 BUFD4 BUFD8
[12/27 19:52:21     11s] Total number of usable buffers: 3
[12/27 19:52:21     11s] List of unusable buffers:
[12/27 19:52:21     11s] Total number of unusable buffers: 0
[12/27 19:52:21     11s] List of usable inverters: INVD1 INVD2 INVD4 INVD8
[12/27 19:52:21     11s] Total number of usable inverters: 4
[12/27 19:52:21     11s] List of unusable inverters:
[12/27 19:52:21     11s] Total number of unusable inverters: 0
[12/27 19:52:21     11s] List of identified usable delay cells:
[12/27 19:52:21     11s] Total number of identified usable delay cells: 0
[12/27 19:52:21     11s] List of identified unusable delay cells:
[12/27 19:52:21     11s] Total number of identified unusable delay cells: 0
[12/27 19:52:21     11s] Creating Cell Server, finished. 
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/27 19:52:21     11s] Deleting Cell Server ...
[12/27 19:52:21     11s] #% Begin Load MMMC data ... (date=12/27 19:52:21, mem=739.6M)
[12/27 19:52:21     11s] #% End Load MMMC data ... (date=12/27 19:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=739.6M, current mem=739.6M)
[12/27 19:52:21     11s] Start generating vias ...
[12/27 19:52:21     11s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[12/27 19:52:21     11s] Type 'man IMPRM-143' for more detail.
[12/27 19:52:21     11s] Generating vias for default rule ...
[12/27 19:52:21     11s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[12/27 19:52:21     11s] Type 'man IMPRM-143' for more detail.
[12/27 19:52:21     11s] Total 5 vias inserted to default rule.
[12/27 19:52:21     11s] Via generation for default rule completed.
[12/27 19:52:21     11s] Found no NONDEFAULTRULE.
[12/27 19:52:21     11s] Via generation completed successfully.
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] *** Summary of all messages that are not suppressed in this session:
[12/27 19:52:21     11s] Severity  ID               Count  Summary                                  
[12/27 19:52:21     11s] WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
[12/27 19:52:21     11s] WARNING   IMPEXT-2766          2  The sheet resistance for layer %s is not...
[12/27 19:52:21     11s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[12/27 19:52:21     11s] WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
[12/27 19:52:21     11s] WARNING   IMPRM-143            2  %s is not defined on cut layer "%s" in t...
[12/27 19:52:21     11s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/27 19:52:21     11s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/27 19:52:21     11s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[12/27 19:52:21     11s] *** Message Summary: 43 warning(s), 0 error(s)
[12/27 19:52:21     11s] 
[12/27 19:52:21     11s] <CMD> setDesignMode -process 250
[12/27 19:52:21     11s] ##  Process: 250           (User Set)               
[12/27 19:52:21     11s] ##     Node: (not set)                           
[12/27 19:52:21     11s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/27 19:52:21     11s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/27 19:52:21     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/27 19:52:21     11s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/27 19:52:21     11s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/27 19:52:21     11s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/27 19:52:21     11s] <CMD> setPlaceMode -place_detail_legalization_inst_gap 2
[12/27 19:52:21     11s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -override -verbose
[12/27 19:52:21     11s] 8 new pwr-pin connections were made to global net 'VDD'.
[12/27 19:52:21     11s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -override -verbose
[12/27 19:52:21     11s] 8 new gnd-pin connections were made to global net 'VSS'.
[12/27 19:52:21     11s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[12/27 19:52:21     11s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[12/27 19:52:21     11s] <CMD> floorPlan -site CoreSite -s 13500 8100 180 180 180 180
[12/27 19:52:21     11s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/27 19:52:21     11s] <CMD> setPinAssignMode -pinEditInBatch true
[12/27 19:52:21     11s] <CMD> editPin -pin in1 -assign {1350.0 8100.0} -layer M1 -snap USERGRID
[12/27 19:52:21     11s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 19:52:21     11s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.3M).
[12/27 19:52:21     11s] <CMD> editPin -pin in2 -assign {1912.5 8100.0} -layer M1 -snap USERGRID
[12/27 19:52:21     11s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 19:52:21     11s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.3M).
[12/27 19:52:21     11s] <CMD> editPin -pin sum -assign {3600.0 8100.0} -layer M1 -snap USERGRID
[12/27 19:52:21     11s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 19:52:21     11s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.3M).
[12/27 19:52:21     11s] <CMD> editPin -pin cout -assign {4725.0 8100.0} -layer M1 -snap USERGRID
[12/27 19:52:21     11s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 19:52:21     11s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.3M).
[12/27 19:52:21     11s] <CMD> editPin -pin reset -assign {0.0 1840.90909091} -layer M1 -snap USERGRID
[12/27 19:52:21     11s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 19:52:21     11s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.3M).
[12/27 19:52:21     11s] <CMD> editPin -pin CLK -assign {3262.5 0.0} -layer M1 -snap USERGRID
[12/27 19:52:21     11s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 19:52:21     11s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.3M).
[12/27 19:52:21     11s] <CMD> setPinAssignMode -pinEditInBatch false
[12/27 19:52:21     11s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc
[12/27 19:52:21     11s] #% Begin save design ... (date=12/27 19:52:21, mem=741.8M)
[12/27 19:52:21     11s] % Begin Save ccopt configuration ... (date=12/27 19:52:21, mem=744.8M)
[12/27 19:52:21     11s] % End Save ccopt configuration ... (date=12/27 19:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.5M, current mem=745.5M)
[12/27 19:52:21     11s] % Begin Save netlist data ... (date=12/27 19:52:21, mem=745.6M)
[12/27 19:52:21     11s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
[12/27 19:52:21     11s] % End Save netlist data ... (date=12/27 19:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.9M, current mem=745.9M)
[12/27 19:52:21     11s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
[12/27 19:52:22     11s] % Begin Save AAE data ... (date=12/27 19:52:21, mem=746.6M)
[12/27 19:52:22     11s] Saving AAE Data ...
[12/27 19:52:22     11s] % End Save AAE data ... (date=12/27 19:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.6M, current mem=746.6M)
[12/27 19:52:22     11s] % Begin Save clock tree data ... (date=12/27 19:52:22, mem=747.1M)
[12/27 19:52:22     11s] % End Save clock tree data ... (date=12/27 19:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.1M, current mem=747.1M)
[12/27 19:52:22     11s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
[12/27 19:52:22     11s] Saving mode setting ...
[12/27 19:52:22     11s] Saving global file ...
[12/27 19:52:22     11s] % Begin Save floorplan data ... (date=12/27 19:52:22, mem=747.8M)
[12/27 19:52:22     11s] Saving floorplan file ...
[12/27 19:52:22     11s] % End Save floorplan data ... (date=12/27 19:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.8M, current mem=747.8M)
[12/27 19:52:22     11s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
[12/27 19:52:22     11s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1074.3M) ***
[12/27 19:52:22     11s] Saving Drc markers ...
[12/27 19:52:22     11s] ... No Drc file written since there is no markers found.
[12/27 19:52:22     11s] % Begin Save placement data ... (date=12/27 19:52:22, mem=747.9M)
[12/27 19:52:22     11s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 19:52:22     11s] Save Adaptive View Pruing View Names to Binary file
[12/27 19:52:22     11s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1077.3M) ***
[12/27 19:52:22     11s] % End Save placement data ... (date=12/27 19:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=748.0M, current mem=748.0M)
[12/27 19:52:22     11s] % Begin Save routing data ... (date=12/27 19:52:22, mem=748.0M)
[12/27 19:52:22     11s] Saving route file ...
[12/27 19:52:22     11s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1078.3M) ***
[12/27 19:52:22     11s] % End Save routing data ... (date=12/27 19:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=753.2M, current mem=752.2M)
[12/27 19:52:22     12s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
[12/27 19:52:22     12s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1081.3M) ***
[12/27 19:52:22     12s] % Begin Save power constraints data ... (date=12/27 19:52:22, mem=752.8M)
[12/27 19:52:22     12s] % End Save power constraints data ... (date=12/27 19:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=752.9M, current mem=752.9M)
[12/27 19:52:23     12s] Generated self-contained design floorplan.enc.dat.tmp
[12/27 19:52:23     12s] #% End save design ... (date=12/27 19:52:23, total cpu=0:00:01.0, real=0:00:02.0, peak res=756.2M, current mem=756.2M)
[12/27 19:52:23     12s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M2 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog {
    padcore_ring
    block_ring
  } -skip_via_on_pin {
    standardcell
  } -skip_via_on_wire_shape {
    noshape
  }
[12/27 19:52:23     12s] addStripe will allow jog to connect padcore ring and block ring.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Stripes will stop at the boundary of the specified area.
[12/27 19:52:23     12s] When breaking rings, the power planner will consider the existence of blocks.
[12/27 19:52:23     12s] Stripes will not extend to closest target.
[12/27 19:52:23     12s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/27 19:52:23     12s] Stripes will not be created over regions without power planning wires.
[12/27 19:52:23     12s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/27 19:52:23     12s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/27 19:52:23     12s] Offset for stripe breaking is set to 0.
[12/27 19:52:23     12s] <CMD> addStripe -nets { VSS VDD  } -layer M1 -direction horizontal -width 30 -spacing 870 -set_to_set_distance 1800 -start_from bottom -start_offset -15 -switch_layer_over_obs false -max_same_layer_jog_length 3 -padcore_ring_top_layer_limit M2 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M2 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/27 19:52:23     12s] #% Begin addStripe (date=12/27 19:52:23, mem=756.3M)
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Initialize fgc environment(mem: 1105.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Starting stripe generation ...
[12/27 19:52:23     12s] Non-Default Mode Option Settings :
[12/27 19:52:23     12s]   NONE
[12/27 19:52:23     12s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 19:52:23     12s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 19:52:23     12s] Stripe generation is complete.
[12/27 19:52:23     12s] vias are now being generated.
[12/27 19:52:23     12s] addStripe created 9 wires.
[12/27 19:52:23     12s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] |  Layer |     Created    |     Deleted    |
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] |   M1   |        9       |       NA       |
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] #% End addStripe (date=12/27 19:52:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.7M, current mem=757.7M)
[12/27 19:52:23     12s] <CMD> addStripe -nets { VDD VSS } -layer M2 -direction vertical -width 60 -spacing 200 -set_to_set_distance 3000 -start_from left -start_offset 300 -switch_layer_over_obs false -max_same_layer_jog_length 3 -padcore_ring_top_layer_limit M2 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M2 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/27 19:52:23     12s] #% Begin addStripe (date=12/27 19:52:23, mem=757.7M)
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Initialize fgc environment(mem: 1105.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1105.6M)
[12/27 19:52:23     12s] Starting stripe generation ...
[12/27 19:52:23     12s] Non-Default Mode Option Settings :
[12/27 19:52:23     12s]   NONE
[12/27 19:52:23     12s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 19:52:23     12s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 19:52:23     12s] Stripe generation is complete.
[12/27 19:52:23     12s] vias are now being generated.
[12/27 19:52:23     12s] addStripe created 10 wires.
[12/27 19:52:23     12s] ViaGen created 45 vias, deleted 0 via to avoid violation.
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] |  Layer |     Created    |     Deleted    |
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] |  Via1  |       45       |        0       |
[12/27 19:52:23     12s] |   M2   |       10       |       NA       |
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] #% End addStripe (date=12/27 19:52:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=758.3M, current mem=758.3M)
[12/27 19:52:23     12s] <CMD> sroute -connect { corePin } -layerChangeRange { M1 M2 } -blockPinTarget { nearestTarget } -allowJogging false -crossoverViaLayerRange { M1 M2 }
[12/27 19:52:23     12s] #% Begin sroute (date=12/27 19:52:23, mem=758.3M)
[12/27 19:52:23     12s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/27 19:52:23     12s] *** Begin SPECIAL ROUTE on Sat Dec 27 19:52:23 2025 ***
[12/27 19:52:23     12s] SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
[12/27 19:52:23     12s] SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Begin option processing ...
[12/27 19:52:23     12s] srouteConnectPowerBump set to false
[12/27 19:52:23     12s] routeSpecial set to true
[12/27 19:52:23     12s] srouteBottomLayerLimit set to 1
[12/27 19:52:23     12s] srouteConnectBlockPin set to false
[12/27 19:52:23     12s] srouteConnectConverterPin set to false
[12/27 19:52:23     12s] srouteConnectPadPin set to false
[12/27 19:52:23     12s] srouteConnectStripe set to false
[12/27 19:52:23     12s] srouteCrossoverViaBottomLayer set to 1
[12/27 19:52:23     12s] srouteCrossoverViaTopLayer set to 2
[12/27 19:52:23     12s] srouteFollowCorePinEnd set to 3
[12/27 19:52:23     12s] srouteFollowPadPin set to false
[12/27 19:52:23     12s] sroutePadPinAllPorts set to true
[12/27 19:52:23     12s] sroutePreserveExistingRoutes set to true
[12/27 19:52:23     12s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 19:52:23     12s] srouteStopBlockPin set to "nearestTarget"
[12/27 19:52:23     12s] srouteStraightConnections set to "straightWithChanges"
[12/27 19:52:23     12s] srouteTopLayerLimit set to 2
[12/27 19:52:23     12s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2089.00 megs.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Reading DB technology information...
[12/27 19:52:23     12s] Finished reading DB technology information.
[12/27 19:52:23     12s] Reading floorplan and netlist information...
[12/27 19:52:23     12s] Finished reading floorplan and netlist information.
[12/27 19:52:23     12s] Read in 5 layers, 2 routing layers, 1 overlap layer
[12/27 19:52:23     12s] Read in 1 nondefault rule, 0 used
[12/27 19:52:23     12s] Read in 26 macros, 4 used
[12/27 19:52:23     12s] Read in 4 components
[12/27 19:52:23     12s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[12/27 19:52:23     12s] Read in 6 physical pins
[12/27 19:52:23     12s]   6 physical pins: 0 unplaced, 6 placed, 0 fixed
[12/27 19:52:23     12s] Read in 6 nets
[12/27 19:52:23     12s] Read in 2 special nets, 2 routed
[12/27 19:52:23     12s] Read in 14 terminals
[12/27 19:52:23     12s] Begin power routing ...
[12/27 19:52:23     12s] CPU time for FollowPin 0 seconds
[12/27 19:52:23     12s] CPU time for FollowPin 0 seconds
[12/27 19:52:23     12s]   Number of Core ports routed: 0  open: 2
[12/27 19:52:23     12s]   Number of Followpin connections: 1
[12/27 19:52:23     12s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2093.00 megs.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s]  Begin updating DB with routing results ...
[12/27 19:52:23     12s]  Updating DB with 6 io pins ...
[12/27 19:52:23     12s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/27 19:52:23     12s] Pin and blockage extraction finished
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] sroute created 1 wire.
[12/27 19:52:23     12s] ViaGen created 5 vias, deleted 0 via to avoid violation.
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] |  Layer |     Created    |     Deleted    |
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] |   M1   |        1       |       NA       |
[12/27 19:52:23     12s] |  Via1  |        5       |        0       |
[12/27 19:52:23     12s] +--------+----------------+----------------+
[12/27 19:52:23     12s] #% End sroute (date=12/27 19:52:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=768.4M, current mem=761.1M)
[12/27 19:52:23     12s] <CMD> createPGPin VDD -net VDD -geom M2 180 500 280 600
[12/27 19:52:23     12s] <CMD> createPGPin VSS -net VSS -geom M2 180 200 280 300
[12/27 19:52:23     12s] <CMD> verifyConnectivity -noAntenna -noSoftPGConnect -noUnroutedNet -net VDD
[12/27 19:52:23     12s] VERIFY_CONNECTIVITY use new engine.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] ******** Start: VERIFY CONNECTIVITY ********
[12/27 19:52:23     12s] Start Time: Sat Dec 27 19:52:23 2025
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Design Name: half_adder
[12/27 19:52:23     12s] Database Units: 100
[12/27 19:52:23     12s] Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
[12/27 19:52:23     12s] Error Limit = 1000; Warning Limit = 50
[12/27 19:52:23     12s] Check specified nets
[12/27 19:52:23     12s] *** Checking Net VDD
[12/27 19:52:23     12s] Net VDD: has an unconnected terminal, has special routes with opens.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Begin Summary 
[12/27 19:52:23     12s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/27 19:52:23     12s]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/27 19:52:23     12s]     2 total info(s) created.
[12/27 19:52:23     12s] End Summary
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] End Time: Sat Dec 27 19:52:23 2025
[12/27 19:52:23     12s] Time Elapsed: 0:00:00.0
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] ******** End: VERIFY CONNECTIVITY ********
[12/27 19:52:23     12s]   Verification Complete : 2 Viols.  0 Wrngs.
[12/27 19:52:23     12s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] <CMD> verifyConnectivity -noAntenna -noSoftPGConnect -noUnroutedNet -net VSS
[12/27 19:52:23     12s] VERIFY_CONNECTIVITY use new engine.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] ******** Start: VERIFY CONNECTIVITY ********
[12/27 19:52:23     12s] Start Time: Sat Dec 27 19:52:23 2025
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Design Name: half_adder
[12/27 19:52:23     12s] Database Units: 100
[12/27 19:52:23     12s] Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
[12/27 19:52:23     12s] Error Limit = 1000; Warning Limit = 50
[12/27 19:52:23     12s] Check specified nets
[12/27 19:52:23     12s] *** Checking Net VSS
[12/27 19:52:23     12s] Net VSS: has an unconnected terminal, has special routes with opens.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] Begin Summary 
[12/27 19:52:23     12s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/27 19:52:23     12s]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/27 19:52:23     12s]     2 total info(s) created.
[12/27 19:52:23     12s] End Summary
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] End Time: Sat Dec 27 19:52:23 2025
[12/27 19:52:23     12s] Time Elapsed: 0:00:00.0
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] ******** End: VERIFY CONNECTIVITY ********
[12/27 19:52:23     12s]   Verification Complete : 2 Viols.  0 Wrngs.
[12/27 19:52:23     12s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] <CMD> verify_PG_short -no_routing_blkg
[12/27 19:52:23     12s]  *** Starting VERIFY PG SHORT(MEM: 1107.9) ***
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s]   VERIFY PG SHORT ...... Initializing
[12/27 19:52:23     12s]   VERIFY PG SHORT ...... Deleting Existing Violations
[12/27 19:52:23     12s]   VERIFY PG SHORT ...... Creating Sub-Areas
[12/27 19:52:23     12s]                   ...... bin size: 8000
[12/27 19:52:23     12s]   VERIFY PG SHORT ...... SubArea : 1 of 1
[12/27 19:52:23     12s]   VERIFY PG SHORT ...... Short:  0 Viols.
[12/27 19:52:23     12s]   Verification Complete : 0 Short Viols.
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] **********End: VERIFY PG SHORT**********
[12/27 19:52:23     12s]  *** verify PG short (CPU: 0:00:00.0  MEM: 29.2M)
[12/27 19:52:23     12s] 
[12/27 19:52:23     12s] <CMD> verify_drc
[12/27 19:52:23     12s]  *** Starting Verify DRC (MEM: 1137.1) ***
[12/27 19:52:23     12s] 
[12/27 19:52:23     13s]   VERIFY DRC ...... Starting Verification
[12/27 19:52:23     13s]   VERIFY DRC ...... Initializing
[12/27 19:52:23     13s]   VERIFY DRC ...... Deleting Existing Violations
[12/27 19:52:23     13s]   VERIFY DRC ...... Creating Sub-Areas
[12/27 19:52:23     13s]   VERIFY DRC ...... Using new threading
[12/27 19:52:23     13s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2
[12/27 19:52:23     13s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/27 19:52:23     13s]   VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2
[12/27 19:52:23     13s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/27 19:52:23     13s] 
[12/27 19:52:23     13s]   Verification Complete : 0 Viols.
[12/27 19:52:23     13s] 
[12/27 19:52:23     13s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 138.0M) ***
[12/27 19:52:23     13s] 
[12/27 19:52:23     13s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc
[12/27 19:52:23     13s] #% Begin save design ... (date=12/27 19:52:23, mem=776.7M)
[12/27 19:52:23     13s] % Begin Save ccopt configuration ... (date=12/27 19:52:23, mem=776.7M)
[12/27 19:52:23     13s] % End Save ccopt configuration ... (date=12/27 19:52:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.0M, current mem=777.0M)
[12/27 19:52:23     13s] % Begin Save netlist data ... (date=12/27 19:52:23, mem=777.0M)
[12/27 19:52:23     13s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
[12/27 19:52:23     13s] % End Save netlist data ... (date=12/27 19:52:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.1M, current mem=777.1M)
[12/27 19:52:24     13s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
[12/27 19:52:24     13s] % Begin Save AAE data ... (date=12/27 19:52:24, mem=777.1M)
[12/27 19:52:24     13s] Saving AAE Data ...
[12/27 19:52:24     13s] % End Save AAE data ... (date=12/27 19:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.1M, current mem=777.1M)
[12/27 19:52:24     13s] % Begin Save clock tree data ... (date=12/27 19:52:24, mem=777.1M)
[12/27 19:52:24     13s] % End Save clock tree data ... (date=12/27 19:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.1M, current mem=777.1M)
[12/27 19:52:24     13s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
[12/27 19:52:24     13s] Saving mode setting ...
[12/27 19:52:24     13s] Saving global file ...
[12/27 19:52:24     13s] % Begin Save floorplan data ... (date=12/27 19:52:24, mem=773.6M)
[12/27 19:52:24     13s] Saving floorplan file ...
[12/27 19:52:24     13s] % End Save floorplan data ... (date=12/27 19:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=773.7M, current mem=773.7M)
[12/27 19:52:24     13s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
[12/27 19:52:24     13s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1138.1M) ***
[12/27 19:52:24     13s] Saving Drc markers ...
[12/27 19:52:24     13s] ... 2 markers are saved ...
[12/27 19:52:24     13s] ... 0 geometry drc markers are saved ...
[12/27 19:52:24     13s] ... 0 antenna drc markers are saved ...
[12/27 19:52:24     13s] % Begin Save placement data ... (date=12/27 19:52:24, mem=773.7M)
[12/27 19:52:24     13s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 19:52:24     13s] Save Adaptive View Pruing View Names to Binary file
[12/27 19:52:24     13s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1141.1M) ***
[12/27 19:52:24     13s] % End Save placement data ... (date=12/27 19:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=773.7M, current mem=773.7M)
[12/27 19:52:24     13s] % Begin Save routing data ... (date=12/27 19:52:24, mem=773.7M)
[12/27 19:52:24     13s] Saving route file ...
[12/27 19:52:25     13s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1138.1M) ***
[12/27 19:52:25     13s] % End Save routing data ... (date=12/27 19:52:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=773.7M, current mem=773.7M)
[12/27 19:52:25     13s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
[12/27 19:52:25     13s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1141.1M) ***
[12/27 19:52:25     13s] % Begin Save power constraints data ... (date=12/27 19:52:25, mem=773.7M)
[12/27 19:52:25     13s] % End Save power constraints data ... (date=12/27 19:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=773.7M, current mem=773.7M)
[12/27 19:52:25     14s] Generated self-contained design pg.enc.dat.tmp
[12/27 19:52:26     14s] #% End save design ... (date=12/27 19:52:25, total cpu=0:00:01.0, real=0:00:03.0, peak res=777.1M, current mem=774.4M)
[12/27 19:52:26     14s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] <CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 19:52:26     14s] Setting releaseMultiCpuLicenseMode to false.
[12/27 19:52:26     14s] <CMD> setDistributeHost -local
[12/27 19:52:26     14s] The timeout for a remote job to respond is 3600 seconds.
[12/27 19:52:26     14s] Submit command for task runs will be: local
[12/27 19:52:26     14s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/27 19:52:26     14s] <CMD> setEndCapMode -reset
[12/27 19:52:26     14s] <CMD> setEndCapMode -leftEdge BOUNDARY_RIGHT -rightEdge BOUNDARY_LEFT -boundary_tap false
[12/27 19:52:26     14s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/27 19:52:26     14s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/27 19:52:26     14s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 2
[12/27 19:52:26     14s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/27 19:52:26     14s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {INVD8 INVD4 INVD2 INVD1} -maxAllowedDelay 1
[12/27 19:52:26     14s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 2
[12/27 19:52:26     14s] <CMD> setPlaceMode -fp false -timingDriven 0 -congEffort medium -ignoreScan 1 -placeIOPins 0 -place_detail_legalization_inst_gap 2
[12/27 19:52:26     14s] <CMD> checkDesign -all
[12/27 19:52:26     14s] **WARN: (IMPREPO-207):	There are 4 Cells dimensions not multiple integer of site.
[12/27 19:52:26     14s] OPERPROF: Starting checkPlace at level 1, MEM:1140.2M
[12/27 19:52:26     14s] #spOpts: N=250 
[12/27 19:52:26     14s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1140.2M
[12/27 19:52:26     14s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1140.2M
[12/27 19:52:26     14s] Core basic site is CoreSite
[12/27 19:52:26     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:26     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:26     14s] Use non-trimmed site array because memory saving is not enough.
[12/27 19:52:26     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:26     14s] SiteArray: use 57,344 bytes
[12/27 19:52:26     14s] SiteArray: current memory after site array memory allocation 1140.2M
[12/27 19:52:26     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:26     14s] Estimated cell power/ground rail width = 56.250 um
[12/27 19:52:26     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:26     14s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1140.2M
[12/27 19:52:26     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:26     14s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.007, MEM:1148.2M
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 180.000 13680.000 1080.000).
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 1080.000 13680.000 1980.000).
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 1980.000 13680.000 2880.000).
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 2880.000 13680.000 3780.000).
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 3780.000 13680.000 4680.000).
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 4680.000 13680.000 5580.000).
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 5580.000 13680.000 6480.000).
[12/27 19:52:26     14s] *QA: Wrong VSS/VDD order in row:(180.000 6480.000 13680.000 7380.000).
[12/27 19:52:26     14s] **WARN: (IMPSP-373):	FollowPins in 8 rows did not match the supply layout of the cells 
[12/27 19:52:26     14s] for that row orientation.  This will result in power shorting to ground 
[12/27 19:52:26     14s] for all insts placed in these rows.
[12/27 19:52:26     14s]  Type 'man IMPSP-373' for more detail.
[12/27 19:52:26     14s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.017, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:1148.2M
[12/27 19:52:26     14s] Begin checking placement ... (start mem=1140.2M, init mem=1148.2M)
[12/27 19:52:26     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1148.2M
[12/27 19:52:26     14s] *info: Recommended don't use cell = 0           
[12/27 19:52:26     14s] *info: Placed = 0             
[12/27 19:52:26     14s] *info: Unplaced = 8           
[12/27 19:52:26     14s] Placement Density:12.02%(13149000/109350000)
[12/27 19:52:26     14s] Placement Density (including fixed std cells):12.02%(13149000/109350000)
[12/27 19:52:26     14s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1148.1M
[12/27 19:52:26     14s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1148.1M)
[12/27 19:52:26     14s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.027, MEM:1148.1M
[12/27 19:52:26     14s] ############################################################################
[12/27 19:52:26     14s] # Innovus Netlist Design Rule Check
[12/27 19:52:26     14s] # Sat Dec 27 19:52:26 2025

[12/27 19:52:26     14s] ############################################################################
[12/27 19:52:26     14s] Design: half_adder
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] ------ Design Summary:
[12/27 19:52:26     14s] Total Standard Cell Number   (cells) : 8
[12/27 19:52:26     14s] Total Block Cell Number      (cells) : 0
[12/27 19:52:26     14s] Total I/O Pad Cell Number    (cells) : 0
[12/27 19:52:26     14s] Total Standard Cell Area     ( um^2) : 13149000.00
[12/27 19:52:26     14s] Total Block Cell Area        ( um^2) : 0.00
[12/27 19:52:26     14s] Total I/O Pad Cell Area      ( um^2) : 0.00
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] ------ Design Statistics:
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] Number of Instances            : 8
[12/27 19:52:26     14s] Number of Non-uniquified Insts : 7
[12/27 19:52:26     14s] Number of Nets                 : 14
[12/27 19:52:26     14s] Average number of Pins per Net : 2.07
[12/27 19:52:26     14s] Maximum number of Pins in Net  : 3
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] ------ I/O Port summary
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] Number of Primary I/O Ports    : 6
[12/27 19:52:26     14s] Number of Input Ports          : 4
[12/27 19:52:26     14s] Number of Output Ports         : 2
[12/27 19:52:26     14s] Number of Bidirectional Ports  : 0
[12/27 19:52:26     14s] Number of Power/Ground Ports   : 2
[12/27 19:52:26     14s] Number of Floating Ports                     *: 0
[12/27 19:52:26     14s] Number of Ports Connected to Multiple Pads   *: 0
[12/27 19:52:26     14s] Number of Ports Connected to Core Instances   : 6
[12/27 19:52:26     14s] **WARN: (IMPREPO-202):	There are 6 Ports connected to core instances.
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] ------ Design Rule Checking:
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] Number of Output Pins connect to Power/Ground *: 0
[12/27 19:52:26     14s] Number of Insts with Input Pins tied together ?: 0
[12/27 19:52:26     14s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[12/27 19:52:26     14s] Number of Input/InOut Floating Pins            : 0
[12/27 19:52:26     14s] Number of Output Floating Pins                 : 0
[12/27 19:52:26     14s] Number of Output Term Marked TieHi/Lo         *: 0
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] Number of nets with tri-state drivers          : 0
[12/27 19:52:26     14s] Number of nets with parallel drivers           : 0
[12/27 19:52:26     14s] Number of nets with multiple drivers           : 0
[12/27 19:52:26     14s] Number of nets with no driver (No FanIn)       : 0
[12/27 19:52:26     14s] Number of Output Floating nets (No FanOut)     : 0
[12/27 19:52:26     14s] Number of High Fanout nets (>50)               : 0
[12/27 19:52:26     14s] **WARN: (IMPREPO-213):	There are 6 I/O Pins connected to Non-IO Insts.
[12/27 19:52:26     14s] Checking for any assigns in the netlist...
[12/27 19:52:26     14s]   No assigns found.
[12/27 19:52:26     14s] Checking routing tracks.....
[12/27 19:52:26     14s] Checking other grids.....
[12/27 19:52:26     14s] Checking routing blockage.....
[12/27 19:52:26     14s] Checking components.....
[12/27 19:52:26     14s] Checking constraints (guide/region/fence).....
[12/27 19:52:26     14s] Checking groups.....
[12/27 19:52:26     14s] Checking Ptn Core Box.....
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] Checking Preroutes.....
[12/27 19:52:26     14s] No. of regular pre-routes not on tracks : 0 
[12/27 19:52:26     14s]  Design check done.
[12/27 19:52:26     14s] Report saved in file checkDesign/half_adder.main.htm.ascii.
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] *** Summary of all messages that are not suppressed in this session:
[12/27 19:52:26     14s] Severity  ID               Count  Summary                                  
[12/27 19:52:26     14s] WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
[12/27 19:52:26     14s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[12/27 19:52:26     14s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[12/27 19:52:26     14s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[12/27 19:52:26     14s] *** Message Summary: 4 warning(s), 0 error(s)
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] <CMD> addEndCap -prefix EndCap
[12/27 19:52:26     14s] OPERPROF: Starting DPlace-Init at level 1, MEM:1148.1M
[12/27 19:52:26     14s] #spOpts: N=250 VtWidth 
[12/27 19:52:26     14s] All LLGs are deleted
[12/27 19:52:26     14s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1148.1M
[12/27 19:52:26     14s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1148.1M
[12/27 19:52:26     14s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1148.1M
[12/27 19:52:26     14s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1148.1M
[12/27 19:52:26     14s] Core basic site is CoreSite
[12/27 19:52:26     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:26     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:26     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:26     14s] SiteArray: use 57,344 bytes
[12/27 19:52:26     14s] SiteArray: current memory after site array memory allocation 1148.2M
[12/27 19:52:26     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:26     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:26     14s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1148.2M
[12/27 19:52:26     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:26     14s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.006, MEM:1148.2M
[12/27 19:52:26     14s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:26     14s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.009, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:1148.2M
[12/27 19:52:26     14s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1148.2MB).
[12/27 19:52:26     14s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1148.2M
[12/27 19:52:26     14s] Minimum row-size in sites for endcap insertion = 3.
[12/27 19:52:26     14s] Minimum number of sites for row blockage       = 1.
[12/27 19:52:26     14s] Inserted 9 pre-endcap <BOUNDARY_LEFT> cells (prefix EndCap).
[12/27 19:52:26     14s] Inserted 9 post-endcap <BOUNDARY_RIGHT> cells (prefix EndCap).
[12/27 19:52:26     14s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1148.2M
[12/27 19:52:26     14s] For 18 new insts, 18 new pwr-pin connections were made to global net 'VDD'.
[12/27 19:52:26     14s] 18 new gnd-pin connections were made to global net 'VSS'.
[12/27 19:52:26     14s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/27 19:52:26     14s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1148.2M
[12/27 19:52:26     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1148.1M
[12/27 19:52:26     14s] All LLGs are deleted
[12/27 19:52:26     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1148.1M
[12/27 19:52:26     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1148.1M
[12/27 19:52:26     14s] <CMD> place_design -noPrePlaceOpt
[12/27 19:52:26     14s] -place_design_floorplan_mode false         # bool, default=false, user setting
[12/27 19:52:26     14s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2, percentage of missing scan cell = 0.00% (0 / 2)
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] pdi colorize_geometry "" ""
[12/27 19:52:26     14s] 
[12/27 19:52:26     14s] ### Time Record (colorize_geometry) is installed.
[12/27 19:52:26     14s] #Start colorize_geometry on Sat Dec 27 19:52:26 2025
[12/27 19:52:26     14s] #
[12/27 19:52:26     14s] ### Time Record (Pre Callback) is installed.
[12/27 19:52:26     14s] ### Time Record (Pre Callback) is uninstalled.
[12/27 19:52:26     14s] ### Time Record (DB Import) is installed.
[12/27 19:52:26     14s] ### Time Record (DB Import) is uninstalled.
[12/27 19:52:26     14s] ### Time Record (Post Callback) is installed.
[12/27 19:52:26     14s] ### Time Record (Post Callback) is uninstalled.
[12/27 19:52:26     14s] #Cpu time = 00:00:00
[12/27 19:52:26     14s] #Elapsed time = 00:00:00
[12/27 19:52:26     14s] #Increased memory = 7.81 (MB)
[12/27 19:52:26     14s] #Total memory = 785.76 (MB)
[12/27 19:52:26     14s] #Peak memory = 903.62 (MB)
[12/27 19:52:26     14s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat Dec 27 19:52:26 2025
[12/27 19:52:26     14s] #
[12/27 19:52:26     14s] ### Time Record (colorize_geometry) is uninstalled.
[12/27 19:52:26     14s] ### 
[12/27 19:52:26     14s] ###   Scalability Statistics
[12/27 19:52:26     14s] ### 
[12/27 19:52:26     14s] ### ------------------------+----------------+----------------+----------------+
[12/27 19:52:26     14s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/27 19:52:26     14s] ### ------------------------+----------------+----------------+----------------+
[12/27 19:52:26     14s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/27 19:52:26     14s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/27 19:52:26     14s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/27 19:52:26     14s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/27 19:52:26     14s] ### ------------------------+----------------+----------------+----------------+
[12/27 19:52:26     14s] ### 
[12/27 19:52:26     14s] *** Starting placeDesign default flow ***
[12/27 19:52:26     14s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:52:26     14s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1146.1M
[12/27 19:52:26     14s] Deleted 0 physical inst  (cell - / prefix -).
[12/27 19:52:26     14s] Did not delete 18 physical insts as they were marked preplaced.
[12/27 19:52:26     14s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1146.1M
[12/27 19:52:26     14s] Total CPU(s) requested: 16
[12/27 19:52:26     14s] Total CPU(s) enabled with current License(s): 8
[12/27 19:52:26     14s] Current free CPU(s): 8
[12/27 19:52:46     14s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[12/27 19:52:46     14s] Total CPU(s) now enabled: 16
[12/27 19:52:46     14s] Multithreaded Timing Analysis is initialized with 16 threads
[12/27 19:52:46     14s] 
[12/27 19:52:46     14s] INFO: #ExclusiveGroups=0
[12/27 19:52:46     14s] INFO: There are no Exclusive Groups.
[12/27 19:52:46     14s] *** Starting "NanoPlace(TM) placement v#4 (mem=1301.7M)" ...
[12/27 19:52:46     14s] No user-set net weight.
[12/27 19:52:46     14s] Net fanout histogram:
[12/27 19:52:46     14s] 2		: 7 (58.3%) nets
[12/27 19:52:46     14s] 3		: 5 (41.7%) nets
[12/27 19:52:46     14s] 4     -	14	: 0 (0.0%) nets
[12/27 19:52:46     14s] 15    -	39	: 0 (0.0%) nets
[12/27 19:52:46     14s] 40    -	79	: 0 (0.0%) nets
[12/27 19:52:46     14s] 80    -	159	: 0 (0.0%) nets
[12/27 19:52:46     14s] 160   -	319	: 0 (0.0%) nets
[12/27 19:52:46     14s] 320   -	639	: 0 (0.0%) nets
[12/27 19:52:46     14s] 640   -	1279	: 0 (0.0%) nets
[12/27 19:52:46     14s] 1280  -	2559	: 0 (0.0%) nets
[12/27 19:52:46     14s] 2560  -	5119	: 0 (0.0%) nets
[12/27 19:52:46     14s] 5120+		: 0 (0.0%) nets
[12/27 19:52:46     14s] no activity file in design. spp won't run.
[12/27 19:52:46     14s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[12/27 19:52:46     14s] #spOpts: N=250 
[12/27 19:52:46     14s] #std cell=26 (18 fixed + 8 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[12/27 19:52:46     14s] #ioInst=0 #net=12 #term=29 #term/net=2.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[12/27 19:52:46     14s] stdCell: 26 single + 0 double + 0 multi
[12/27 19:52:46     14s] Total standard cell length = 14.7900 (mm), area = 13.3110 (mm^2)
[12/27 19:52:46     14s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1301.7M
[12/27 19:52:46     14s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1301.7M
[12/27 19:52:46     14s] Core basic site is CoreSite
[12/27 19:52:46     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:46     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:46     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:46     14s] SiteArray: use 57,344 bytes
[12/27 19:52:46     14s] SiteArray: current memory after site array memory allocation 1301.7M
[12/27 19:52:46     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:46     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:46     14s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1301.7M
[12/27 19:52:46     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:46     14s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.007, MEM:1333.7M
[12/27 19:52:46     14s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:46     14s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF: Starting pre-place ADS at level 1, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] ADSU 0.120 -> 0.120. GS 7200.000
[12/27 19:52:46     14s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1333.7M
[12/27 19:52:46     14s] Average module density = 0.120.
[12/27 19:52:46     14s] Density for the design = 0.120.
[12/27 19:52:46     14s]        = stdcell_area 1461 sites (13149000 um^2) / alloc_area 12132 sites (109188000 um^2).
[12/27 19:52:46     14s] Pin Density = 0.002387.
[12/27 19:52:46     14s]             = total # of pins 29 / total area 12150.
[12/27 19:52:46     14s] OPERPROF: Starting spMPad at level 1, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:   Starting spContextMPad at level 2, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] InitPadU 0.120 -> 0.120 for top
[12/27 19:52:46     14s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[12/27 19:52:46     14s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1333.7M
[12/27 19:52:46     14s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1333.7M
[12/27 19:52:46     14s] === lastAutoLevel = 4 
[12/27 19:52:46     14s] OPERPROF: Starting spInitNetWt at level 1, MEM:1333.7M
[12/27 19:52:46     14s] 0 delay mode for cte enabled initNetWt.
[12/27 19:52:46     14s] no activity file in design. spp won't run.
[12/27 19:52:46     14s] [spp] 0
[12/27 19:52:46     14s] [adp] 0:1:1:3
[12/27 19:52:46     14s] 0 delay mode for cte disabled initNetWt.
[12/27 19:52:46     14s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.011, MEM:1333.7M
[12/27 19:52:46     14s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/27 19:52:46     14s] OPERPROF: Starting npMain at level 1, MEM:1333.7M
[12/27 19:52:47     14s] OPERPROF:   Starting npPlace at level 2, MEM:1446.8M
[12/27 19:52:47     14s] Iteration  1: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 19:52:47     14s]               Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 19:52:47     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1479.8M
[12/27 19:52:47     14s] Iteration  2: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 19:52:47     14s]               Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 19:52:47     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1479.8M
[12/27 19:52:47     14s] exp_mt_sequential is set from setPlaceMode option to 1
[12/27 19:52:47     14s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[12/27 19:52:47     14s] place_exp_mt_interval set to default 32
[12/27 19:52:47     14s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/27 19:52:47     14s] Iteration  3: Total net bbox = 2.873e+04 (8.27e+03 2.05e+04)
[12/27 19:52:47     14s]               Est.  stn bbox = 2.873e+04 (8.27e+03 2.05e+04)
[12/27 19:52:47     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1481.2M
[12/27 19:52:47     14s] Iteration  4: Total net bbox = 2.783e+04 (8.23e+03 1.96e+04)
[12/27 19:52:47     14s]               Est.  stn bbox = 2.783e+04 (8.23e+03 1.96e+04)
[12/27 19:52:47     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1481.2M
[12/27 19:52:47     14s] Iteration  5: Total net bbox = 2.926e+04 (8.05e+03 2.12e+04)
[12/27 19:52:47     14s]               Est.  stn bbox = 2.926e+04 (8.05e+03 2.12e+04)
[12/27 19:52:47     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1481.2M
[12/27 19:52:47     14s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.017, MEM:1481.2M
[12/27 19:52:47     14s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:1.023, MEM:1481.2M
[12/27 19:52:47     14s] [adp] clock
[12/27 19:52:47     14s] [adp] weight, nr nets, wire length
[12/27 19:52:47     14s] [adp]      0        0  0.000000
[12/27 19:52:47     14s] [adp] data
[12/27 19:52:47     14s] [adp] weight, nr nets, wire length
[12/27 19:52:47     14s] [adp]      0       12  35771.610000
[12/27 19:52:47     14s] [adp] 0.000000|0.000000|0.000000
[12/27 19:52:47     14s] Iteration  6: Total net bbox = 3.577e+04 (1.41e+04 2.16e+04)
[12/27 19:52:47     14s]               Est.  stn bbox = 3.577e+04 (1.41e+04 2.16e+04)
[12/27 19:52:47     14s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1481.2M
[12/27 19:52:47     14s] *** cost = 3.577e+04 (1.41e+04 2.16e+04) (cpu for global=0:00:00.0) real=0:00:01.0***
[12/27 19:52:47     14s] Placement multithread real runtime: 0:00:01.0 with 16 threads.
[12/27 19:52:47     14s] net ignore based on current view = 0
[12/27 19:52:47     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1481.2M
[12/27 19:52:47     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1481.1M
[12/27 19:52:47     14s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/27 19:52:47     14s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[12/27 19:52:47     14s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/27 19:52:47     14s] Type 'man IMPSP-9025' for more detail.
[12/27 19:52:47     14s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1481.1M
[12/27 19:52:47     14s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1481.1M
[12/27 19:52:47     14s] #spOpts: N=250 mergeVia=F 
[12/27 19:52:47     14s] All LLGs are deleted
[12/27 19:52:47     14s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1481.1M
[12/27 19:52:47     14s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1481.1M
[12/27 19:52:47     14s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1481.1M
[12/27 19:52:47     14s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1481.1M
[12/27 19:52:47     14s] Core basic site is CoreSite
[12/27 19:52:47     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:47     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:47     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:47     14s] SiteArray: use 57,344 bytes
[12/27 19:52:47     14s] SiteArray: current memory after site array memory allocation 1481.2M
[12/27 19:52:47     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:47     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:47     14s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1481.2M
[12/27 19:52:47     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:47     14s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.004, MEM:1481.2M
[12/27 19:52:47     14s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:47     14s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1481.2M
[12/27 19:52:47     14s] OPERPROF:       Starting CMU at level 4, MEM:1481.2M
[12/27 19:52:47     14s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1481.2M
[12/27 19:52:47     14s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1481.2M
[12/27 19:52:47     14s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1481.2MB).
[12/27 19:52:47     14s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:1481.2M
[12/27 19:52:47     14s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.009, MEM:1481.2M
[12/27 19:52:47     14s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.1
[12/27 19:52:47     14s] OPERPROF: Starting RefinePlace at level 1, MEM:1481.2M
[12/27 19:52:47     14s] *** Starting refinePlace (0:00:14.5 mem=1481.2M) ***
[12/27 19:52:47     14s] Total net bbox length = 3.577e+04 (1.414e+04 2.163e+04) (ext = 2.300e+04)
[12/27 19:52:47     14s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:47     14s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1481.2M
[12/27 19:52:47     14s] Starting refinePlace ...
[12/27 19:52:47     14s] ** Cut row section cpu time 0:00:00.0.
[12/27 19:52:47     14s]    Spread Effort: high, standalone mode, useDDP on.
[12/27 19:52:47     14s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1482.2MB) @(0:00:14.5 - 0:00:14.6).
[12/27 19:52:47     14s] Move report: preRPlace moves 8 insts, mean move: 520.37 um, max move: 882.34 um
[12/27 19:52:47     14s] 	Max move on inst (U14): (1944.44, 6783.22) --> (2230.00, 7380.00)
[12/27 19:52:47     14s] 	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
[12/27 19:52:47     14s] wireLenOptFixPriorityInst 0 inst fixed
[12/27 19:52:47     14s] tweakage running in 16 threads.
[12/27 19:52:47     14s] Placement tweakage begins.
[12/27 19:52:47     14s] wire length = 3.764e+04
[12/27 19:52:47     14s] wire length = 3.599e+04
[12/27 19:52:47     14s] Placement tweakage ends.
[12/27 19:52:47     14s] Move report: tweak moves 3 insts, mean move: 693.33 um, max move: 1040.00 um
[12/27 19:52:47     14s] 	Max move on inst (U10): (2130.00, 5580.00) --> (1090.00, 5580.00)
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:52:47     14s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:47     14s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1482.2MB) @(0:00:14.6 - 0:00:14.6).
[12/27 19:52:47     14s] Move report: Detail placement moves 8 insts, mean move: 590.92 um, max move: 1003.25 um
[12/27 19:52:47     14s] 	Max move on inst (U10): (1746.50, 5233.25) --> (1090.00, 5580.00)
[12/27 19:52:47     14s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1482.2MB
[12/27 19:52:47     14s] Statistics of distance of Instance movement in refine placement:
[12/27 19:52:47     14s]   maximum (X+Y) =      1003.25 um
[12/27 19:52:47     14s]   inst (U10) with max move: (1746.5, 5233.25) -> (1090, 5580)
[12/27 19:52:47     14s]   mean    (X+Y) =       590.92 um
[12/27 19:52:47     14s] Summary Report:
[12/27 19:52:47     14s] Instances move: 8 (out of 8 movable)
[12/27 19:52:47     14s] Instances flipped: 0
[12/27 19:52:47     14s] Mean displacement: 590.92 um
[12/27 19:52:47     14s] Max displacement: 1003.25 um (Instance: U10) (1746.5, 5233.25) -> (1090, 5580)
[12/27 19:52:47     14s] 	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
[12/27 19:52:47     14s] Total instances moved : 8
[12/27 19:52:47     14s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.010, MEM:1482.2M
[12/27 19:52:47     14s] Total net bbox length = 3.644e+04 (1.379e+04 2.266e+04) (ext = 2.365e+04)
[12/27 19:52:47     14s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1482.2MB
[12/27 19:52:47     14s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1482.2MB) @(0:00:14.5 - 0:00:14.6).
[12/27 19:52:47     14s] *** Finished refinePlace (0:00:14.6 mem=1482.2M) ***
[12/27 19:52:47     14s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.1
[12/27 19:52:47     14s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.012, MEM:1482.2M
[12/27 19:52:47     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1482.2M
[12/27 19:52:47     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1482.1M
[12/27 19:52:47     14s] All LLGs are deleted
[12/27 19:52:47     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1482.1M
[12/27 19:52:47     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1482.1M
[12/27 19:52:47     14s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1482.1M) ***
[12/27 19:52:47     14s] #spOpts: N=250 mergeVia=F 
[12/27 19:52:47     14s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1482.1M
[12/27 19:52:47     14s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1482.1M
[12/27 19:52:47     14s] Core basic site is CoreSite
[12/27 19:52:47     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:47     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:47     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:47     14s] SiteArray: use 57,344 bytes
[12/27 19:52:47     14s] SiteArray: current memory after site array memory allocation 1482.2M
[12/27 19:52:47     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:47     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:47     14s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1482.2M
[12/27 19:52:47     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:47     14s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1482.2M
[12/27 19:52:47     14s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:47     14s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1482.2M
[12/27 19:52:47     14s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1482.2M
[12/27 19:52:47     14s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1482.2M
[12/27 19:52:47     14s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1482.2M
[12/27 19:52:47     14s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[12/27 19:52:47     14s] Density distribution unevenness ratio = 32.725%
[12/27 19:52:47     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1482.2M
[12/27 19:52:47     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1482.1M
[12/27 19:52:47     14s] All LLGs are deleted
[12/27 19:52:47     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1482.1M
[12/27 19:52:47     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1482.1M
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] Starting congRepair ...
[12/27 19:52:47     14s] User Input Parameters:
[12/27 19:52:47     14s] - Congestion Driven    : On
[12/27 19:52:47     14s] - Timing Driven        : Off
[12/27 19:52:47     14s] - Area-Violation Based : On
[12/27 19:52:47     14s] - Start Rollback Level : -5
[12/27 19:52:47     14s] - Legalized            : On
[12/27 19:52:47     14s] - Window Based         : Off
[12/27 19:52:47     14s] - eDen incr mode       : Off
[12/27 19:52:47     14s] - Small incr mode      : Off
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:52:47     14s] Collecting buffer chain nets ...
[12/27 19:52:47     14s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1482.1M
[12/27 19:52:47     14s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1482.1M
[12/27 19:52:47     14s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1482.1M
[12/27 19:52:47     14s] Starting Early Global Route congestion estimation: mem = 1482.1M
[12/27 19:52:47     14s] (I)       Started Loading and Dumping File ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Reading DB...
[12/27 19:52:47     14s] (I)       Read data from FE... (mem=1482.1M)
[12/27 19:52:47     14s] (I)       Read nodes and places... (mem=1482.1M)
[12/27 19:52:47     14s] (I)       Done Read nodes and places (cpu=0.000s, mem=1482.1M)
[12/27 19:52:47     14s] (I)       Read nets... (mem=1482.1M)
[12/27 19:52:47     14s] (I)       Done Read nets (cpu=0.000s, mem=1482.1M)
[12/27 19:52:47     14s] (I)       Done Read data from FE (cpu=0.000s, mem=1482.1M)
[12/27 19:52:47     14s] (I)       before initializing RouteDB syMemory usage = 1482.1 MB
[12/27 19:52:47     14s] (I)       Honor MSV route constraint: false
[12/27 19:52:47     14s] (I)       Maximum routing layer  : 2
[12/27 19:52:47     14s] (I)       Minimum routing layer  : 1
[12/27 19:52:47     14s] (I)       Supply scale factor H  : 1.00
[12/27 19:52:47     14s] (I)       Supply scale factor V  : 1.00
[12/27 19:52:47     14s] (I)       Tracks used by clock wire: 0
[12/27 19:52:47     14s] (I)       Reverse direction      : 
[12/27 19:52:47     14s] (I)       Honor partition pin guides: true
[12/27 19:52:47     14s] (I)       Route selected nets only: false
[12/27 19:52:47     14s] (I)       Route secondary PG pins: false
[12/27 19:52:47     14s] (I)       Second PG max fanout   : 2147483647
[12/27 19:52:47     14s] (I)       Number threads         : 16
[12/27 19:52:47     14s] (I)       Apply function for special wires: true
[12/27 19:52:47     14s] (I)       Layer by layer blockage reading: true
[12/27 19:52:47     14s] (I)       Offset calculation fix : true
[12/27 19:52:47     14s] (I)       Route stripe layer range: 
[12/27 19:52:47     14s] (I)       Honor partition fences : 
[12/27 19:52:47     14s] (I)       Honor partition pin    : 
[12/27 19:52:47     14s] (I)       Honor partition fences with feedthrough: 
[12/27 19:52:47     14s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:52:47     14s] (I)       build grid graph
[12/27 19:52:47     14s] (I)       build grid graph start
[12/27 19:52:47     14s] [NR-eGR] Track table information for default rule: 
[12/27 19:52:47     14s] [NR-eGR] M1 has single uniform track structure
[12/27 19:52:47     14s] [NR-eGR] M2 has single uniform track structure
[12/27 19:52:47     14s] (I)       build grid graph end
[12/27 19:52:47     14s] (I)       ===========================================================================
[12/27 19:52:47     14s] (I)       == Report All Rule Vias ==
[12/27 19:52:47     14s] (I)       ===========================================================================
[12/27 19:52:47     14s] (I)        Via Rule : (Default)
[12/27 19:52:47     14s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:52:47     14s] (I)       ---------------------------------------------------------------------------
[12/27 19:52:47     14s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:52:47     14s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:52:47     14s] (I)       ===========================================================================
[12/27 19:52:47     14s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Num PG vias on layer 1 : 0
[12/27 19:52:47     14s] (I)       Num PG vias on layer 2 : 0
[12/27 19:52:47     14s] [NR-eGR] Read 120 PG shapes
[12/27 19:52:47     14s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:52:47     14s] [NR-eGR] #Instance Blockages : 111
[12/27 19:52:47     14s] [NR-eGR] #PG Blockages       : 120
[12/27 19:52:47     14s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:52:47     14s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:52:47     14s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:52:47     14s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:52:47     14s] (I)       readDataFromPlaceDB
[12/27 19:52:47     14s] (I)       Read net information..
[12/27 19:52:47     14s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 19:52:47     14s] (I)       Read testcase time = 0.000 seconds
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] (I)       early_global_route_priority property id does not exist.
[12/27 19:52:47     14s] (I)       Start initializing grid graph
[12/27 19:52:47     14s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:52:47     14s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:52:47     14s] (I)       End initializing grid graph
[12/27 19:52:47     14s] (I)       Model blockages into capacity
[12/27 19:52:47     14s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:52:47     14s] (I)       Started Modeling ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Started Modeling Layer 1 ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:52:47     14s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Started Modeling Layer 2 ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:52:47     14s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Number of ignored nets = 0
[12/27 19:52:47     14s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:52:47     14s] (I)       Number of clock nets = 0.  Ignored: No
[12/27 19:52:47     14s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:52:47     14s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:52:47     14s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:52:47     14s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:52:47     14s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:52:47     14s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:52:47     14s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:52:47     14s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1482.1 MB
[12/27 19:52:47     14s] (I)       Ndr track 0 does not exist
[12/27 19:52:47     14s] (I)       Layer1  viaCost=100.00
[12/27 19:52:47     14s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:52:47     14s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:52:47     14s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:52:47     14s] (I)       Site width          :  1000  (dbu)
[12/27 19:52:47     14s] (I)       Row height          : 90000  (dbu)
[12/27 19:52:47     14s] (I)       GCell width         : 90000  (dbu)
[12/27 19:52:47     14s] (I)       GCell height        : 90000  (dbu)
[12/27 19:52:47     14s] (I)       Grid                :    16    10     2
[12/27 19:52:47     14s] (I)       Layer numbers       :     1     2
[12/27 19:52:47     14s] (I)       Vertical capacity   :     0 90000
[12/27 19:52:47     14s] (I)       Horizontal capacity : 90000     0
[12/27 19:52:47     14s] (I)       Default wire width  :  1200  1200
[12/27 19:52:47     14s] (I)       Default wire space  :   800   800
[12/27 19:52:47     14s] (I)       Default wire pitch  :  2000  2000
[12/27 19:52:47     14s] (I)       Default pitch size  :  3000  3000
[12/27 19:52:47     14s] (I)       First track coord   :  1500  1500
[12/27 19:52:47     14s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:52:47     14s] (I)       Total num of tracks :   282   462
[12/27 19:52:47     14s] (I)       Num of masks        :     1     1
[12/27 19:52:47     14s] (I)       Num of trim masks   :     0     0
[12/27 19:52:47     14s] (I)       --------------------------------------------------------
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] [NR-eGR] ============ Routing rule table ============
[12/27 19:52:47     14s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 19:52:47     14s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:52:47     14s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:52:47     14s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:52:47     14s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:52:47     14s] [NR-eGR] ========================================
[12/27 19:52:47     14s] [NR-eGR] 
[12/27 19:52:47     14s] (I)       blocked tracks on layer1 : = 765 / 4512 (16.95%)
[12/27 19:52:47     14s] (I)       blocked tracks on layer2 : = 556 / 4620 (12.03%)
[12/27 19:52:47     14s] (I)       After initializing earlyGlobalRoute syMemory usage = 1482.1 MB
[12/27 19:52:47     14s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Started Global Routing ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       ============= Initialization =============
[12/27 19:52:47     14s] (I)       totalPins=29  totalGlobalPin=22 (75.86%)
[12/27 19:52:47     14s] (I)       Started Build MST ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Generate topology with 16 threads
[12/27 19:52:47     14s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1490.15 MB )
[12/27 19:52:47     14s] (I)       total 2D Cap : 8228 = (3912 H, 4316 V)
[12/27 19:52:47     14s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 19:52:47     14s] (I)       ============  Phase 1a Route ============
[12/27 19:52:47     14s] (I)       Started Phase 1a ( Curr Mem: 1490.15 MB )
[12/27 19:52:47     14s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1506.16 MB )
[12/27 19:52:47     14s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:47     14s] (I)       
[12/27 19:52:47     14s] (I)       ============  Phase 1b Route ============
[12/27 19:52:47     14s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:47     14s] (I)       
[12/27 19:52:47     14s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[12/27 19:52:47     14s] (I)       ============  Phase 1c Route ============
[12/27 19:52:47     14s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:47     14s] (I)       
[12/27 19:52:47     14s] (I)       ============  Phase 1d Route ============
[12/27 19:52:47     14s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:47     14s] (I)       
[12/27 19:52:47     14s] (I)       ============  Phase 1e Route ============
[12/27 19:52:47     14s] (I)       Started Phase 1e ( Curr Mem: 1510.17 MB )
[12/27 19:52:47     14s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1510.17 MB )
[12/27 19:52:47     14s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:47     14s] (I)       
[12/27 19:52:47     14s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[12/27 19:52:47     14s] [NR-eGR] 
[12/27 19:52:47     14s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.17 MB )
[12/27 19:52:47     14s] (I)       Running layer assignment with 16 threads
[12/27 19:52:47     14s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.15 MB )
[12/27 19:52:47     14s] (I)       ============  Phase 1l Route ============
[12/27 19:52:47     14s] (I)       
[12/27 19:52:47     14s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:52:47     14s] [NR-eGR]                        OverCon            
[12/27 19:52:47     14s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:52:47     14s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:52:47     14s] [NR-eGR] ----------------------------------------------
[12/27 19:52:47     14s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:47     14s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:47     14s] [NR-eGR] ----------------------------------------------
[12/27 19:52:47     14s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:52:47     14s] [NR-eGR] 
[12/27 19:52:47     14s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1482.15 MB )
[12/27 19:52:47     14s] (I)       total 2D Cap : 8262 = (3930 H, 4332 V)
[12/27 19:52:47     14s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:52:47     14s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:52:47     14s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1482.1M
[12/27 19:52:47     14s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.009, MEM:1482.1M
[12/27 19:52:47     14s] OPERPROF: Starting HotSpotCal at level 1, MEM:1482.1M
[12/27 19:52:47     14s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:47     14s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:52:47     14s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:47     14s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:52:47     14s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:47     14s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:52:47     14s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:52:47     14s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1482.1M
[12/27 19:52:47     14s] Skipped repairing congestion.
[12/27 19:52:47     14s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1482.1M
[12/27 19:52:47     14s] Starting Early Global Route wiring: mem = 1482.1M
[12/27 19:52:47     14s] (I)       ============= track Assignment ============
[12/27 19:52:47     14s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Started Greedy Track Assignment ( Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:52:47     14s] (I)       Running track assignment with 16 threads
[12/27 19:52:47     14s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1482.14 MB )
[12/27 19:52:47     14s] (I)       Run Multi-thread track assignment
[12/27 19:52:47     14s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1483.15 MB )
[12/27 19:52:47     14s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:47     14s] [NR-eGR]     M1  (1H) length: 1.625910e+04um, number of vias: 36
[12/27 19:52:47     14s] [NR-eGR]     M2  (2V) length: 2.370000e+04um, number of vias: 0
[12/27 19:52:47     14s] [NR-eGR] Total length: 3.995910e+04um, number of vias: 36
[12/27 19:52:47     14s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:47     14s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:52:47     14s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:47     14s] Early Global Route wiring runtime: 0.01 seconds, mem = 1483.1M
[12/27 19:52:47     14s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:1483.1M
[12/27 19:52:47     14s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/27 19:52:47     14s] *** Finishing placeDesign default flow ***
[12/27 19:52:47     14s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0:21, mem = 1483.1M **
[12/27 19:52:47     14s] Tdgp not successfully inited but do clear!
[12/27 19:52:47     14s] 0 delay mode for cte disabled.
[12/27 19:52:47     14s] SKP cleared!
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] *** Summary of all messages that are not suppressed in this session:
[12/27 19:52:47     14s] Severity  ID               Count  Summary                                  
[12/27 19:52:47     14s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/27 19:52:47     14s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/27 19:52:47     14s] ERROR     IMPSP-372            3  Found mismatched FollowPin in rows. Swit...
[12/27 19:52:47     14s] *** Message Summary: 2 warning(s), 3 error(s)
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] <CMD> checkPlace
[12/27 19:52:47     14s] OPERPROF: Starting checkPlace at level 1, MEM:1483.1M
[12/27 19:52:47     14s] #spOpts: N=250 
[12/27 19:52:47     14s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1483.1M
[12/27 19:52:47     14s] Core basic site is CoreSite
[12/27 19:52:47     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:47     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:47     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:47     14s] SiteArray: use 57,344 bytes
[12/27 19:52:47     14s] SiteArray: current memory after site array memory allocation 1483.2M
[12/27 19:52:47     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:47     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:47     14s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1483.2M
[12/27 19:52:47     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:47     14s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:1483.2M
[12/27 19:52:47     14s] **WARN: (IMPSP-373):	FollowPins in 8 rows did not match the supply layout of the cells 
[12/27 19:52:47     14s] for that row orientation.  This will result in power shorting to ground 
[12/27 19:52:47     14s] for all insts placed in these rows.
[12/27 19:52:47     14s]  Type 'man IMPSP-373' for more detail.
[12/27 19:52:47     14s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1483.2M
[12/27 19:52:47     14s] Begin checking placement ... (start mem=1483.1M, init mem=1483.2M)
[12/27 19:52:47     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1483.2M
[12/27 19:52:47     14s] Pre-route DRC Violation:	2
[12/27 19:52:47     14s] *info: Placed = 26             (Fixed = 18)
[12/27 19:52:47     14s] *info: Unplaced = 0           
[12/27 19:52:47     14s] Placement Density:12.04%(13149000/109188000)
[12/27 19:52:47     14s] Placement Density (including fixed std cells):12.17%(13311000/109350000)
[12/27 19:52:47     14s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1483.1M
[12/27 19:52:47     14s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1483.1M)
[12/27 19:52:47     14s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.008, MEM:1483.1M
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'topCell'. For help use 'dbSchema topCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 19:52:47     14s] Type 'man IMPDBTCL-204' for more detail.
[12/27 19:52:47     14s] **WARN: (EMS-27):	Message (IMPDBTCL-204) has exceeded the current message display limit of 20.
[12/27 19:52:47     14s] To increase the message display limit, refer to the product command reference manual.
[12/27 19:52:47     14s] <CMD> refinePlace
[12/27 19:52:47     14s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:52:47     14s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1483.1M
[12/27 19:52:47     14s] #spOpts: N=250 
[12/27 19:52:47     14s] All LLGs are deleted
[12/27 19:52:47     14s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1483.1M
[12/27 19:52:47     14s] Core basic site is CoreSite
[12/27 19:52:47     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:47     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:47     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:47     14s] SiteArray: use 57,344 bytes
[12/27 19:52:47     14s] SiteArray: current memory after site array memory allocation 1483.2M
[12/27 19:52:47     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:47     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:47     14s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1483.2M
[12/27 19:52:47     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:47     14s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.003, MEM:1483.2M
[12/27 19:52:47     14s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:47     14s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.005, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:         Starting CMU at level 5, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:1483.2M
[12/27 19:52:47     14s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1483.2MB).
[12/27 19:52:47     14s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.007, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.007, MEM:1483.2M
[12/27 19:52:47     14s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.2
[12/27 19:52:47     14s] OPERPROF:   Starting RefinePlace at level 2, MEM:1483.2M
[12/27 19:52:47     14s] *** Starting refinePlace (0:00:14.7 mem=1483.2M) ***
[12/27 19:52:47     14s] Total net bbox length = 3.644e+04 (1.379e+04 2.266e+04) (ext = 2.365e+04)
[12/27 19:52:47     14s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1483.2M
[12/27 19:52:47     14s] Starting refinePlace ...
[12/27 19:52:47     14s] ** Cut row section cpu time 0:00:00.0.
[12/27 19:52:47     14s]    Spread Effort: high, standalone mode, useDDP on.
[12/27 19:52:47     14s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1483.2MB) @(0:00:14.7 - 0:00:14.7).
[12/27 19:52:47     14s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:47     14s] wireLenOptFixPriorityInst 0 inst fixed
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:52:47     14s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:47     14s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1483.2MB) @(0:00:14.7 - 0:00:14.7).
[12/27 19:52:47     14s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:47     14s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1483.2MB
[12/27 19:52:47     14s] Statistics of distance of Instance movement in refine placement:
[12/27 19:52:47     14s]   maximum (X+Y) =         0.00 um
[12/27 19:52:47     14s]   mean    (X+Y) =         0.00 um
[12/27 19:52:47     14s] Summary Report:
[12/27 19:52:47     14s] Instances move: 0 (out of 8 movable)
[12/27 19:52:47     14s] Instances flipped: 0
[12/27 19:52:47     14s] Mean displacement: 0.00 um
[12/27 19:52:47     14s] Max displacement: 0.00 um 
[12/27 19:52:47     14s] Total instances moved : 0
[12/27 19:52:47     14s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.005, MEM:1483.2M
[12/27 19:52:47     14s] Total net bbox length = 3.644e+04 (1.379e+04 2.266e+04) (ext = 2.365e+04)
[12/27 19:52:47     14s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1483.2MB
[12/27 19:52:47     14s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1483.2MB) @(0:00:14.7 - 0:00:14.7).
[12/27 19:52:47     14s] *** Finished refinePlace (0:00:14.7 mem=1483.2M) ***
[12/27 19:52:47     14s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.2
[12/27 19:52:47     14s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.000, REAL:0.006, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1483.1M
[12/27 19:52:47     14s] All LLGs are deleted
[12/27 19:52:47     14s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.010, REAL:0.014, MEM:1483.1M
[12/27 19:52:47     14s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
<CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 19:52:47     14s] Setting releaseMultiCpuLicenseMode to false.
[12/27 19:52:47     14s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/27 19:52:47     14s] <CMD> optDesign -preCTS
[12/27 19:52:47     14s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 863.4M, totSessionCpu=0:00:15 **
[12/27 19:52:47     14s] Executing: place_opt_design -opt
[12/27 19:52:47     14s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/27 19:52:47     14s] *** Starting GigaPlace ***
[12/27 19:52:47     14s] **INFO: user set placement options
[12/27 19:52:47     14s] setPlaceMode -place_design_floorplan_mode false -place_detail_legalization_inst_gap 2 -place_global_cong_effort medium -place_global_ignore_scan true -place_global_place_io_pins false -timingDriven false
[12/27 19:52:47     14s] **INFO: user set opt options
[12/27 19:52:47     14s] setOptMode -fixCap true -fixFanoutLoad true -fixTran true
[12/27 19:52:47     14s] #optDebug: fT-E <X 2 3 1 0>
[12/27 19:52:47     14s] OPERPROF: Starting DPlace-Init at level 1, MEM:1483.1M
[12/27 19:52:47     14s] #spOpts: N=250 
[12/27 19:52:47     14s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1483.1M
[12/27 19:52:47     14s] Core basic site is CoreSite
[12/27 19:52:47     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:47     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:47     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:47     14s] SiteArray: use 57,344 bytes
[12/27 19:52:47     14s] SiteArray: current memory after site array memory allocation 1483.2M
[12/27 19:52:47     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:47     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:47     14s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1483.2M
[12/27 19:52:47     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:47     14s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:1483.2M
[12/27 19:52:47     14s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:47     14s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:     Starting CMU at level 3, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1483.2M
[12/27 19:52:47     14s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1483.2MB).
[12/27 19:52:47     14s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1483.1M
[12/27 19:52:47     14s] All LLGs are deleted
[12/27 19:52:47     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1483.1M
[12/27 19:52:47     14s] VSMManager cleared!
[12/27 19:52:47     14s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 863.8M, totSessionCpu=0:00:15 **
[12/27 19:52:47     14s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 19:52:47     14s] GigaOpt running with 16 threads.
[12/27 19:52:47     14s] Info: 16 threads available for lower-level modules during optimization.
[12/27 19:52:47     14s] OPERPROF: Starting DPlace-Init at level 1, MEM:1483.1M
[12/27 19:52:47     14s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 19:52:47     14s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1483.1M
[12/27 19:52:47     14s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1483.1M
[12/27 19:52:47     14s] Core basic site is CoreSite
[12/27 19:52:47     14s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:47     14s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:47     14s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:47     14s] SiteArray: use 57,344 bytes
[12/27 19:52:47     14s] SiteArray: current memory after site array memory allocation 1483.2M
[12/27 19:52:47     14s] SiteArray: FP blocked sites are writable
[12/27 19:52:47     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:47     14s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1483.2M
[12/27 19:52:47     14s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:47     14s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1483.2M
[12/27 19:52:47     14s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:47     14s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:     Starting CMU at level 3, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1483.2M
[12/27 19:52:47     14s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1483.2M
[12/27 19:52:47     14s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1483.2MB).
[12/27 19:52:47     14s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1483.2M
[12/27 19:52:47     14s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:52:47     14s] Summary for sequential cells identification: 
[12/27 19:52:47     14s]   Identified SBFF number: 1
[12/27 19:52:47     14s]   Identified MBFF number: 0
[12/27 19:52:47     14s]   Identified SB Latch number: 0
[12/27 19:52:47     14s]   Identified MB Latch number: 0
[12/27 19:52:47     14s]   Not identified SBFF number: 0
[12/27 19:52:47     14s]   Not identified MBFF number: 0
[12/27 19:52:47     14s]   Not identified SB Latch number: 0
[12/27 19:52:47     14s]   Not identified MB Latch number: 0
[12/27 19:52:47     14s]   Number of sequential cells which are not FFs: 0
[12/27 19:52:47     14s]  Visiting view : func_typical
[12/27 19:52:47     14s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:52:47     14s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:52:47     14s]  Visiting view : func_typical
[12/27 19:52:47     14s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:52:47     14s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:52:47     14s]  Setting StdDelay to 3090452.80
[12/27 19:52:47     14s] Creating Cell Server, finished. 
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] LayerId::1 widthSet size::1
[12/27 19:52:47     14s] LayerId::2 widthSet size::1
[12/27 19:52:47     14s] Updating RC grid for preRoute extraction ...
[12/27 19:52:47     14s] Initializing multi-corner resistance tables ...
[12/27 19:52:47     14s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] Creating Lib Analyzer ...
[12/27 19:52:47     14s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:52:47     14s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:52:47     14s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:52:47     14s] 
[12/27 19:52:47     14s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:14.8 mem=1489.2M
[12/27 19:52:47     14s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:14.8 mem=1489.2M
[12/27 19:52:47     14s] Creating Lib Analyzer, finished. 
[12/27 19:52:48     15s] AAE DB initialization (MEM=1512.11 CPU=0:00:00.1 REAL=0:00:01.0) 
[12/27 19:52:48     15s] #optDebug: fT-S <1 2 3 1 0>
[12/27 19:52:48     15s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/27 19:52:48     15s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/27 19:52:48     15s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 874.6M, totSessionCpu=0:00:15 **
[12/27 19:52:48     15s] *** optDesign -preCTS ***
[12/27 19:52:48     15s] DRC Margin: user margin 0.0; extra margin 0.2
[12/27 19:52:48     15s] Setup Target Slack: user slack 0; extra slack 0.0
[12/27 19:52:48     15s] Hold Target Slack: user slack 0
[12/27 19:52:48     15s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/27 19:52:48     15s] Type 'man IMPOPT-3195' for more detail.
[12/27 19:52:48     15s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1512.1M
[12/27 19:52:48     15s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.002, MEM:1512.1M
[12/27 19:52:48     15s] Multi-VT timing optimization disabled based on library information.
[12/27 19:52:48     15s] Deleting Cell Server ...
[12/27 19:52:48     15s] Deleting Lib Analyzer.
[12/27 19:52:48     15s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:52:48     15s] Summary for sequential cells identification: 
[12/27 19:52:48     15s]   Identified SBFF number: 1
[12/27 19:52:48     15s]   Identified MBFF number: 0
[12/27 19:52:48     15s]   Identified SB Latch number: 0
[12/27 19:52:48     15s]   Identified MB Latch number: 0
[12/27 19:52:48     15s]   Not identified SBFF number: 0
[12/27 19:52:48     15s]   Not identified MBFF number: 0
[12/27 19:52:48     15s]   Not identified SB Latch number: 0
[12/27 19:52:48     15s]   Not identified MB Latch number: 0
[12/27 19:52:48     15s]   Number of sequential cells which are not FFs: 0
[12/27 19:52:48     15s]  Visiting view : func_typical
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:52:48     15s]  Visiting view : func_typical
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:52:48     15s]  Setting StdDelay to 3090452.80
[12/27 19:52:48     15s] Creating Cell Server, finished. 
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] Deleting Cell Server ...
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] Creating Lib Analyzer ...
[12/27 19:52:48     15s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:52:48     15s] Summary for sequential cells identification: 
[12/27 19:52:48     15s]   Identified SBFF number: 1
[12/27 19:52:48     15s]   Identified MBFF number: 0
[12/27 19:52:48     15s]   Identified SB Latch number: 0
[12/27 19:52:48     15s]   Identified MB Latch number: 0
[12/27 19:52:48     15s]   Not identified SBFF number: 0
[12/27 19:52:48     15s]   Not identified MBFF number: 0
[12/27 19:52:48     15s]   Not identified SB Latch number: 0
[12/27 19:52:48     15s]   Not identified MB Latch number: 0
[12/27 19:52:48     15s]   Number of sequential cells which are not FFs: 0
[12/27 19:52:48     15s]  Visiting view : func_typical
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:52:48     15s]  Visiting view : func_typical
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:52:48     15s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:52:48     15s]  Setting StdDelay to 3090452.80
[12/27 19:52:48     15s] Creating Cell Server, finished. 
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:52:48     15s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:52:48     15s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:15.4 mem=1512.1M
[12/27 19:52:48     15s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:15.4 mem=1512.1M
[12/27 19:52:48     15s] Creating Lib Analyzer, finished. 
[12/27 19:52:48     15s] All LLGs are deleted
[12/27 19:52:48     15s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.1M
[12/27 19:52:48     15s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.1M
[12/27 19:52:48     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.4 mem=1512.1M
[12/27 19:52:48     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.4 mem=1512.1M
[12/27 19:52:48     15s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Started Loading and Dumping File ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Reading DB...
[12/27 19:52:48     15s] (I)       Read data from FE... (mem=1512.1M)
[12/27 19:52:48     15s] (I)       Read nodes and places... (mem=1512.1M)
[12/27 19:52:48     15s] (I)       Done Read nodes and places (cpu=0.000s, mem=1512.1M)
[12/27 19:52:48     15s] (I)       Read nets... (mem=1512.1M)
[12/27 19:52:48     15s] (I)       Done Read nets (cpu=0.000s, mem=1512.1M)
[12/27 19:52:48     15s] (I)       Done Read data from FE (cpu=0.000s, mem=1512.1M)
[12/27 19:52:48     15s] (I)       before initializing RouteDB syMemory usage = 1512.1 MB
[12/27 19:52:48     15s] (I)       Honor MSV route constraint: false
[12/27 19:52:48     15s] (I)       Maximum routing layer  : 2
[12/27 19:52:48     15s] (I)       Minimum routing layer  : 1
[12/27 19:52:48     15s] (I)       Supply scale factor H  : 1.00
[12/27 19:52:48     15s] (I)       Supply scale factor V  : 1.00
[12/27 19:52:48     15s] (I)       Tracks used by clock wire: 0
[12/27 19:52:48     15s] (I)       Reverse direction      : 
[12/27 19:52:48     15s] (I)       Honor partition pin guides: true
[12/27 19:52:48     15s] (I)       Route selected nets only: false
[12/27 19:52:48     15s] (I)       Route secondary PG pins: false
[12/27 19:52:48     15s] (I)       Second PG max fanout   : 2147483647
[12/27 19:52:48     15s] (I)       Spread congestion away from blockages: true
[12/27 19:52:48     15s] (I)       Number threads         : 16
[12/27 19:52:48     15s] (I)       Overflow penalty cost  : 10
[12/27 19:52:48     15s] (I)       source-to-sink ratio   : 0.30
[12/27 19:52:48     15s] (I)       Apply function for special wires: true
[12/27 19:52:48     15s] (I)       Layer by layer blockage reading: true
[12/27 19:52:48     15s] (I)       Offset calculation fix : true
[12/27 19:52:48     15s] (I)       Route stripe layer range: 
[12/27 19:52:48     15s] (I)       Honor partition fences : 
[12/27 19:52:48     15s] (I)       Honor partition pin    : 
[12/27 19:52:48     15s] (I)       Honor partition fences with feedthrough: 
[12/27 19:52:48     15s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:52:48     15s] (I)       build grid graph
[12/27 19:52:48     15s] (I)       build grid graph start
[12/27 19:52:48     15s] [NR-eGR] Track table information for default rule: 
[12/27 19:52:48     15s] [NR-eGR] M1 has single uniform track structure
[12/27 19:52:48     15s] [NR-eGR] M2 has single uniform track structure
[12/27 19:52:48     15s] (I)       build grid graph end
[12/27 19:52:48     15s] (I)       ===========================================================================
[12/27 19:52:48     15s] (I)       == Report All Rule Vias ==
[12/27 19:52:48     15s] (I)       ===========================================================================
[12/27 19:52:48     15s] (I)        Via Rule : (Default)
[12/27 19:52:48     15s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:52:48     15s] (I)       ---------------------------------------------------------------------------
[12/27 19:52:48     15s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:52:48     15s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:52:48     15s] (I)       ===========================================================================
[12/27 19:52:48     15s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Num PG vias on layer 1 : 0
[12/27 19:52:48     15s] (I)       Num PG vias on layer 2 : 0
[12/27 19:52:48     15s] [NR-eGR] Read 120 PG shapes
[12/27 19:52:48     15s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:52:48     15s] [NR-eGR] #Instance Blockages : 111
[12/27 19:52:48     15s] [NR-eGR] #PG Blockages       : 120
[12/27 19:52:48     15s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:52:48     15s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:52:48     15s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:52:48     15s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:52:48     15s] (I)       readDataFromPlaceDB
[12/27 19:52:48     15s] (I)       Read net information..
[12/27 19:52:48     15s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 19:52:48     15s] (I)       Read testcase time = 0.000 seconds
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] (I)       early_global_route_priority property id does not exist.
[12/27 19:52:48     15s] (I)       Start initializing grid graph
[12/27 19:52:48     15s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:52:48     15s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:52:48     15s] (I)       End initializing grid graph
[12/27 19:52:48     15s] (I)       Model blockages into capacity
[12/27 19:52:48     15s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:52:48     15s] (I)       Started Modeling ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Started Modeling Layer 1 ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:52:48     15s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Started Modeling Layer 2 ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:52:48     15s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Number of ignored nets = 0
[12/27 19:52:48     15s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:52:48     15s] (I)       Number of clock nets = 0.  Ignored: No
[12/27 19:52:48     15s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:52:48     15s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:52:48     15s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:52:48     15s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:52:48     15s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:52:48     15s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:52:48     15s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:52:48     15s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1512.1 MB
[12/27 19:52:48     15s] (I)       Ndr track 0 does not exist
[12/27 19:52:48     15s] (I)       Layer1  viaCost=100.00
[12/27 19:52:48     15s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:52:48     15s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:52:48     15s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:52:48     15s] (I)       Site width          :  1000  (dbu)
[12/27 19:52:48     15s] (I)       Row height          : 90000  (dbu)
[12/27 19:52:48     15s] (I)       GCell width         : 90000  (dbu)
[12/27 19:52:48     15s] (I)       GCell height        : 90000  (dbu)
[12/27 19:52:48     15s] (I)       Grid                :    16    10     2
[12/27 19:52:48     15s] (I)       Layer numbers       :     1     2
[12/27 19:52:48     15s] (I)       Vertical capacity   :     0 90000
[12/27 19:52:48     15s] (I)       Horizontal capacity : 90000     0
[12/27 19:52:48     15s] (I)       Default wire width  :  1200  1200
[12/27 19:52:48     15s] (I)       Default wire space  :   800   800
[12/27 19:52:48     15s] (I)       Default wire pitch  :  2000  2000
[12/27 19:52:48     15s] (I)       Default pitch size  :  3000  3000
[12/27 19:52:48     15s] (I)       First track coord   :  1500  1500
[12/27 19:52:48     15s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:52:48     15s] (I)       Total num of tracks :   282   462
[12/27 19:52:48     15s] (I)       Num of masks        :     1     1
[12/27 19:52:48     15s] (I)       Num of trim masks   :     0     0
[12/27 19:52:48     15s] (I)       --------------------------------------------------------
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] [NR-eGR] ============ Routing rule table ============
[12/27 19:52:48     15s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 19:52:48     15s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:52:48     15s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:52:48     15s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:52:48     15s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:52:48     15s] [NR-eGR] ========================================
[12/27 19:52:48     15s] [NR-eGR] 
[12/27 19:52:48     15s] (I)       blocked tracks on layer1 : = 765 / 4512 (16.95%)
[12/27 19:52:48     15s] (I)       blocked tracks on layer2 : = 556 / 4620 (12.03%)
[12/27 19:52:48     15s] (I)       After initializing earlyGlobalRoute syMemory usage = 1512.1 MB
[12/27 19:52:48     15s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Started Global Routing ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       ============= Initialization =============
[12/27 19:52:48     15s] (I)       totalPins=29  totalGlobalPin=22 (75.86%)
[12/27 19:52:48     15s] (I)       Started Build MST ( Curr Mem: 1512.05 MB )
[12/27 19:52:48     15s] (I)       Generate topology with 16 threads
[12/27 19:52:48     15s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.06 MB )
[12/27 19:52:48     15s] (I)       total 2D Cap : 8228 = (3912 H, 4316 V)
[12/27 19:52:48     15s] (I)       #blocked areas for congestion spreading : 0
[12/27 19:52:48     15s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 19:52:48     15s] (I)       ============  Phase 1a Route ============
[12/27 19:52:48     15s] (I)       Started Phase 1a ( Curr Mem: 1520.06 MB )
[12/27 19:52:48     15s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.06 MB )
[12/27 19:52:48     15s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:48     15s] (I)       
[12/27 19:52:48     15s] (I)       ============  Phase 1b Route ============
[12/27 19:52:48     15s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:48     15s] (I)       
[12/27 19:52:48     15s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[12/27 19:52:48     15s] (I)       ============  Phase 1c Route ============
[12/27 19:52:48     15s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:48     15s] (I)       
[12/27 19:52:48     15s] (I)       ============  Phase 1d Route ============
[12/27 19:52:48     15s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:48     15s] (I)       
[12/27 19:52:48     15s] (I)       ============  Phase 1e Route ============
[12/27 19:52:48     15s] (I)       Started Phase 1e ( Curr Mem: 1536.08 MB )
[12/27 19:52:48     15s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.08 MB )
[12/27 19:52:48     15s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:48     15s] (I)       
[12/27 19:52:48     15s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[12/27 19:52:48     15s] [NR-eGR] 
[12/27 19:52:48     15s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.08 MB )
[12/27 19:52:48     15s] (I)       Running layer assignment with 16 threads
[12/27 19:52:48     15s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] (I)       ============  Phase 1l Route ============
[12/27 19:52:48     15s] (I)       
[12/27 19:52:48     15s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:52:48     15s] [NR-eGR]                        OverCon            
[12/27 19:52:48     15s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:52:48     15s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:52:48     15s] [NR-eGR] ----------------------------------------------
[12/27 19:52:48     15s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:48     15s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:48     15s] [NR-eGR] ----------------------------------------------
[12/27 19:52:48     15s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:52:48     15s] [NR-eGR] 
[12/27 19:52:48     15s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] (I)       total 2D Cap : 8262 = (3930 H, 4332 V)
[12/27 19:52:48     15s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:52:48     15s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:52:48     15s] (I)       ============= track Assignment ============
[12/27 19:52:48     15s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] (I)       Started Greedy Track Assignment ( Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:52:48     15s] (I)       Running track assignment with 16 threads
[12/27 19:52:48     15s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] (I)       Run Multi-thread track assignment
[12/27 19:52:48     15s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:48     15s] [NR-eGR]     M1  (1H) length: 1.625910e+04um, number of vias: 36
[12/27 19:52:48     15s] [NR-eGR]     M2  (2V) length: 2.370000e+04um, number of vias: 0
[12/27 19:52:48     15s] [NR-eGR] Total length: 3.995910e+04um, number of vias: 36
[12/27 19:52:48     15s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:48     15s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:52:48     15s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:48     15s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1512.06 MB )
[12/27 19:52:48     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.4 mem=1512.1M
[12/27 19:52:48     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.4 mem=1512.1M
[12/27 19:52:48     15s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:52:48     15s] PreRoute RC Extraction called for design half_adder.
[12/27 19:52:48     15s] RC Extraction called in multi-corner(1) mode.
[12/27 19:52:48     15s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:52:48     15s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:52:48     15s] RCMode: PreRoute
[12/27 19:52:48     15s]       RC Corner Indexes            0   
[12/27 19:52:48     15s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:52:48     15s] Resistance Scaling Factor    : 1.00000 
[12/27 19:52:48     15s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:52:48     15s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:52:48     15s] Shrink Factor                : 1.00000
[12/27 19:52:48     15s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:52:48     15s] LayerId::1 widthSet size::1
[12/27 19:52:48     15s] LayerId::2 widthSet size::1
[12/27 19:52:48     15s] Updating RC grid for preRoute extraction ...
[12/27 19:52:48     15s] Initializing multi-corner resistance tables ...
[12/27 19:52:48     15s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:52:48     15s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1512.062M)
[12/27 19:52:48     15s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1512.1M
[12/27 19:52:48     15s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1512.1M
[12/27 19:52:48     15s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1512.1M
[12/27 19:52:48     15s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1512.1M
[12/27 19:52:48     15s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:1512.1M
[12/27 19:52:48     15s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.006, MEM:1512.1M
[12/27 19:52:48     15s] Starting delay calculation for Setup views
[12/27 19:52:48     15s] #################################################################################
[12/27 19:52:48     15s] # Design Stage: PreRoute
[12/27 19:52:48     15s] # Design Name: half_adder
[12/27 19:52:48     15s] # Design Mode: 250nm
[12/27 19:52:48     15s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:52:48     15s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:52:48     15s] # Signoff Settings: SI Off 
[12/27 19:52:48     15s] #################################################################################
[12/27 19:52:48     15s] Topological Sorting (REAL = 0:00:00.0, MEM = 1616.9M, InitMEM = 1616.9M)
[12/27 19:52:48     15s] Calculate delays in Single mode...
[12/27 19:52:48     15s] Start delay calculation (fullDC) (16 T). (MEM=1617.9)
[12/27 19:52:48     15s] siFlow : Timing analysis mode is single, using late cdB files
[12/27 19:52:48     15s] Start AAE Lib Loading. (MEM=1634.1)
[12/27 19:52:48     15s] End AAE Lib Loading. (MEM=1653.18 CPU=0:00:00.0 Real=0:00:00.0)
[12/27 19:52:48     15s] End AAE Lib Interpolated Model. (MEM=1653.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:52:48     15s] First Iteration Infinite Tw... 
[12/27 19:52:48     15s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/27 19:52:48     15s] Total number of fetched objects 14
[12/27 19:52:48     15s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:52:48     15s] End delay calculation. (MEM=1887.31 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:52:48     15s] End delay calculation (fullDC). (MEM=1845.77 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 19:52:48     15s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1845.8M) ***
[12/27 19:52:48     15s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:15.7 mem=1813.8M)
[12/27 19:52:48     15s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1059.2M, totSessionCpu=0:00:16 **
[12/27 19:52:48     15s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/27 19:52:48     15s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:52:48     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.8 mem=1762.3M
[12/27 19:52:48     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:1762.3M
[12/27 19:52:48     15s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 19:52:48     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1762.3M
[12/27 19:52:48     15s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:48     15s] OPERPROF:     Starting CMU at level 3, MEM:1762.3M
[12/27 19:52:48     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1762.3M
[12/27 19:52:48     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1762.3M
[12/27 19:52:48     15s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1762.3MB).
[12/27 19:52:48     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1762.3M
[12/27 19:52:48     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.8 mem=1762.3M
[12/27 19:52:48     15s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:52:48     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.8 mem=1762.3M
[12/27 19:52:48     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:1762.3M
[12/27 19:52:48     15s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 19:52:48     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1762.3M
[12/27 19:52:48     15s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:48     15s] OPERPROF:     Starting CMU at level 3, MEM:1762.3M
[12/27 19:52:48     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1762.3M
[12/27 19:52:48     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1762.3M
[12/27 19:52:48     15s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1762.3MB).
[12/27 19:52:48     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:1762.3M
[12/27 19:52:48     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.8 mem=1762.3M
[12/27 19:52:48     15s] *** Starting optimizing excluded clock nets MEM= 1762.3M) ***
[12/27 19:52:48     15s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1762.3M) ***
[12/27 19:52:48     15s] The useful skew maximum allowed delay set by user is: 1
[12/27 19:52:48     15s] Deleting Lib Analyzer.
[12/27 19:52:48     15s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:52:48     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.8 mem=1763.3M
[12/27 19:52:48     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.8 mem=1763.3M
[12/27 19:52:48     15s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/27 19:52:48     15s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:15.8/0:01:19.4 (0.2), mem = 1763.3M
[12/27 19:52:48     15s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.1
[12/27 19:52:48     15s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:52:48     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.8 mem=1771.3M
[12/27 19:52:48     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:1771.3M
[12/27 19:52:48     15s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 19:52:48     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1771.3M
[12/27 19:52:48     15s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:48     15s] OPERPROF:     Starting CMU at level 3, MEM:1771.3M
[12/27 19:52:48     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1771.3M
[12/27 19:52:48     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1771.3M
[12/27 19:52:48     15s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1771.3MB).
[12/27 19:52:48     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:1771.3M
[12/27 19:52:48     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.8 mem=1772.8M
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] Footprint cell information for calculating maxBufDist
[12/27 19:52:48     15s] *info: There are 3 candidate Buffer cells
[12/27 19:52:48     15s] *info: There are 4 candidate Inverter cells
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] Creating Lib Analyzer ...
[12/27 19:52:48     15s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:52:48     15s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:52:48     15s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:15.9 mem=1802.5M
[12/27 19:52:48     15s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:15.9 mem=1802.5M
[12/27 19:52:48     15s] Creating Lib Analyzer, finished. 
[12/27 19:52:48     15s] 
[12/27 19:52:48     15s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:52:48     16s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2208.9M
[12/27 19:52:48     16s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2208.9M
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] Netlist preparation processing... 
[12/27 19:52:48     16s] Removed 0 instance
[12/27 19:52:48     16s] *info: Marking 0 isolation instances dont touch
[12/27 19:52:48     16s] *info: Marking 0 level shifter instances dont touch
[12/27 19:52:48     16s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.1
[12/27 19:52:48     16s] *** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.2 (1.0), totSession cpu/real = 0:00:16.1/0:01:19.6 (0.2), mem = 1808.0M
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] =============================================================================================
[12/27 19:52:48     16s]  Step TAT Report for SimplifyNetlist #1
[12/27 19:52:48     16s] =============================================================================================
[12/27 19:52:48     16s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:52:48     16s] ---------------------------------------------------------------------------------------------
[12/27 19:52:48     16s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  10.7 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 19:52:48     16s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:48     16s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.7
[12/27 19:52:48     16s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:52:48     16s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (  16.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:52:48     16s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:48     16s] [ MISC                   ]          0:00:00.2  (  66.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/27 19:52:48     16s] ---------------------------------------------------------------------------------------------
[12/27 19:52:48     16s]  SimplifyNetlist #1 TOTAL           0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/27 19:52:48     16s] ---------------------------------------------------------------------------------------------
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] Active setup views:
[12/27 19:52:48     16s]  func_typical
[12/27 19:52:48     16s]   Dominating endpoints: 0
[12/27 19:52:48     16s]   Dominating TNS: -0.000
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] Deleting Lib Analyzer.
[12/27 19:52:48     16s] Begin: GigaOpt Global Optimization
[12/27 19:52:48     16s] *info: use new DP (enabled)
[12/27 19:52:48     16s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/27 19:52:48     16s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:52:48     16s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:16.1/0:01:19.7 (0.2), mem = 1800.0M
[12/27 19:52:48     16s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.2
[12/27 19:52:48     16s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:52:48     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.1 mem=1800.0M
[12/27 19:52:48     16s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 19:52:48     16s] OPERPROF: Starting DPlace-Init at level 1, MEM:1800.0M
[12/27 19:52:48     16s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 19:52:48     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1800.0M
[12/27 19:52:48     16s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:48     16s] OPERPROF:     Starting CMU at level 3, MEM:1800.0M
[12/27 19:52:48     16s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1800.0M
[12/27 19:52:48     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1800.0M
[12/27 19:52:48     16s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1800.0MB).
[12/27 19:52:48     16s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1800.0M
[12/27 19:52:48     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.1 mem=1801.5M
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] Creating Lib Analyzer ...
[12/27 19:52:48     16s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:52:48     16s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:52:48     16s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:16.1 mem=1801.5M
[12/27 19:52:48     16s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:16.1 mem=1801.5M
[12/27 19:52:48     16s] Creating Lib Analyzer, finished. 
[12/27 19:52:48     16s] 
[12/27 19:52:48     16s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:52:50     17s] *info: 1 clock net excluded
[12/27 19:52:50     17s] *info: 2 special nets excluded.
[12/27 19:52:50     17s] *info: 2 no-driver nets excluded.
[12/27 19:52:50     17s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2286.9M
[12/27 19:52:50     17s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2286.9M
[12/27 19:52:50     17s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/27 19:52:50     17s] Info: End MT loop @oiCellDelayCachingJob.
[12/27 19:52:50     17s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/27 19:52:50     17s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:52:50     17s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
[12/27 19:52:50     17s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:52:50     17s] |   0.000|   0.000|    12.04%|   0:00:00.0| 2286.9M|func_typical|       NA| NA          |
[12/27 19:52:50     17s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2286.9M) ***
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2286.9M) ***
[12/27 19:52:50     17s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/27 19:52:50     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.2
[12/27 19:52:50     17s] *** SetupOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:17.6/0:01:21.2 (0.2), mem = 1879.0M
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] =============================================================================================
[12/27 19:52:50     17s]  Step TAT Report for GlobalOpt #1
[12/27 19:52:50     17s] =============================================================================================
[12/27 19:52:50     17s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:52:50     17s] ---------------------------------------------------------------------------------------------
[12/27 19:52:50     17s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:50     17s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 19:52:50     17s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:50     17s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:52:50     17s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:52:50     17s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:50     17s] [ TransformInit          ]      1   0:00:01.5  (  95.8 % )     0:00:01.5 /  0:00:01.5    1.0
[12/27 19:52:50     17s] [ MISC                   ]          0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:52:50     17s] ---------------------------------------------------------------------------------------------
[12/27 19:52:50     17s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/27 19:52:50     17s] ---------------------------------------------------------------------------------------------
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] End: GigaOpt Global Optimization
[12/27 19:52:50     17s] *** Timing Is met
[12/27 19:52:50     17s] *** Check timing (0:00:00.0)
[12/27 19:52:50     17s] Deleting Lib Analyzer.
[12/27 19:52:50     17s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/27 19:52:50     17s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:52:50     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.7 mem=1823.0M
[12/27 19:52:50     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.7 mem=1823.0M
[12/27 19:52:50     17s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/27 19:52:50     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1823.0M
[12/27 19:52:50     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1823.0M
[12/27 19:52:50     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1821.0M
[12/27 19:52:50     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1821.0M
[12/27 19:52:50     17s] **INFO: Flow update: Design is easy to close.
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] *** Start incrementalPlace ***
[12/27 19:52:50     17s] User Input Parameters:
[12/27 19:52:50     17s] - Congestion Driven    : On
[12/27 19:52:50     17s] - Timing Driven        : On
[12/27 19:52:50     17s] - Area-Violation Based : On
[12/27 19:52:50     17s] - Start Rollback Level : -5
[12/27 19:52:50     17s] - Legalized            : On
[12/27 19:52:50     17s] - Window Based         : Off
[12/27 19:52:50     17s] - eDen incr mode       : Off
[12/27 19:52:50     17s] - Small incr mode      : Off
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] no activity file in design. spp won't run.
[12/27 19:52:50     17s] Effort level <high> specified for reg2reg path_group
[12/27 19:52:50     17s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:52:50     17s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 19:52:50     17s] Collecting buffer chain nets ...
[12/27 19:52:50     17s] No Views given, use default active views for adaptive view pruning
[12/27 19:52:50     17s] SKP will enable view:
[12/27 19:52:50     17s]   func_typical
[12/27 19:52:50     17s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1823.0M
[12/27 19:52:50     17s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1823.0M
[12/27 19:52:50     17s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1823.0M
[12/27 19:52:50     17s] Starting Early Global Route congestion estimation: mem = 1823.0M
[12/27 19:52:50     17s] (I)       Started Loading and Dumping File ( Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Reading DB...
[12/27 19:52:50     17s] (I)       Read data from FE... (mem=1823.0M)
[12/27 19:52:50     17s] (I)       Read nodes and places... (mem=1823.0M)
[12/27 19:52:50     17s] (I)       Done Read nodes and places (cpu=0.000s, mem=1823.0M)
[12/27 19:52:50     17s] (I)       Read nets... (mem=1823.0M)
[12/27 19:52:50     17s] (I)       Done Read nets (cpu=0.000s, mem=1823.0M)
[12/27 19:52:50     17s] (I)       Done Read data from FE (cpu=0.000s, mem=1823.0M)
[12/27 19:52:50     17s] (I)       before initializing RouteDB syMemory usage = 1823.0 MB
[12/27 19:52:50     17s] (I)       Honor MSV route constraint: false
[12/27 19:52:50     17s] (I)       Maximum routing layer  : 2
[12/27 19:52:50     17s] (I)       Minimum routing layer  : 1
[12/27 19:52:50     17s] (I)       Supply scale factor H  : 1.00
[12/27 19:52:50     17s] (I)       Supply scale factor V  : 1.00
[12/27 19:52:50     17s] (I)       Tracks used by clock wire: 0
[12/27 19:52:50     17s] (I)       Reverse direction      : 
[12/27 19:52:50     17s] (I)       Honor partition pin guides: true
[12/27 19:52:50     17s] (I)       Route selected nets only: false
[12/27 19:52:50     17s] (I)       Route secondary PG pins: false
[12/27 19:52:50     17s] (I)       Second PG max fanout   : 2147483647
[12/27 19:52:50     17s] (I)       Number threads         : 16
[12/27 19:52:50     17s] (I)       Apply function for special wires: true
[12/27 19:52:50     17s] (I)       Layer by layer blockage reading: true
[12/27 19:52:50     17s] (I)       Offset calculation fix : true
[12/27 19:52:50     17s] (I)       Route stripe layer range: 
[12/27 19:52:50     17s] (I)       Honor partition fences : 
[12/27 19:52:50     17s] (I)       Honor partition pin    : 
[12/27 19:52:50     17s] (I)       Honor partition fences with feedthrough: 
[12/27 19:52:50     17s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:52:50     17s] (I)       build grid graph
[12/27 19:52:50     17s] (I)       build grid graph start
[12/27 19:52:50     17s] [NR-eGR] Track table information for default rule: 
[12/27 19:52:50     17s] [NR-eGR] M1 has single uniform track structure
[12/27 19:52:50     17s] [NR-eGR] M2 has single uniform track structure
[12/27 19:52:50     17s] (I)       build grid graph end
[12/27 19:52:50     17s] (I)       ===========================================================================
[12/27 19:52:50     17s] (I)       == Report All Rule Vias ==
[12/27 19:52:50     17s] (I)       ===========================================================================
[12/27 19:52:50     17s] (I)        Via Rule : (Default)
[12/27 19:52:50     17s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:52:50     17s] (I)       ---------------------------------------------------------------------------
[12/27 19:52:50     17s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:52:50     17s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:52:50     17s] (I)       ===========================================================================
[12/27 19:52:50     17s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Num PG vias on layer 1 : 0
[12/27 19:52:50     17s] (I)       Num PG vias on layer 2 : 0
[12/27 19:52:50     17s] [NR-eGR] Read 120 PG shapes
[12/27 19:52:50     17s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:52:50     17s] [NR-eGR] #Instance Blockages : 111
[12/27 19:52:50     17s] [NR-eGR] #PG Blockages       : 120
[12/27 19:52:50     17s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:52:50     17s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:52:50     17s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:52:50     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:52:50     17s] (I)       readDataFromPlaceDB
[12/27 19:52:50     17s] (I)       Read net information..
[12/27 19:52:50     17s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 19:52:50     17s] (I)       Read testcase time = 0.000 seconds
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] (I)       early_global_route_priority property id does not exist.
[12/27 19:52:50     17s] (I)       Start initializing grid graph
[12/27 19:52:50     17s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:52:50     17s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:52:50     17s] (I)       End initializing grid graph
[12/27 19:52:50     17s] (I)       Model blockages into capacity
[12/27 19:52:50     17s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:52:50     17s] (I)       Started Modeling ( Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Started Modeling Layer 1 ( Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:52:50     17s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Started Modeling Layer 2 ( Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:52:50     17s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Number of ignored nets = 0
[12/27 19:52:50     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:52:50     17s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:52:50     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:52:50     17s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:52:50     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:52:50     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:52:50     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:52:50     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:52:50     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:52:50     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 19:52:50     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1823.0 MB
[12/27 19:52:50     17s] (I)       Ndr track 0 does not exist
[12/27 19:52:50     17s] (I)       Layer1  viaCost=100.00
[12/27 19:52:50     17s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:52:50     17s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:52:50     17s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:52:50     17s] (I)       Site width          :  1000  (dbu)
[12/27 19:52:50     17s] (I)       Row height          : 90000  (dbu)
[12/27 19:52:50     17s] (I)       GCell width         : 90000  (dbu)
[12/27 19:52:50     17s] (I)       GCell height        : 90000  (dbu)
[12/27 19:52:50     17s] (I)       Grid                :    16    10     2
[12/27 19:52:50     17s] (I)       Layer numbers       :     1     2
[12/27 19:52:50     17s] (I)       Vertical capacity   :     0 90000
[12/27 19:52:50     17s] (I)       Horizontal capacity : 90000     0
[12/27 19:52:50     17s] (I)       Default wire width  :  1200  1200
[12/27 19:52:50     17s] (I)       Default wire space  :   800   800
[12/27 19:52:50     17s] (I)       Default wire pitch  :  2000  2000
[12/27 19:52:50     17s] (I)       Default pitch size  :  3000  3000
[12/27 19:52:50     17s] (I)       First track coord   :  1500  1500
[12/27 19:52:50     17s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:52:50     17s] (I)       Total num of tracks :   282   462
[12/27 19:52:50     17s] (I)       Num of masks        :     1     1
[12/27 19:52:50     17s] (I)       Num of trim masks   :     0     0
[12/27 19:52:50     17s] (I)       --------------------------------------------------------
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] [NR-eGR] ============ Routing rule table ============
[12/27 19:52:50     17s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 19:52:50     17s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:52:50     17s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:52:50     17s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:52:50     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:52:50     17s] [NR-eGR] ========================================
[12/27 19:52:50     17s] [NR-eGR] 
[12/27 19:52:50     17s] (I)       blocked tracks on layer1 : = 765 / 4512 (16.95%)
[12/27 19:52:50     17s] (I)       blocked tracks on layer2 : = 556 / 4620 (12.03%)
[12/27 19:52:50     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 1823.0 MB
[12/27 19:52:50     17s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Started Global Routing ( Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       ============= Initialization =============
[12/27 19:52:50     17s] (I)       totalPins=29  totalGlobalPin=22 (75.86%)
[12/27 19:52:50     17s] (I)       Started Build MST ( Curr Mem: 1822.99 MB )
[12/27 19:52:50     17s] (I)       Generate topology with 16 threads
[12/27 19:52:50     17s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.00 MB )
[12/27 19:52:50     17s] (I)       total 2D Cap : 8228 = (3912 H, 4316 V)
[12/27 19:52:50     17s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 19:52:50     17s] (I)       ============  Phase 1a Route ============
[12/27 19:52:50     17s] (I)       Started Phase 1a ( Curr Mem: 1831.00 MB )
[12/27 19:52:50     17s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.00 MB )
[12/27 19:52:50     17s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:50     17s] (I)       
[12/27 19:52:50     17s] (I)       ============  Phase 1b Route ============
[12/27 19:52:50     17s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:50     17s] (I)       
[12/27 19:52:50     17s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[12/27 19:52:50     17s] (I)       ============  Phase 1c Route ============
[12/27 19:52:50     17s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:50     17s] (I)       
[12/27 19:52:50     17s] (I)       ============  Phase 1d Route ============
[12/27 19:52:50     17s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:50     17s] (I)       
[12/27 19:52:50     17s] (I)       ============  Phase 1e Route ============
[12/27 19:52:50     17s] (I)       Started Phase 1e ( Curr Mem: 1847.02 MB )
[12/27 19:52:50     17s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1847.02 MB )
[12/27 19:52:50     17s] (I)       Usage: 38 = (12 H, 26 V) = (0.31% H, 0.60% V) = (1.080e+04um H, 2.340e+04um V)
[12/27 19:52:50     17s] (I)       
[12/27 19:52:50     17s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[12/27 19:52:50     17s] [NR-eGR] 
[12/27 19:52:50     17s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1851.02 MB )
[12/27 19:52:50     17s] (I)       Running layer assignment with 16 threads
[12/27 19:52:50     17s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1824.48 MB )
[12/27 19:52:50     17s] (I)       ============  Phase 1l Route ============
[12/27 19:52:50     17s] (I)       
[12/27 19:52:50     17s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:52:50     17s] [NR-eGR]                        OverCon            
[12/27 19:52:50     17s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:52:50     17s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:52:50     17s] [NR-eGR] ----------------------------------------------
[12/27 19:52:50     17s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:50     17s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:50     17s] [NR-eGR] ----------------------------------------------
[12/27 19:52:50     17s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:52:50     17s] [NR-eGR] 
[12/27 19:52:50     17s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1824.48 MB )
[12/27 19:52:50     17s] (I)       total 2D Cap : 8262 = (3930 H, 4332 V)
[12/27 19:52:50     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:52:50     17s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:52:50     17s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1824.5M
[12/27 19:52:50     17s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.009, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF: Starting HotSpotCal at level 1, MEM:1824.5M
[12/27 19:52:50     17s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:50     17s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:52:50     17s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:50     17s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:52:50     17s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:50     17s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:52:50     17s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:52:50     17s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1824.5M
[12/27 19:52:50     17s] 
[12/27 19:52:50     17s] === incrementalPlace Internal Loop 1 ===
[12/27 19:52:50     17s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:52:50     17s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 19:52:50     17s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/27 19:52:50     17s] OPERPROF: Starting IPInitSPData at level 1, MEM:1824.5M
[12/27 19:52:50     17s] #spOpts: N=250 minPadR=1.1 
[12/27 19:52:50     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1824.5M
[12/27 19:52:50     17s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:50     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF:   Starting post-place ADS at level 2, MEM:1824.5M
[12/27 19:52:50     17s] ADSU 0.120 -> 0.120. GS 7200.000
[12/27 19:52:50     17s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF:   Starting spMPad at level 2, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF:     Starting spContextMPad at level 3, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1824.5M
[12/27 19:52:50     17s] no activity file in design. spp won't run.
[12/27 19:52:50     17s] [spp] 0
[12/27 19:52:50     17s] [adp] 0:1:1:3
[12/27 19:52:50     17s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1824.5M
[12/27 19:52:50     17s] SP #FI/SF FL/PI 0/0 8/0
[12/27 19:52:50     17s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.000, REAL:0.004, MEM:1824.5M
[12/27 19:52:50     17s] PP off. flexM 0
[12/27 19:52:50     17s] OPERPROF: Starting CDPad at level 1, MEM:1824.5M
[12/27 19:52:50     17s] 3DP is on.
[12/27 19:52:50     17s] 3DP DPT Adjust 0. 0.735, 0.770, delta 0.000. WS budget 1000.0000
[12/27 19:52:50     17s] design sh 0.010.
[12/27 19:52:50     17s] CDPadU 0.213 -> 0.203. R=0.121, N=8, GS=900.000
[12/27 19:52:50     17s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.004, MEM:1824.5M
[12/27 19:52:50     17s] OPERPROF: Starting InitSKP at level 1, MEM:1824.5M
[12/27 19:52:50     17s] no activity file in design. spp won't run.
[12/27 19:52:50     17s] no activity file in design. spp won't run.
[12/27 19:52:50     17s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[12/27 19:52:50     17s] OPERPROF: Finished InitSKP at level 1, CPU:0.080, REAL:0.058, MEM:2320.7M
[12/27 19:52:50     17s] NP #FI/FS/SF FL/PI: 18/0/0 8/0
[12/27 19:52:50     17s] no activity file in design. spp won't run.
[12/27 19:52:50     17s] OPERPROF: Starting npPlace at level 1, MEM:2576.7M
[12/27 19:52:50     17s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[12/27 19:52:50     17s] No instances found in the vector
[12/27 19:52:50     17s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2576.7M, DRC: 0)
[12/27 19:52:50     17s] 0 (out of 0) MH cells were successfully legalized.
[12/27 19:52:51     18s] Iteration  4: Total net bbox = 2.989e+04 (1.01e+04 1.97e+04)
[12/27 19:52:51     18s]               Est.  stn bbox = 2.989e+04 (1.01e+04 1.97e+04)
[12/27 19:52:51     18s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2819.6M
[12/27 19:52:51     18s] OPERPROF: Finished npPlace at level 1, CPU:0.830, REAL:0.622, MEM:2563.5M
[12/27 19:52:51     18s] no activity file in design. spp won't run.
[12/27 19:52:51     18s] NP #FI/FS/SF FL/PI: 18/0/0 8/0
[12/27 19:52:51     18s] no activity file in design. spp won't run.
[12/27 19:52:51     18s] OPERPROF: Starting npPlace at level 1, MEM:2787.6M
[12/27 19:52:51     18s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/27 19:52:51     18s] No instances found in the vector
[12/27 19:52:51     18s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2787.6M, DRC: 0)
[12/27 19:52:51     18s] 0 (out of 0) MH cells were successfully legalized.
[12/27 19:52:52     20s] Iteration  5: Total net bbox = 3.260e+04 (1.03e+04 2.23e+04)
[12/27 19:52:52     20s]               Est.  stn bbox = 3.260e+04 (1.03e+04 2.23e+04)
[12/27 19:52:52     20s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 3075.6M
[12/27 19:52:52     20s] OPERPROF: Finished npPlace at level 1, CPU:1.810, REAL:1.321, MEM:2819.6M
[12/27 19:52:52     20s] no activity file in design. spp won't run.
[12/27 19:52:52     20s] NP #FI/FS/SF FL/PI: 18/0/0 8/0
[12/27 19:52:52     20s] no activity file in design. spp won't run.
[12/27 19:52:52     20s] OPERPROF: Starting npPlace at level 1, MEM:3043.6M
[12/27 19:52:52     20s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/27 19:52:52     20s] No instances found in the vector
[12/27 19:52:52     20s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3043.6M, DRC: 0)
[12/27 19:52:52     20s] 0 (out of 0) MH cells were successfully legalized.
[12/27 19:52:54     22s] Iteration  6: Total net bbox = 4.703e+04 (1.95e+04 2.75e+04)
[12/27 19:52:54     22s]               Est.  stn bbox = 4.703e+04 (1.95e+04 2.75e+04)
[12/27 19:52:54     22s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 3331.7M
[12/27 19:52:54     22s] OPERPROF: Finished npPlace at level 1, CPU:2.210, REAL:1.532, MEM:3075.6M
[12/27 19:52:54     22s] Move report: Timing Driven Placement moves 8 insts, mean move: 2315.10 um, max move: 3961.97 um
[12/27 19:52:54     22s] 	Max move on inst (cout_reg): (410.00, 4680.00) --> (2955.90, 3263.93)
[12/27 19:52:54     22s] no activity file in design. spp won't run.
[12/27 19:52:54     22s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:3075.6M
[12/27 19:52:54     22s] 
[12/27 19:52:54     22s] Finished Incremental Placement (cpu=0:00:04.9, real=0:00:04.0, mem=3075.6M)
[12/27 19:52:54     22s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/27 19:52:54     22s] Type 'man IMPSP-9025' for more detail.
[12/27 19:52:54     22s] CongRepair sets shifter mode to gplace
[12/27 19:52:54     22s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3075.6M
[12/27 19:52:54     22s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 19:52:54     22s] All LLGs are deleted
[12/27 19:52:54     22s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3075.6M
[12/27 19:52:54     22s] Core basic site is CoreSite
[12/27 19:52:54     22s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:54     22s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:54     22s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:54     22s] SiteArray: use 57,344 bytes
[12/27 19:52:54     22s] SiteArray: current memory after site array memory allocation 3075.6M
[12/27 19:52:54     22s] SiteArray: FP blocked sites are writable
[12/27 19:52:54     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:54     22s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3075.6M
[12/27 19:52:54     22s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:54     22s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.004, MEM:3075.6M
[12/27 19:52:54     22s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:54     22s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.006, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:         Starting CMU at level 5, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:3075.6M
[12/27 19:52:54     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3075.6MB).
[12/27 19:52:54     22s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.008, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.008, MEM:3075.6M
[12/27 19:52:54     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.3
[12/27 19:52:54     22s] OPERPROF:   Starting RefinePlace at level 2, MEM:3075.6M
[12/27 19:52:54     22s] *** Starting refinePlace (0:00:22.7 mem=3075.6M) ***
[12/27 19:52:54     22s] Total net bbox length = 4.618e+04 (1.780e+04 2.839e+04) (ext = 2.368e+04)
[12/27 19:52:54     22s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:54     22s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3075.6M
[12/27 19:52:54     22s] Starting refinePlace ...
[12/27 19:52:54     22s] ** Cut row section cpu time 0:00:00.0.
[12/27 19:52:54     22s]    Spread Effort: high, pre-route mode, useDDP on.
[12/27 19:52:54     22s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3075.6MB) @(0:00:22.7 - 0:00:22.8).
[12/27 19:52:54     22s] Move report: preRPlace moves 8 insts, mean move: 191.58 um, max move: 432.38 um
[12/27 19:52:54     22s] 	Max move on inst (U10): (1653.86, 2451.48) --> (1650.00, 2880.00)
[12/27 19:52:54     22s] 	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
[12/27 19:52:54     22s] wireLenOptFixPriorityInst 0 inst fixed
[12/27 19:52:54     22s] tweakage running in 16 threads.
[12/27 19:52:54     22s] Placement tweakage begins.
[12/27 19:52:54     22s] wire length = 4.584e+04
[12/27 19:52:54     22s] wire length = 4.476e+04
[12/27 19:52:54     22s] Placement tweakage ends.
[12/27 19:52:54     22s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:54     22s] 
[12/27 19:52:54     22s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:52:54     22s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:54     22s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3075.6MB) @(0:00:22.8 - 0:00:22.8).
[12/27 19:52:54     22s] Move report: Detail placement moves 8 insts, mean move: 191.58 um, max move: 432.38 um
[12/27 19:52:54     22s] 	Max move on inst (U10): (1653.86, 2451.48) --> (1650.00, 2880.00)
[12/27 19:52:54     22s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3075.6MB
[12/27 19:52:54     22s] Statistics of distance of Instance movement in refine placement:
[12/27 19:52:54     22s]   maximum (X+Y) =       432.38 um
[12/27 19:52:54     22s]   inst (U10) with max move: (1653.86, 2451.48) -> (1650, 2880)
[12/27 19:52:54     22s]   mean    (X+Y) =       191.58 um
[12/27 19:52:54     22s] Summary Report:
[12/27 19:52:54     22s] Instances move: 8 (out of 8 movable)
[12/27 19:52:54     22s] Instances flipped: 0
[12/27 19:52:54     22s] Mean displacement: 191.58 um
[12/27 19:52:54     22s] Max displacement: 432.38 um (Instance: U10) (1653.86, 2451.48) -> (1650, 2880)
[12/27 19:52:54     22s] 	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
[12/27 19:52:54     22s] Total instances moved : 8
[12/27 19:52:54     22s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.010, MEM:3075.6M
[12/27 19:52:54     22s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:52:54     22s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3075.6MB
[12/27 19:52:54     22s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3075.6MB) @(0:00:22.7 - 0:00:22.8).
[12/27 19:52:54     22s] *** Finished refinePlace (0:00:22.8 mem=3075.6M) ***
[12/27 19:52:54     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.3
[12/27 19:52:54     22s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.012, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.020, MEM:3075.6M
[12/27 19:52:54     22s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:52:54     22s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 19:52:54     22s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3075.6M
[12/27 19:52:54     22s] Starting Early Global Route congestion estimation: mem = 3075.6M
[12/27 19:52:54     22s] (I)       Started Loading and Dumping File ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Reading DB...
[12/27 19:52:54     22s] (I)       Read data from FE... (mem=3075.6M)
[12/27 19:52:54     22s] (I)       Read nodes and places... (mem=3075.6M)
[12/27 19:52:54     22s] (I)       Done Read nodes and places (cpu=0.000s, mem=3075.6M)
[12/27 19:52:54     22s] (I)       Read nets... (mem=3075.6M)
[12/27 19:52:54     22s] (I)       Done Read nets (cpu=0.000s, mem=3075.6M)
[12/27 19:52:54     22s] (I)       Done Read data from FE (cpu=0.000s, mem=3075.6M)
[12/27 19:52:54     22s] (I)       before initializing RouteDB syMemory usage = 3075.6 MB
[12/27 19:52:54     22s] (I)       Honor MSV route constraint: false
[12/27 19:52:54     22s] (I)       Maximum routing layer  : 2
[12/27 19:52:54     22s] (I)       Minimum routing layer  : 1
[12/27 19:52:54     22s] (I)       Supply scale factor H  : 1.00
[12/27 19:52:54     22s] (I)       Supply scale factor V  : 1.00
[12/27 19:52:54     22s] (I)       Tracks used by clock wire: 0
[12/27 19:52:54     22s] (I)       Reverse direction      : 
[12/27 19:52:54     22s] (I)       Honor partition pin guides: true
[12/27 19:52:54     22s] (I)       Route selected nets only: false
[12/27 19:52:54     22s] (I)       Route secondary PG pins: false
[12/27 19:52:54     22s] (I)       Second PG max fanout   : 2147483647
[12/27 19:52:54     22s] (I)       Number threads         : 16
[12/27 19:52:54     22s] (I)       Apply function for special wires: true
[12/27 19:52:54     22s] (I)       Layer by layer blockage reading: true
[12/27 19:52:54     22s] (I)       Offset calculation fix : true
[12/27 19:52:54     22s] (I)       Route stripe layer range: 
[12/27 19:52:54     22s] (I)       Honor partition fences : 
[12/27 19:52:54     22s] (I)       Honor partition pin    : 
[12/27 19:52:54     22s] (I)       Honor partition fences with feedthrough: 
[12/27 19:52:54     22s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:52:54     22s] (I)       build grid graph
[12/27 19:52:54     22s] (I)       build grid graph start
[12/27 19:52:54     22s] [NR-eGR] Track table information for default rule: 
[12/27 19:52:54     22s] [NR-eGR] M1 has single uniform track structure
[12/27 19:52:54     22s] [NR-eGR] M2 has single uniform track structure
[12/27 19:52:54     22s] (I)       build grid graph end
[12/27 19:52:54     22s] (I)       ===========================================================================
[12/27 19:52:54     22s] (I)       == Report All Rule Vias ==
[12/27 19:52:54     22s] (I)       ===========================================================================
[12/27 19:52:54     22s] (I)        Via Rule : (Default)
[12/27 19:52:54     22s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:52:54     22s] (I)       ---------------------------------------------------------------------------
[12/27 19:52:54     22s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:52:54     22s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:52:54     22s] (I)       ===========================================================================
[12/27 19:52:54     22s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Num PG vias on layer 1 : 0
[12/27 19:52:54     22s] (I)       Num PG vias on layer 2 : 0
[12/27 19:52:54     22s] [NR-eGR] Read 120 PG shapes
[12/27 19:52:54     22s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:52:54     22s] [NR-eGR] #Instance Blockages : 111
[12/27 19:52:54     22s] [NR-eGR] #PG Blockages       : 120
[12/27 19:52:54     22s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:52:54     22s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:52:54     22s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:52:54     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:52:54     22s] (I)       readDataFromPlaceDB
[12/27 19:52:54     22s] (I)       Read net information..
[12/27 19:52:54     22s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 19:52:54     22s] (I)       Read testcase time = 0.000 seconds
[12/27 19:52:54     22s] 
[12/27 19:52:54     22s] (I)       early_global_route_priority property id does not exist.
[12/27 19:52:54     22s] (I)       Start initializing grid graph
[12/27 19:52:54     22s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:52:54     22s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:52:54     22s] (I)       End initializing grid graph
[12/27 19:52:54     22s] (I)       Model blockages into capacity
[12/27 19:52:54     22s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:52:54     22s] (I)       Started Modeling ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Started Modeling Layer 1 ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:52:54     22s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Started Modeling Layer 2 ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:52:54     22s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Number of ignored nets = 0
[12/27 19:52:54     22s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:52:54     22s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:52:54     22s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:52:54     22s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:52:54     22s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:52:54     22s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:52:54     22s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:52:54     22s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:52:54     22s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:52:54     22s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 19:52:54     22s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3075.6 MB
[12/27 19:52:54     22s] (I)       Ndr track 0 does not exist
[12/27 19:52:54     22s] (I)       Layer1  viaCost=100.00
[12/27 19:52:54     22s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:52:54     22s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:52:54     22s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:52:54     22s] (I)       Site width          :  1000  (dbu)
[12/27 19:52:54     22s] (I)       Row height          : 90000  (dbu)
[12/27 19:52:54     22s] (I)       GCell width         : 90000  (dbu)
[12/27 19:52:54     22s] (I)       GCell height        : 90000  (dbu)
[12/27 19:52:54     22s] (I)       Grid                :    16    10     2
[12/27 19:52:54     22s] (I)       Layer numbers       :     1     2
[12/27 19:52:54     22s] (I)       Vertical capacity   :     0 90000
[12/27 19:52:54     22s] (I)       Horizontal capacity : 90000     0
[12/27 19:52:54     22s] (I)       Default wire width  :  1200  1200
[12/27 19:52:54     22s] (I)       Default wire space  :   800   800
[12/27 19:52:54     22s] (I)       Default wire pitch  :  2000  2000
[12/27 19:52:54     22s] (I)       Default pitch size  :  3000  3000
[12/27 19:52:54     22s] (I)       First track coord   :  1500  1500
[12/27 19:52:54     22s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:52:54     22s] (I)       Total num of tracks :   282   462
[12/27 19:52:54     22s] (I)       Num of masks        :     1     1
[12/27 19:52:54     22s] (I)       Num of trim masks   :     0     0
[12/27 19:52:54     22s] (I)       --------------------------------------------------------
[12/27 19:52:54     22s] 
[12/27 19:52:54     22s] [NR-eGR] ============ Routing rule table ============
[12/27 19:52:54     22s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 19:52:54     22s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:52:54     22s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:52:54     22s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:52:54     22s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:52:54     22s] [NR-eGR] ========================================
[12/27 19:52:54     22s] [NR-eGR] 
[12/27 19:52:54     22s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:52:54     22s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:52:54     22s] (I)       After initializing earlyGlobalRoute syMemory usage = 3075.6 MB
[12/27 19:52:54     22s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Started Global Routing ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       ============= Initialization =============
[12/27 19:52:54     22s] (I)       totalPins=29  totalGlobalPin=29 (100.00%)
[12/27 19:52:54     22s] (I)       Started Build MST ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Generate topology with 16 threads
[12/27 19:52:54     22s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3083.66 MB )
[12/27 19:52:54     22s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:52:54     22s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 19:52:54     22s] (I)       ============  Phase 1a Route ============
[12/27 19:52:54     22s] (I)       Started Phase 1a ( Curr Mem: 3087.66 MB )
[12/27 19:52:54     22s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3091.66 MB )
[12/27 19:52:54     22s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:54     22s] (I)       
[12/27 19:52:54     22s] (I)       ============  Phase 1b Route ============
[12/27 19:52:54     22s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:54     22s] (I)       
[12/27 19:52:54     22s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 19:52:54     22s] (I)       ============  Phase 1c Route ============
[12/27 19:52:54     22s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:54     22s] (I)       
[12/27 19:52:54     22s] (I)       ============  Phase 1d Route ============
[12/27 19:52:54     22s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:54     22s] (I)       
[12/27 19:52:54     22s] (I)       ============  Phase 1e Route ============
[12/27 19:52:54     22s] (I)       Started Phase 1e ( Curr Mem: 3103.68 MB )
[12/27 19:52:54     22s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3103.68 MB )
[12/27 19:52:54     22s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:54     22s] (I)       
[12/27 19:52:54     22s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 19:52:54     22s] [NR-eGR] 
[12/27 19:52:54     22s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3087.67 MB )
[12/27 19:52:54     22s] (I)       Running layer assignment with 16 threads
[12/27 19:52:54     22s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.66 MB )
[12/27 19:52:54     22s] (I)       ============  Phase 1l Route ============
[12/27 19:52:54     22s] (I)       
[12/27 19:52:54     22s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:52:54     22s] [NR-eGR]                        OverCon            
[12/27 19:52:54     22s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:52:54     22s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:52:54     22s] [NR-eGR] ----------------------------------------------
[12/27 19:52:54     22s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:54     22s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:54     22s] [NR-eGR] ----------------------------------------------
[12/27 19:52:54     22s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:52:54     22s] [NR-eGR] 
[12/27 19:52:54     22s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3075.66 MB )
[12/27 19:52:54     22s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:52:54     22s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:52:54     22s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:52:54     22s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 3075.7M
[12/27 19:52:54     22s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.009, MEM:3075.7M
[12/27 19:52:54     22s] OPERPROF: Starting HotSpotCal at level 1, MEM:3075.7M
[12/27 19:52:54     22s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:54     22s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:52:54     22s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:54     22s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:52:54     22s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:54     22s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:52:54     22s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:52:54     22s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:3075.6M
[12/27 19:52:54     22s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3075.6M
[12/27 19:52:54     22s] Starting Early Global Route wiring: mem = 3075.6M
[12/27 19:52:54     22s] (I)       ============= track Assignment ============
[12/27 19:52:54     22s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Started Greedy Track Assignment ( Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:52:54     22s] (I)       Running track assignment with 16 threads
[12/27 19:52:54     22s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.65 MB )
[12/27 19:52:54     22s] (I)       Run Multi-thread track assignment
[12/27 19:52:54     22s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.66 MB )
[12/27 19:52:54     22s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:54     22s] [NR-eGR]     M1  (1H) length: 1.738510e+04um, number of vias: 31
[12/27 19:52:54     22s] [NR-eGR]     M2  (2V) length: 2.898000e+04um, number of vias: 0
[12/27 19:52:54     22s] [NR-eGR] Total length: 4.636510e+04um, number of vias: 31
[12/27 19:52:54     22s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:54     22s] [NR-eGR] Total eGR-routed clock nets wire length: 7.902500e+03um 
[12/27 19:52:54     22s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:52:54     22s] Early Global Route wiring runtime: 0.00 seconds, mem = 3075.7M
[12/27 19:52:54     22s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.004, MEM:3075.7M
[12/27 19:52:54     22s] 0 delay mode for cte disabled.
[12/27 19:52:54     22s] SKP cleared!
[12/27 19:52:54     22s] 
[12/27 19:52:54     22s] *** Finished incrementalPlace (cpu=0:00:05.1, real=0:00:04.0)***
[12/27 19:52:54     22s] All LLGs are deleted
[12/27 19:52:54     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2547.5M
[12/27 19:52:54     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2547.4M
[12/27 19:52:54     22s] Start to check current routing status for nets...
[12/27 19:52:54     22s] All nets are already routed correctly.
[12/27 19:52:54     22s] End to check current routing status for nets (mem=2547.4M)
[12/27 19:52:54     22s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:52:54     22s] PreRoute RC Extraction called for design half_adder.
[12/27 19:52:54     22s] RC Extraction called in multi-corner(1) mode.
[12/27 19:52:54     22s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:52:54     22s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:52:54     22s] RCMode: PreRoute
[12/27 19:52:54     22s]       RC Corner Indexes            0   
[12/27 19:52:54     22s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:52:54     22s] Resistance Scaling Factor    : 1.00000 
[12/27 19:52:54     22s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:52:54     22s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:52:54     22s] Shrink Factor                : 1.00000
[12/27 19:52:54     22s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:52:54     22s] LayerId::1 widthSet size::1
[12/27 19:52:54     22s] LayerId::2 widthSet size::1
[12/27 19:52:54     22s] Updating RC grid for preRoute extraction ...
[12/27 19:52:54     22s] Initializing multi-corner resistance tables ...
[12/27 19:52:54     22s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:52:54     22s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2547.406M)
[12/27 19:52:54     22s] Compute RC Scale Done ...
[12/27 19:52:54     22s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1064.4M, totSessionCpu=0:00:23 **
[12/27 19:52:54     22s] #################################################################################
[12/27 19:52:54     22s] # Design Stage: PreRoute
[12/27 19:52:54     22s] # Design Name: half_adder
[12/27 19:52:54     22s] # Design Mode: 250nm
[12/27 19:52:54     22s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:52:54     22s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:52:54     22s] # Signoff Settings: SI Off 
[12/27 19:52:54     22s] #################################################################################
[12/27 19:52:54     22s] Topological Sorting (REAL = 0:00:00.0, MEM = 2557.2M, InitMEM = 2557.2M)
[12/27 19:52:54     22s] Calculate delays in Single mode...
[12/27 19:52:54     22s] Start delay calculation (fullDC) (16 T). (MEM=2557.23)
[12/27 19:52:54     23s] End AAE Lib Interpolated Model. (MEM=2574.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:52:54     23s] Total number of fetched objects 14
[12/27 19:52:54     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:52:54     23s] End delay calculation. (MEM=2714.32 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:52:54     23s] End delay calculation (fullDC). (MEM=2714.32 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 19:52:54     23s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2714.3M) ***
[12/27 19:52:54     23s] *** Timing Is met
[12/27 19:52:54     23s] *** Check timing (0:00:00.0)
[12/27 19:52:54     23s] *** Timing Is met
[12/27 19:52:54     23s] *** Check timing (0:00:00.0)
[12/27 19:52:54     23s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/27 19:52:54     23s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:52:54     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.2 mem=2714.3M
[12/27 19:52:54     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.2 mem=2714.3M
[12/27 19:52:54     23s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:52:54     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.2 mem=3090.2M
[12/27 19:52:54     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:3090.2M
[12/27 19:52:54     23s] #spOpts: N=250 minPadR=1.1 
[12/27 19:52:54     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3090.2M
[12/27 19:52:54     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3090.2M
[12/27 19:52:54     23s] Core basic site is CoreSite
[12/27 19:52:54     23s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:54     23s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:52:54     23s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:52:54     23s] SiteArray: use 57,344 bytes
[12/27 19:52:54     23s] SiteArray: current memory after site array memory allocation 3090.3M
[12/27 19:52:54     23s] SiteArray: FP blocked sites are writable
[12/27 19:52:54     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:52:54     23s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3090.3M
[12/27 19:52:54     23s] Process 70 wires and vias for routing blockage analysis
[12/27 19:52:54     23s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:3122.3M
[12/27 19:52:54     23s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:52:54     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:3122.3M
[12/27 19:52:54     23s] OPERPROF:     Starting CMU at level 3, MEM:3122.3M
[12/27 19:52:54     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3122.3M
[12/27 19:52:54     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3122.3M
[12/27 19:52:54     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3122.3MB).
[12/27 19:52:54     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3122.3M
[12/27 19:52:54     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.3 mem=3122.3M
[12/27 19:52:54     23s] Begin: Area Reclaim Optimization
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] Creating Lib Analyzer ...
[12/27 19:52:54     23s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:52:54     23s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:52:54     23s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.3 mem=3122.3M
[12/27 19:52:54     23s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.3 mem=3122.3M
[12/27 19:52:54     23s] Creating Lib Analyzer, finished. 
[12/27 19:52:54     23s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:23.3/0:01:25.5 (0.3), mem = 3122.3M
[12/27 19:52:54     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.3
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:52:54     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.3 mem=3122.3M
[12/27 19:52:54     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.3 mem=3122.3M
[12/27 19:52:54     23s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3122.3M
[12/27 19:52:54     23s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3122.3M
[12/27 19:52:54     23s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.04
[12/27 19:52:54     23s] +----------+---------+--------+--------+------------+--------+
[12/27 19:52:54     23s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/27 19:52:54     23s] +----------+---------+--------+--------+------------+--------+
[12/27 19:52:54     23s] |    12.04%|        -|   0.000|   0.000|   0:00:00.0| 3122.3M|
[12/27 19:52:54     23s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:52:54     23s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3122.3M|
[12/27 19:52:54     23s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
[12/27 19:52:54     23s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3294.0M|
[12/27 19:52:54     23s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:52:54     23s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3294.0M|
[12/27 19:52:54     23s] +----------+---------+--------+--------+------------+--------+
[12/27 19:52:54     23s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.04
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/27 19:52:54     23s] --------------------------------------------------------------
[12/27 19:52:54     23s] |                                   | Total     | Sequential |
[12/27 19:52:54     23s] --------------------------------------------------------------
[12/27 19:52:54     23s] | Num insts resized                 |       0  |       0    |
[12/27 19:52:54     23s] | Num insts undone                  |       0  |       0    |
[12/27 19:52:54     23s] | Num insts Downsized               |       0  |       0    |
[12/27 19:52:54     23s] | Num insts Samesized               |       0  |       0    |
[12/27 19:52:54     23s] | Num insts Upsized                 |       0  |       0    |
[12/27 19:52:54     23s] | Num multiple commits+uncommits    |       0  |       -    |
[12/27 19:52:54     23s] --------------------------------------------------------------
[12/27 19:52:54     23s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/27 19:52:54     23s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:       Starting CMU at level 4, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:3294.0M
[12/27 19:52:54     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.4
[12/27 19:52:54     23s] OPERPROF: Starting RefinePlace at level 1, MEM:3294.0M
[12/27 19:52:54     23s] *** Starting refinePlace (0:00:23.5 mem=3294.0M) ***
[12/27 19:52:54     23s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:52:54     23s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:54     23s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3294.0M
[12/27 19:52:54     23s] Starting refinePlace ...
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:52:54     23s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:54     23s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3294.0MB) @(0:00:23.5 - 0:00:23.5).
[12/27 19:52:54     23s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:52:54     23s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3294.0MB
[12/27 19:52:54     23s] Statistics of distance of Instance movement in refine placement:
[12/27 19:52:54     23s]   maximum (X+Y) =         0.00 um
[12/27 19:52:54     23s]   mean    (X+Y) =         0.00 um
[12/27 19:52:54     23s] Summary Report:
[12/27 19:52:54     23s] Instances move: 0 (out of 8 movable)
[12/27 19:52:54     23s] Instances flipped: 0
[12/27 19:52:54     23s] Mean displacement: 0.00 um
[12/27 19:52:54     23s] Max displacement: 0.00 um 
[12/27 19:52:54     23s] Total instances moved : 0
[12/27 19:52:54     23s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:3294.0M
[12/27 19:52:54     23s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:52:54     23s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3294.0MB
[12/27 19:52:54     23s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3294.0MB) @(0:00:23.5 - 0:00:23.5).
[12/27 19:52:54     23s] *** Finished refinePlace (0:00:23.5 mem=3294.0M) ***
[12/27 19:52:54     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.4
[12/27 19:52:54     23s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.003, MEM:3294.0M
[12/27 19:52:54     23s] *** maximum move = 0.00 um ***
[12/27 19:52:54     23s] *** Finished re-routing un-routed nets (3294.0M) ***
[12/27 19:52:54     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:     Starting CMU at level 3, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3294.0M
[12/27 19:52:54     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:3294.0M
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3294.0M) ***
[12/27 19:52:54     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.3
[12/27 19:52:54     23s] *** AreaOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:23.5/0:01:25.7 (0.3), mem = 3294.0M
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] =============================================================================================
[12/27 19:52:54     23s]  Step TAT Report for AreaOpt #1
[12/27 19:52:54     23s] =============================================================================================
[12/27 19:52:54     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:52:54     23s] ---------------------------------------------------------------------------------------------
[12/27 19:52:54     23s] [ RefinePlace            ]      1   0:00:00.0  (  11.9 % )     0:00:00.0 /  0:00:00.0    0.4
[12/27 19:52:54     23s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:54     23s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  12.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:52:54     23s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:54     23s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    3.4
[12/27 19:52:54     23s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:54     23s] [ OptSingleIteration     ]      4   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    2.1
[12/27 19:52:54     23s] [ OptGetWeight           ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:54     23s] [ OptEval                ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:54     23s] [ OptCommit              ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0   72.8
[12/27 19:52:54     23s] [ PostCommitDelayCalc    ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:54     23s] [ MISC                   ]          0:00:00.2  (  69.3 % )     0:00:00.2 /  0:00:00.1    0.9
[12/27 19:52:54     23s] ---------------------------------------------------------------------------------------------
[12/27 19:52:54     23s]  AreaOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/27 19:52:54     23s] ---------------------------------------------------------------------------------------------
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2600.60M, totSessionCpu=0:00:23).
[12/27 19:52:54     23s] **INFO: Flow update: Design timing is met.
[12/27 19:52:54     23s] Begin: GigaOpt postEco DRV Optimization
[12/27 19:52:54     23s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -preCTS -max_fanout
[12/27 19:52:54     23s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:52:54     23s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:23.5/0:01:25.7 (0.3), mem = 2600.6M
[12/27 19:52:54     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.4
[12/27 19:52:54     23s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:52:54     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.5 mem=2600.6M
[12/27 19:52:54     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:2600.6M
[12/27 19:52:54     23s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 19:52:54     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2600.6M
[12/27 19:52:54     23s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:52:54     23s] OPERPROF:     Starting CMU at level 3, MEM:2600.6M
[12/27 19:52:54     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2600.6M
[12/27 19:52:54     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2600.6M
[12/27 19:52:54     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2600.6MB).
[12/27 19:52:54     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2600.6M
[12/27 19:52:54     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.5 mem=2602.1M
[12/27 19:52:54     23s] 
[12/27 19:52:54     23s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:52:54     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.5 mem=2602.1M
[12/27 19:52:54     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.5 mem=2602.1M
[12/27 19:52:55     23s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3008.5M
[12/27 19:52:55     23s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3008.5M
[12/27 19:52:55     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:52:55     23s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/27 19:52:55     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:52:55     23s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/27 19:52:55     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:52:55     23s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:52:55     23s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9815595.00|     0.00|       0|       0|       0|  12.04|          |         |
[12/27 19:52:55     23s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:52:55     23s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9815595.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3008.5M|
[12/27 19:52:55     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3008.5M) ***
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.4
[12/27 19:52:55     23s] *** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:23.9/0:01:26.1 (0.3), mem = 2600.6M
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] =============================================================================================
[12/27 19:52:55     23s]  Step TAT Report for DrvOpt #1
[12/27 19:52:55     23s] =============================================================================================
[12/27 19:52:55     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:52:55     23s] ---------------------------------------------------------------------------------------------
[12/27 19:52:55     23s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:55     23s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:55     23s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:52:55     23s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:55     23s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:55     23s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:55     23s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/27 19:52:55     23s] [ MISC                   ]          0:00:00.4  (  94.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:52:55     23s] ---------------------------------------------------------------------------------------------
[12/27 19:52:55     23s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:52:55     23s] ---------------------------------------------------------------------------------------------
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] End: GigaOpt postEco DRV Optimization
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] Active setup views:
[12/27 19:52:55     23s]  func_typical
[12/27 19:52:55     23s]   Dominating endpoints: 0
[12/27 19:52:55     23s]   Dominating TNS: -0.000
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:52:55     23s] PreRoute RC Extraction called for design half_adder.
[12/27 19:52:55     23s] RC Extraction called in multi-corner(1) mode.
[12/27 19:52:55     23s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:52:55     23s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:52:55     23s] RCMode: PreRoute
[12/27 19:52:55     23s]       RC Corner Indexes            0   
[12/27 19:52:55     23s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:52:55     23s] Resistance Scaling Factor    : 1.00000 
[12/27 19:52:55     23s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:52:55     23s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:52:55     23s] Shrink Factor                : 1.00000
[12/27 19:52:55     23s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:52:55     23s] RC Grid backup saved.
[12/27 19:52:55     23s] LayerId::1 widthSet size::1
[12/27 19:52:55     23s] LayerId::2 widthSet size::1
[12/27 19:52:55     23s] Skipped RC grid update for preRoute extraction.
[12/27 19:52:55     23s] Initializing multi-corner resistance tables ...
[12/27 19:52:55     23s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:52:55     23s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2586.398M)
[12/27 19:52:55     23s] Skewing Data Summary (End_of_FINAL)
[12/27 19:52:55     23s] --------------------------------------------------
[12/27 19:52:55     23s]  Total skewed count:0
[12/27 19:52:55     23s] --------------------------------------------------
[12/27 19:52:55     23s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Started Loading and Dumping File ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Reading DB...
[12/27 19:52:55     23s] (I)       Read data from FE... (mem=2586.4M)
[12/27 19:52:55     23s] (I)       Read nodes and places... (mem=2586.4M)
[12/27 19:52:55     23s] (I)       Done Read nodes and places (cpu=0.000s, mem=2586.4M)
[12/27 19:52:55     23s] (I)       Read nets... (mem=2586.4M)
[12/27 19:52:55     23s] (I)       Done Read nets (cpu=0.000s, mem=2586.4M)
[12/27 19:52:55     23s] (I)       Done Read data from FE (cpu=0.010s, mem=2586.4M)
[12/27 19:52:55     23s] (I)       before initializing RouteDB syMemory usage = 2586.4 MB
[12/27 19:52:55     23s] (I)       Build term to term wires: false
[12/27 19:52:55     23s] (I)       Honor MSV route constraint: false
[12/27 19:52:55     23s] (I)       Maximum routing layer  : 2
[12/27 19:52:55     23s] (I)       Minimum routing layer  : 1
[12/27 19:52:55     23s] (I)       Supply scale factor H  : 1.00
[12/27 19:52:55     23s] (I)       Supply scale factor V  : 1.00
[12/27 19:52:55     23s] (I)       Tracks used by clock wire: 0
[12/27 19:52:55     23s] (I)       Reverse direction      : 
[12/27 19:52:55     23s] (I)       Honor partition pin guides: true
[12/27 19:52:55     23s] (I)       Route selected nets only: false
[12/27 19:52:55     23s] (I)       Route secondary PG pins: false
[12/27 19:52:55     23s] (I)       Second PG max fanout   : 2147483647
[12/27 19:52:55     23s] (I)       Number threads         : 16
[12/27 19:52:55     23s] (I)       Apply function for special wires: true
[12/27 19:52:55     23s] (I)       Layer by layer blockage reading: true
[12/27 19:52:55     23s] (I)       Offset calculation fix : true
[12/27 19:52:55     23s] (I)       Route stripe layer range: 
[12/27 19:52:55     23s] (I)       Honor partition fences : 
[12/27 19:52:55     23s] (I)       Honor partition pin    : 
[12/27 19:52:55     23s] (I)       Honor partition fences with feedthrough: 
[12/27 19:52:55     23s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:52:55     23s] (I)       build grid graph
[12/27 19:52:55     23s] (I)       build grid graph start
[12/27 19:52:55     23s] [NR-eGR] Track table information for default rule: 
[12/27 19:52:55     23s] [NR-eGR] M1 has single uniform track structure
[12/27 19:52:55     23s] [NR-eGR] M2 has single uniform track structure
[12/27 19:52:55     23s] (I)       build grid graph end
[12/27 19:52:55     23s] (I)       ===========================================================================
[12/27 19:52:55     23s] (I)       == Report All Rule Vias ==
[12/27 19:52:55     23s] (I)       ===========================================================================
[12/27 19:52:55     23s] (I)        Via Rule : (Default)
[12/27 19:52:55     23s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:52:55     23s] (I)       ---------------------------------------------------------------------------
[12/27 19:52:55     23s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:52:55     23s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:52:55     23s] (I)       ===========================================================================
[12/27 19:52:55     23s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Num PG vias on layer 1 : 0
[12/27 19:52:55     23s] (I)       Num PG vias on layer 2 : 0
[12/27 19:52:55     23s] [NR-eGR] Read 120 PG shapes
[12/27 19:52:55     23s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:52:55     23s] [NR-eGR] #Instance Blockages : 111
[12/27 19:52:55     23s] [NR-eGR] #PG Blockages       : 120
[12/27 19:52:55     23s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:52:55     23s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:52:55     23s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:52:55     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:52:55     23s] (I)       readDataFromPlaceDB
[12/27 19:52:55     23s] (I)       Read net information..
[12/27 19:52:55     23s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 19:52:55     23s] (I)       Read testcase time = 0.000 seconds
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] (I)       early_global_route_priority property id does not exist.
[12/27 19:52:55     23s] (I)       Start initializing grid graph
[12/27 19:52:55     23s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:52:55     23s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:52:55     23s] (I)       End initializing grid graph
[12/27 19:52:55     23s] (I)       Model blockages into capacity
[12/27 19:52:55     23s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:52:55     23s] (I)       Started Modeling ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Started Modeling Layer 1 ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:52:55     23s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Started Modeling Layer 2 ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:52:55     23s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Number of ignored nets = 0
[12/27 19:52:55     23s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:52:55     23s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:52:55     23s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:52:55     23s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:52:55     23s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:52:55     23s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:52:55     23s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:52:55     23s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:52:55     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:52:55     23s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 19:52:55     23s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2586.4 MB
[12/27 19:52:55     23s] (I)       Ndr track 0 does not exist
[12/27 19:52:55     23s] (I)       Layer1  viaCost=100.00
[12/27 19:52:55     23s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:52:55     23s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:52:55     23s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:52:55     23s] (I)       Site width          :  1000  (dbu)
[12/27 19:52:55     23s] (I)       Row height          : 90000  (dbu)
[12/27 19:52:55     23s] (I)       GCell width         : 90000  (dbu)
[12/27 19:52:55     23s] (I)       GCell height        : 90000  (dbu)
[12/27 19:52:55     23s] (I)       Grid                :    16    10     2
[12/27 19:52:55     23s] (I)       Layer numbers       :     1     2
[12/27 19:52:55     23s] (I)       Vertical capacity   :     0 90000
[12/27 19:52:55     23s] (I)       Horizontal capacity : 90000     0
[12/27 19:52:55     23s] (I)       Default wire width  :  1200  1200
[12/27 19:52:55     23s] (I)       Default wire space  :   800   800
[12/27 19:52:55     23s] (I)       Default wire pitch  :  2000  2000
[12/27 19:52:55     23s] (I)       Default pitch size  :  3000  3000
[12/27 19:52:55     23s] (I)       First track coord   :  1500  1500
[12/27 19:52:55     23s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:52:55     23s] (I)       Total num of tracks :   282   462
[12/27 19:52:55     23s] (I)       Num of masks        :     1     1
[12/27 19:52:55     23s] (I)       Num of trim masks   :     0     0
[12/27 19:52:55     23s] (I)       --------------------------------------------------------
[12/27 19:52:55     23s] 
[12/27 19:52:55     23s] [NR-eGR] ============ Routing rule table ============
[12/27 19:52:55     23s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 19:52:55     23s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:52:55     23s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:52:55     23s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:52:55     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:52:55     23s] [NR-eGR] ========================================
[12/27 19:52:55     23s] [NR-eGR] 
[12/27 19:52:55     23s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:52:55     23s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:52:55     23s] (I)       After initializing earlyGlobalRoute syMemory usage = 2586.4 MB
[12/27 19:52:55     23s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Started Global Routing ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       ============= Initialization =============
[12/27 19:52:55     23s] (I)       totalPins=29  totalGlobalPin=29 (100.00%)
[12/27 19:52:55     23s] (I)       Started Build MST ( Curr Mem: 2586.40 MB )
[12/27 19:52:55     23s] (I)       Generate topology with 16 threads
[12/27 19:52:55     23s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.41 MB )
[12/27 19:52:55     23s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:52:55     23s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 19:52:55     23s] (I)       ============  Phase 1a Route ============
[12/27 19:52:55     23s] (I)       Started Phase 1a ( Curr Mem: 2594.41 MB )
[12/27 19:52:55     23s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.41 MB )
[12/27 19:52:55     23s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:55     23s] (I)       
[12/27 19:52:55     23s] (I)       ============  Phase 1b Route ============
[12/27 19:52:55     23s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:55     23s] (I)       
[12/27 19:52:55     23s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 19:52:55     23s] (I)       ============  Phase 1c Route ============
[12/27 19:52:55     23s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:55     23s] (I)       
[12/27 19:52:55     23s] (I)       ============  Phase 1d Route ============
[12/27 19:52:55     23s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:55     23s] (I)       
[12/27 19:52:55     23s] (I)       ============  Phase 1e Route ============
[12/27 19:52:55     23s] (I)       Started Phase 1e ( Curr Mem: 2610.42 MB )
[12/27 19:52:55     23s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2610.42 MB )
[12/27 19:52:55     23s] (I)       Usage: 48 = (17 H, 31 V) = (0.44% H, 0.72% V) = (1.530e+04um H, 2.790e+04um V)
[12/27 19:52:55     23s] (I)       
[12/27 19:52:55     23s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 19:52:55     23s] [NR-eGR] 
[12/27 19:52:55     23s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.43 MB )
[12/27 19:52:55     23s] (I)       Running layer assignment with 16 threads
[12/27 19:52:55     23s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2587.88 MB )
[12/27 19:52:55     23s] (I)       ============  Phase 1l Route ============
[12/27 19:52:55     23s] (I)       
[12/27 19:52:55     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:52:55     23s] [NR-eGR]                        OverCon            
[12/27 19:52:55     23s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:52:55     23s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:52:55     23s] [NR-eGR] ----------------------------------------------
[12/27 19:52:55     23s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:55     23s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:52:55     23s] [NR-eGR] ----------------------------------------------
[12/27 19:52:55     23s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:52:55     23s] [NR-eGR] 
[12/27 19:52:55     23s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2587.88 MB )
[12/27 19:52:55     23s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:52:55     23s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:52:55     23s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:52:55     23s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2587.88 MB )
[12/27 19:52:55     23s] OPERPROF: Starting HotSpotCal at level 1, MEM:2587.9M
[12/27 19:52:55     23s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:55     23s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:52:55     23s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:55     24s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:52:55     24s] [hotspot] +------------+---------------+---------------+
[12/27 19:52:55     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:52:55     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:52:55     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2587.9M
[12/27 19:52:55     24s] Starting delay calculation for Setup views
[12/27 19:52:55     24s] #################################################################################
[12/27 19:52:55     24s] # Design Stage: PreRoute
[12/27 19:52:55     24s] # Design Name: half_adder
[12/27 19:52:55     24s] # Design Mode: 250nm
[12/27 19:52:55     24s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:52:55     24s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:52:55     24s] # Signoff Settings: SI Off 
[12/27 19:52:55     24s] #################################################################################
[12/27 19:52:55     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 2585.9M, InitMEM = 2585.9M)
[12/27 19:52:55     24s] Calculate delays in Single mode...
[12/27 19:52:55     24s] Start delay calculation (fullDC) (16 T). (MEM=2585.88)
[12/27 19:52:55     24s] End AAE Lib Interpolated Model. (MEM=2602.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:52:55     24s] Total number of fetched objects 14
[12/27 19:52:55     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:52:55     24s] End delay calculation. (MEM=2737.89 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:52:55     24s] End delay calculation (fullDC). (MEM=2737.89 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 19:52:55     24s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2737.9M) ***
[12/27 19:52:55     24s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:24.3 mem=2705.9M)
[12/27 19:52:55     24s] Reported timing to dir ./timingReports
[12/27 19:52:55     24s] **optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 1162.4M, totSessionCpu=0:00:24 **
[12/27 19:52:55     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2572.9M
[12/27 19:52:55     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:2572.9M
[12/27 19:52:56     24s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.82e+06 |   N/A   |9.82e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1165.8M, totSessionCpu=0:00:24 **
[12/27 19:52:56     24s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/27 19:52:56     24s] Type 'man IMPOPT-3195' for more detail.
[12/27 19:52:56     24s] *** Finished optDesign ***
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:10.6 real=0:00:10.2)
[12/27 19:52:56     24s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[12/27 19:52:56     24s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/27 19:52:56     24s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.2)
[12/27 19:52:56     24s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:05.2 real=0:00:03.8)
[12/27 19:52:56     24s] Info: pop threads available for lower-level modules during optimization.
[12/27 19:52:56     24s] Deleting Lib Analyzer.
[12/27 19:52:56     24s] clean pInstBBox. size 0
[12/27 19:52:56     24s] All LLGs are deleted
[12/27 19:52:56     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2604.8M
[12/27 19:52:56     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2604.8M
[12/27 19:52:56     24s] #optDebug: fT-D <X 1 0 0 0>
[12/27 19:52:56     24s] VSMManager cleared!
[12/27 19:52:56     24s] **place_opt_design ... cpu = 0:00:10, real = 0:00:09, mem = 2586.8M **
[12/27 19:52:56     24s] *** Finished GigaPlace ***
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] *** Summary of all messages that are not suppressed in this session:
[12/27 19:52:56     24s] Severity  ID               Count  Summary                                  
[12/27 19:52:56     24s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[12/27 19:52:56     24s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/27 19:52:56     24s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/27 19:52:56     24s] ERROR     IMPSP-372            5  Found mismatched FollowPin in rows. Swit...
[12/27 19:52:56     24s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/27 19:52:56     24s] *** Message Summary: 7 warning(s), 5 error(s)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] =============================================================================================
[12/27 19:52:56     24s]  Final TAT Report for place_opt_design
[12/27 19:52:56     24s] =============================================================================================
[12/27 19:52:56     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:52:56     24s] ---------------------------------------------------------------------------------------------
[12/27 19:52:56     24s] [ GlobalOpt              ]      1   0:00:01.6  (  16.8 % )     0:00:01.6 /  0:00:01.6    1.0
[12/27 19:52:56     24s] [ DrvOpt                 ]      1   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:52:56     24s] [ SimplifyNetlist        ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/27 19:52:56     24s] [ AreaOpt                ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/27 19:52:56     24s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:52:56     24s] [ IncrReplace            ]      1   0:00:03.8  (  40.7 % )     0:00:03.8 /  0:00:05.2    1.4
[12/27 19:52:56     24s] [ RefinePlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[12/27 19:52:56     24s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.6    1.2
[12/27 19:52:56     24s] [ FullDelayCalc          ]      2   0:00:00.5  (   5.1 % )     0:00:00.5 /  0:00:00.5    1.1
[12/27 19:52:56     24s] [ TimingReport           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 19:52:56     24s] [ DrvReport              ]      2   0:00:01.2  (  13.3 % )     0:00:01.2 /  0:00:00.0    0.0
[12/27 19:52:56     24s] [ MISC                   ]          0:00:01.3  (  14.0 % )     0:00:01.3 /  0:00:01.4    1.1
[12/27 19:52:56     24s] ---------------------------------------------------------------------------------------------
[12/27 19:52:56     24s]  place_opt_design TOTAL             0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:09.7    1.0
[12/27 19:52:56     24s] ---------------------------------------------------------------------------------------------
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[12/27 19:52:56     24s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8 (limited from 16 due to maxiumThreadLimitSetInTrialRoute).
[12/27 19:52:56     24s] enableMT= 3 (onDemand)
[12/27 19:52:56     24s] useHNameCompare= 3 (lazy mode)
[12/27 19:52:56     24s] doMTMainInit= 1
[12/27 19:52:56     24s] doMTFlushLazyWireDelete= 1
[12/27 19:52:56     24s] useFastLRoute= 0
[12/27 19:52:56     24s] useFastCRoute= 1
[12/27 19:52:56     24s] doMTNetInitAdjWires= 1
[12/27 19:52:56     24s] wireMPoolNoThreadCheck= 1
[12/27 19:52:56     24s] allMPoolNoThreadCheck= 1
[12/27 19:52:56     24s] doNotUseMPoolInCRoute= 1
[12/27 19:52:56     24s] doMTSprFixZeroViaCodes= 1
[12/27 19:52:56     24s] doMTDtrRoute1CleanupA= 1
[12/27 19:52:56     24s] doMTDtrRoute1CleanupB= 1
[12/27 19:52:56     24s] doMTWireLenCalc= 0
[12/27 19:52:56     24s] doSkipQALenRecalc= 1
[12/27 19:52:56     24s] doMTMainCleanup= 1
[12/27 19:52:56     24s] doMTMoveCellTermsToMSLayer= 1
[12/27 19:52:56     24s] doMTConvertWiresToNewViaCode= 1
[12/27 19:52:56     24s] doMTRemoveAntenna= 1
[12/27 19:52:56     24s] doMTCheckConnectivity= 1
[12/27 19:52:56     24s] enableRuntimeLog= 0
[12/27 19:52:56     24s] Set wireMPool w/ noThreadCheck
[12/27 19:52:56     24s] *** New algorithm with color map for Partitions and Power Domain handling will be activated...
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Saved RC grid cleaned up.
[12/27 19:52:56     24s] *** Starting trialRoute (mem=2602.8M) ***
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Using hname+ instead name for net compare
[12/27 19:52:56     24s] Activating lazyNetListOrdering
[12/27 19:52:56     24s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[12/27 19:52:56     24s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[12/27 19:52:56     24s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/27 19:52:56     24s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 2603.5M)
[12/27 19:52:56     24s] moveBlkTerm was implicitly turned on (since useM1).
[12/27 19:52:56     24s] moveBlkTerm was implicitly turned on (since useM1).
[12/27 19:52:56     24s] Options:  -moveBlkTerm -minRouteLayer 1 -maxRouteLayer 2 -noPinGuide
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[12/27 19:52:56     24s] Set wireMPool w/ noThreadCheck
[12/27 19:52:56     24s] routingBox: (0 0) (1386000 846000)
[12/27 19:52:56     24s] coreBox:    (18000 18000) (1368000 828000)
[12/27 19:52:56     24s] Number of multi-gpin terms=4, multi-gpins=9, moved blk term=0/0
[12/27 19:52:56     24s] Setting of trcDoMultiPinNet= 0
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M):
[12/27 19:52:56     24s] Est net length = 4.336e+04um = 1.636e+04H + 2.700e+04V
[12/27 19:52:56     24s] Usage: (0.5%H 0.9%V) = (1.803e+04um 3.204e+04um) = (120 38)
[12/27 19:52:56     24s] Obstruct: 72 = 21 (2.1%H) + 51 (5.0%V)
[12/27 19:52:56     24s] Overflow: 1 = 0 (0.00% H) + 1 (0.10% V)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M):
[12/27 19:52:56     24s] Usage: (0.5%H 0.9%V) = (1.803e+04um 3.204e+04um) = (120 38)
[12/27 19:52:56     24s] Overflow: 1 = 0 (0.00% H) + 1 (0.10% V)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M):
[12/27 19:52:56     24s] Usage: (0.5%H 0.9%V) = (1.803e+04um 3.204e+04um) = (120 38)
[12/27 19:52:56     24s] Overflow: 1 = 0 (0.00% H) + 1 (0.10% V)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M):
[12/27 19:52:56     24s] Usage: (0.5%H 0.9%V) = (1.803e+04um 3.276e+04um) = (120 38)
[12/27 19:52:56     24s] Overflow: 1 = 0 (0.00% H) + 1 (0.10% V)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1a-1d Overflow: 0.00% H + 0.10% V (0:00:00.0 2604.3M)

[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M):
[12/27 19:52:56     24s] Usage: (0.6%H 1.0%V) = (1.878e+04um 3.582e+04um) = (125 43)
[12/27 19:52:56     24s] Overflow: 1 = 0 (0.00% H) + 1 (0.10% V)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M):
[12/27 19:52:56     24s] Usage: (0.6%H 1.0%V) = (1.878e+04um 3.582e+04um) = (125 43)
[12/27 19:52:56     24s] Overflow: 1 = 0 (0.00% H) + 1 (0.10% V)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Congestion distribution:
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Remain	cntH		cntV
[12/27 19:52:56     24s] --------------------------------------
[12/27 19:52:56     24s]  -1:	0	 0.00%	1	 0.10%
[12/27 19:52:56     24s] --------------------------------------
[12/27 19:52:56     24s]   0:	0	 0.00%	2	 0.21%
[12/27 19:52:56     24s]   1:	3	 0.30%	12	 1.25%
[12/27 19:52:56     24s]   2:	5	 0.50%	48	 4.99%
[12/27 19:52:56     24s]   3:	6	 0.61%	56	 5.83%
[12/27 19:52:56     24s]   4:	53	 5.35%	116	12.07%
[12/27 19:52:56     24s]   5:	924	93.24%	726	75.55%
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1e-1f Overflow: 0.00% H + 0.10% V (0:00:00.0 2604.3M)

[12/27 19:52:56     24s] Global route (cpu=0.0s real=0.0s 2604.3M)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] *** After '-updateRemainTrks' operation: 
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Usage: (0.6%H 1.0%V) = (1.878e+04um 3.582e+04um) = (125 43)
[12/27 19:52:56     24s] Overflow: 1 = 0 (0.00% H) + 1 (0.10% V)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Phase 1l Overflow: 0.00% H + 0.10% V (0:00:00.0 2604.3M)

[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Congestion distribution:
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Remain	cntH		cntV
[12/27 19:52:56     24s] --------------------------------------
[12/27 19:52:56     24s]  -1:	0	 0.00%	1	 0.10%
[12/27 19:52:56     24s] --------------------------------------
[12/27 19:52:56     24s]   0:	0	 0.00%	2	 0.21%
[12/27 19:52:56     24s]   1:	3	 0.30%	12	 1.25%
[12/27 19:52:56     24s]   2:	5	 0.50%	48	 4.99%
[12/27 19:52:56     24s]   3:	6	 0.61%	56	 5.83%
[12/27 19:52:56     24s]   4:	53	 5.35%	116	12.07%
[12/27 19:52:56     24s]   5:	924	93.24%	726	75.55%
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Starting trMTInitAdjWires in MT mode ...
[12/27 19:52:56     24s] Set wireMPool w/ threadCheck
[12/27 19:52:56     24s] Set wireMPool w/ noThreadCheck
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 2604.3M) ***
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Using trMTFlushLazyWireDel= 1
[12/27 19:52:56     24s] Not using mpools for CRoute
[12/27 19:52:56     24s] Activating useFastCRoute= 1 in phase 2a.
[12/27 19:52:56     24s] Starting trMTDtrRoute1CleanupA in MT mode ...
[12/27 19:52:56     24s] Set wireMPool w/ threadCheck
[12/27 19:52:56     24s] Set wireMPool w/ noThreadCheck
[12/27 19:52:56     24s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M)
[12/27 19:52:56     24s] Not using mpools for CRoute
[12/27 19:52:56     24s] Activating useFastCRoute= 1 in phase 2b.
[12/27 19:52:56     24s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M)
[12/27 19:52:56     24s] Starting trMTDtrRoute1CleanupB in MT mode ...
[12/27 19:52:56     24s] Set wireMPool w/ threadCheck
[12/27 19:52:56     24s] Set wireMPool w/ noThreadCheck
[12/27 19:52:56     24s] Cleanup real= 0:00:00.0
[12/27 19:52:56     24s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M)
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Total length: 4.568e+04um, number of vias: 30
[12/27 19:52:56     24s] M1(H) length: 1.689e+04um, number of vias: 30
[12/27 19:52:56     24s] M2(V) length: 2.879e+04um
[12/27 19:52:56     24s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 2604.3M) ***
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Skipping QALenRecalc
[12/27 19:52:56     24s] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[12/27 19:52:56     24s] Starting trMTConvertWiresToNewViaCode in MT mode ...
[12/27 19:52:56     24s] *** Finished all Phases (cpu=0:00:00.0 mem=2604.3M) ***
[12/27 19:52:56     24s] trMTFlushLazyWireDel was already disabled
[12/27 19:52:56     24s] Starting trMTSprFixZeroViaCodes in MT mode ...
[12/27 19:52:56     24s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[12/27 19:52:56     24s] Starting trMTRemoveAntenna in MT mode ...
[12/27 19:52:56     24s] Set wireMPool w/ threadCheck
[12/27 19:52:56     24s] Set wireMPool w/ noThreadCheck
[12/27 19:52:56     24s] Peak Memory Usage was 2604.3M 
[12/27 19:52:56     24s] TrialRoute+GlbRouteEst total runtime= 0:00:00.0
[12/27 19:52:56     24s] *** Finished trialRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2604.3M) ***
[12/27 19:52:56     24s] 
[12/27 19:52:56     24s] Set wireMPool w/ threadCheck
[12/27 19:52:57     24s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc
[12/27 19:52:57     24s] #% Begin save design ... (date=12/27 19:52:57, mem=1087.8M)
[12/27 19:52:57     24s] % Begin Save ccopt configuration ... (date=12/27 19:52:57, mem=1087.8M)
[12/27 19:52:57     24s] % End Save ccopt configuration ... (date=12/27 19:52:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.1M, current mem=1088.1M)
[12/27 19:52:57     24s] % Begin Save netlist data ... (date=12/27 19:52:57, mem=1088.1M)
[12/27 19:52:57     24s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
[12/27 19:52:57     24s] % End Save netlist data ... (date=12/27 19:52:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1089.2M, current mem=1089.2M)
[12/27 19:52:57     24s] Saving symbol-table file in separate thread ...
[12/27 19:52:57     24s] Saving congestion map file in separate thread ...
[12/27 19:52:57     24s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.route.congmap.gz ...
[12/27 19:52:57     24s] % Begin Save AAE data ... (date=12/27 19:52:57, mem=1090.1M)
[12/27 19:52:57     24s] Saving AAE Data ...
[12/27 19:52:57     24s] % End Save AAE data ... (date=12/27 19:52:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.1M, current mem=1090.1M)
[12/27 19:52:57     24s] % Begin Save clock tree data ... (date=12/27 19:52:57, mem=1090.4M)
[12/27 19:52:57     24s] % End Save clock tree data ... (date=12/27 19:52:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.4M, current mem=1090.4M)
[12/27 19:52:57     24s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/gui.pref.tcl ...
[12/27 19:52:57     24s] Saving mode setting ...
[12/27 19:52:57     24s] Saving global file ...
[12/27 19:52:57     24s] Saving Drc markers ...
[12/27 19:52:57     24s] ... 2 markers are saved ...
[12/27 19:52:57     24s] ... 0 geometry drc markers are saved ...
[12/27 19:52:57     24s] ... 0 antenna drc markers are saved ...
[12/27 19:52:57     24s] Saving floorplan file in separate thread ...
[12/27 19:52:57     24s] Saving PG file in separate thread ...
[12/27 19:52:57     24s] Saving placement file in separate thread ...
[12/27 19:52:57     24s] Saving route file in separate thread ...
[12/27 19:52:57     24s] Saving property file in separate thread ...
[12/27 19:52:57     24s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.pg.gz
[12/27 19:52:57     24s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 19:52:57     24s] Save Adaptive View Pruing View Names to Binary file
[12/27 19:52:57     24s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2592.1M) ***
[12/27 19:52:57     24s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.prop
[12/27 19:52:57     24s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:52:57     24s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2592.1M) ***
[12/27 19:52:57     24s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2592.1M) ***
[12/27 19:52:57     24s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:52:57     24s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:52:57     24s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2592.1M) ***
[12/27 19:52:57     24s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:52:57     24s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:52:57     24s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:52:57     24s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:52:57     24s] % Begin Save power constraints data ... (date=12/27 19:52:57, mem=1092.0M)
[12/27 19:52:57     24s] % End Save power constraints data ... (date=12/27 19:52:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1092.0M, current mem=1092.0M)
[12/27 19:52:58     25s] Generated self-contained design place.enc.dat.tmp
[12/27 19:52:58     25s] #% End save design ... (date=12/27 19:52:58, total cpu=0:00:01.0, real=0:00:01.0, peak res=1092.6M, current mem=1092.6M)
[12/27 19:52:58     25s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 19:52:58     25s] 
[12/27 19:53:04     25s] <CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 19:53:04     25s] Setting releaseMultiCpuLicenseMode to false.
[12/27 19:53:04     25s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/27 19:53:04     25s] <CMD> create_route_type -name leaf_rule -top_preferred_layer M2 -bottom_preferred_layer M1
[12/27 19:53:04     25s] <CMD> create_route_type -name trunk_rule -top_preferred_layer M2 -bottom_preferred_layer M1
[12/27 19:53:04     25s] <CMD> set_ccopt_property -net_type leaf -route_type leaf_rule
[12/27 19:53:04     25s] <CMD> set_ccopt_property -net_type trunk -route_type trunk_rule
[12/27 19:53:04     25s] <CMD> set_ccopt_property buffer_cells {BUFD2 BUFD4 BUFD8}
[12/27 19:53:04     25s] <CMD> set_ccopt_property inverter_cells {INVD1 INVD2 INVD4 INVD8}
[12/27 19:53:04     25s] <CMD> set_ccopt_property -net_type trunk target_max_trans 1000000ns
[12/27 19:53:04     25s] <CMD> set_ccopt_property -net_type leaf target_max_trans 1000000ns
[12/27 19:53:04     25s] <CMD> set_ccopt_property target_skew 100000ns
[12/27 19:53:04     25s] <CMD> delete_ccopt_clock_tree_spec
[12/27 19:53:04     25s] <CMD> create_ccopt_clock_tree_spec -file cts.spec
[12/27 19:53:04     25s] Creating clock tree spec for modes (timing configs): function
[12/27 19:53:04     25s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/27 19:53:04     25s] **WARN: (IMPCCOPT-4322):	No default Or cell family identified.
[12/27 19:53:04     25s] Type 'man IMPCCOPT-4322' for more detail.
[12/27 19:53:04     25s] Reset timing graph...
[12/27 19:53:04     25s] Ignoring AAE DB Resetting ...
[12/27 19:53:04     25s] Reset timing graph done.
[12/27 19:53:04     25s] Ignoring AAE DB Resetting ...
[12/27 19:53:04     25s] Analyzing clock structure...
[12/27 19:53:04     25s] Analyzing clock structure done.
[12/27 19:53:04     25s] Reset timing graph...
[12/27 19:53:04     25s] Ignoring AAE DB Resetting ...
[12/27 19:53:04     25s] Reset timing graph done.
[12/27 19:53:04     25s] Wrote: cts.spec
[12/27 19:53:04     25s] <CMD> setOptMode -usefulSkewCCOpt extreme
[12/27 19:53:04     25s] <CMD> get_ccopt_clock_trees
[12/27 19:53:04     25s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/27 19:53:04     25s] <CMD> create_ccopt_clock_tree -name CLK -source CLK -no_skew_group
[12/27 19:53:04     25s] Extracting original clock gating for CLK...
[12/27 19:53:04     25s]   clock_tree CLK contains 2 sinks and 0 clock gates.
[12/27 19:53:04     25s]   Extraction for CLK complete.
[12/27 19:53:04     25s] Extracting original clock gating for CLK done.
[12/27 19:53:04     25s] <CMD> set_ccopt_property source_driver -clock_tree CLK {INVD1/IN INVD1/OUT}
[12/27 19:53:04     25s] <CMD> set_ccopt_property clock_period -pin CLK 2e+07
[12/27 19:53:04     25s] <CMD> create_ccopt_skew_group -name CLK/function -sources CLK -auto_sinks
[12/27 19:53:04     25s] The skew group CLK/function was created. It contains 2 sinks and 1 sources.
[12/27 19:53:04     25s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/function true
[12/27 19:53:04     25s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/function CLK
[12/27 19:53:04     25s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/function function
[12/27 19:53:04     25s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/function {typical typical}
[12/27 19:53:04     25s] <CMD> check_ccopt_clock_tree_convergence
[12/27 19:53:04     25s] Checking clock tree convergence...
[12/27 19:53:04     25s] Checking clock tree convergence done.
[12/27 19:53:04     25s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/27 19:53:04     25s] <CMD> ccopt_design
[12/27 19:53:04     25s] #% Begin ccopt_design (date=12/27 19:53:04, mem=1149.6M)
[12/27 19:53:04     25s] Setting ::DelayCal::PrerouteDcFastMode 0
[12/27 19:53:04     25s] Runtime...
[12/27 19:53:04     25s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/27 19:53:04     25s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/27 19:53:04     25s] Set place::cacheFPlanSiteMark to 1
[12/27 19:53:04     25s] Using CCOpt effort extreme.
[12/27 19:53:04     25s] CCOpt::Phase::Initialization...
[12/27 19:53:04     25s] Check Prerequisites...
[12/27 19:53:04     25s] Leaving CCOpt scope - CheckPlace...
[12/27 19:53:04     25s] OPERPROF: Starting checkPlace at level 1, MEM:2700.1M
[12/27 19:53:04     25s] #spOpts: N=250 
[12/27 19:53:04     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2700.1M
[12/27 19:53:04     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2700.1M
[12/27 19:53:04     25s] Core basic site is CoreSite
[12/27 19:53:04     25s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:04     25s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:04     25s] SiteArray: use 57,344 bytes
[12/27 19:53:04     25s] SiteArray: current memory after site array memory allocation 2700.2M
[12/27 19:53:04     25s] SiteArray: FP blocked sites are writable
[12/27 19:53:04     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.000, MEM:2700.2M
[12/27 19:53:04     25s] Begin checking placement ... (start mem=2700.1M, init mem=2700.2M)
[12/27 19:53:04     25s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2700.2M
[12/27 19:53:04     25s] *info: Placed = 26             (Fixed = 18)
[12/27 19:53:04     25s] *info: Unplaced = 0           
[12/27 19:53:04     25s] Placement Density:12.04%(13149000/109188000)
[12/27 19:53:04     25s] Placement Density (including fixed std cells):12.17%(13311000/109350000)
[12/27 19:53:04     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2700.2M
[12/27 19:53:04     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2700.1M
[12/27 19:53:04     25s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2700.1M)
[12/27 19:53:04     25s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.003, MEM:2700.1M
[12/27 19:53:04     25s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:04     25s] Validating CTS configuration...
[12/27 19:53:04     25s] Checking module port directions...
[12/27 19:53:04     25s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:04     25s] Non-default CCOpt properties:
[12/27 19:53:04     25s] buffer_cells is set for at least one key
[12/27 19:53:04     25s] cluster_when_starting_skewing: 1 (default: false)
[12/27 19:53:04     25s] inverter_cells is set for at least one key
[12/27 19:53:04     25s] mini_not_full_band_size_factor: 0 (default: 100)
[12/27 19:53:04     25s] r2r_iterations: 5 (default: 1)
[12/27 19:53:04     25s] route_type is set for at least one key
[12/27 19:53:04     25s] source_driver is set for at least one key
[12/27 19:53:04     25s] target_max_trans is set for at least one key
[12/27 19:53:04     25s] target_skew is set for at least one key
[12/27 19:53:04     25s] Using cell based legalization.
[12/27 19:53:04     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:2700.1M
[12/27 19:53:04     25s] #spOpts: N=250 
[12/27 19:53:04     25s] All LLGs are deleted
[12/27 19:53:04     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2700.1M
[12/27 19:53:04     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2700.1M
[12/27 19:53:04     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2700.1M
[12/27 19:53:04     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2700.1M
[12/27 19:53:04     25s] Core basic site is CoreSite
[12/27 19:53:04     25s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:04     25s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:04     25s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:04     25s] SiteArray: use 57,344 bytes
[12/27 19:53:04     25s] SiteArray: current memory after site array memory allocation 2700.2M
[12/27 19:53:04     25s] SiteArray: FP blocked sites are writable
[12/27 19:53:04     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:04     25s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2700.2M
[12/27 19:53:04     25s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:04     25s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:2732.2M
[12/27 19:53:04     25s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:04     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:2732.2M
[12/27 19:53:04     25s] OPERPROF:     Starting CMU at level 3, MEM:2732.2M
[12/27 19:53:04     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2732.2M
[12/27 19:53:04     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2732.2M
[12/27 19:53:04     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2732.2MB).
[12/27 19:53:04     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2732.2M
[12/27 19:53:04     25s] (I)       Load db... (mem=2732.2M)
[12/27 19:53:04     25s] (I)       Read data from FE... (mem=2732.2M)
[12/27 19:53:04     25s] (I)       Read nodes and places... (mem=2732.2M)
[12/27 19:53:04     25s] (I)       Number of ignored instance 0
[12/27 19:53:04     25s] (I)       Number of inbound cells 0
[12/27 19:53:04     25s] (I)       numMoveCells=8, numMacros=0  numPads=6  numMultiRowHeightInsts=0
[12/27 19:53:04     25s] (I)       cell height: 90000, count: 8
[12/27 19:53:04     25s] (I)       Done Read nodes and places (cpu=0.000s, mem=2732.2M)
[12/27 19:53:04     25s] (I)       Read rows... (mem=2732.2M)
[12/27 19:53:04     25s] (I)       Done Read rows (cpu=0.000s, mem=2732.2M)
[12/27 19:53:04     25s] (I)       Done Read data from FE (cpu=0.000s, mem=2732.2M)
[12/27 19:53:04     25s] (I)       Done Load db (cpu=0.000s, mem=2732.2M)
[12/27 19:53:04     25s] (I)       Constructing placeable region... (mem=2732.2M)
[12/27 19:53:04     25s] (I)       Constructing bin map
[12/27 19:53:04     25s] (I)       Initialize bin information with width=900000 height=900000
[12/27 19:53:04     25s] (I)       Done constructing bin map
[12/27 19:53:04     25s] (I)       Removing 0 blocked bin with high fixed inst density
[12/27 19:53:04     25s] (I)       Compute region effective width... (mem=2732.2M)
[12/27 19:53:04     25s] (I)       Done Compute region effective width (cpu=0.000s, mem=2732.2M)
[12/27 19:53:04     25s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2732.2M)
[12/27 19:53:04     25s] Route type trimming info:
[12/27 19:53:04     25s]   No route type modifications were made.
[12/27 19:53:04     25s] Accumulated time to calculate placeable region: 0
[12/27 19:53:04     25s] (I)       Initializing Steiner engine. 
[12/27 19:53:04     25s] LayerId::1 widthSet size::1
[12/27 19:53:04     25s] LayerId::2 widthSet size::1
[12/27 19:53:04     25s] Updating RC grid for preRoute extraction ...
[12/27 19:53:04     25s] Initializing multi-corner resistance tables ...
[12/27 19:53:04     25s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:04     26s] End AAE Lib Interpolated Model. (MEM=2732.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:04     26s] Library trimming buffers in power domain auto-default and half-corner typical:setup.late removed 0 of 3 cells
[12/27 19:53:04     26s] Original list had 3 cells:
[12/27 19:53:04     26s] BUFD8 BUFD4 BUFD2 
[12/27 19:53:04     26s] Library trimming was not able to trim any cells:
[12/27 19:53:04     26s] BUFD8 BUFD4 BUFD2 
[12/27 19:53:04     26s] Accumulated time to calculate placeable region: 0
[12/27 19:53:04     26s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/27 19:53:06     28s] Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
[12/27 19:53:06     28s] Original list had 4 cells:
[12/27 19:53:06     28s] INVD8 INVD4 INVD2 INVD1 
[12/27 19:53:06     28s] New trimmed list has 3 cells:
[12/27 19:53:06     28s] INVD8 INVD4 INVD2 
[12/27 19:53:06     28s] Clock tree balancer configuration for clock_tree CLK:
[12/27 19:53:06     28s] Non-default CCOpt properties:
[12/27 19:53:06     28s]   route_type (leaf): leaf_rule (default: default)
[12/27 19:53:06     28s]   route_type (trunk): trunk_rule (default: default)
[12/27 19:53:06     28s]   route_type (top): default_route_type_nonleaf (default: default)
[12/27 19:53:06     28s]   source_driver: INVD1/IN INVD1/OUT (default: )
[12/27 19:53:06     28s] For power domain auto-default:
[12/27 19:53:06     28s]   Buffers:     BUFD8 BUFD4 BUFD2 
[12/27 19:53:06     28s]   Inverters:   {INVD8 INVD4 INVD2}
[12/27 19:53:06     28s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
[12/27 19:53:06     28s] Top Routing info:
[12/27 19:53:06     28s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M2/M1; 
[12/27 19:53:06     28s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 19:53:06     28s] Trunk Routing info:
[12/27 19:53:06     28s]   Route-type name: trunk_rule; Top/bottom preferred layer name: M2/M1; 
[12/27 19:53:06     28s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 19:53:06     28s] Leaf Routing info:
[12/27 19:53:06     28s]   Route-type name: leaf_rule; Top/bottom preferred layer name: M2/M1; 
[12/27 19:53:06     28s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 19:53:06     28s] In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
[12/27 19:53:06     28s] The following issues might be contributing to this problem:
[12/27 19:53:06     28s]  * The wire data in the loaded LEF file(s) might be missing or broken.
[12/27 19:53:06     28s]  * lib_cell BUFD8 might be incorrectly characterized.
[12/27 19:53:06     28s]  * The SDC file and .lib files may be in different time or capacitance units.
[12/27 19:53:06     28s] For timing_corner typical:setup, late and power domain auto-default:
[12/27 19:53:06     28s]   Slew time target (leaf):    1000000.000ns
[12/27 19:53:06     28s]   Slew time target (trunk):   1000000.000ns
[12/27 19:53:06     28s]   Slew time target (top):     26300.000ns (Note: no nets are considered top nets in this clock tree)
[12/27 19:53:06     28s]   Buffer unit delay: 536498.800ns
[12/27 19:53:06     28s]   Buffer max distance: 20000.000um
[12/27 19:53:06     28s] Fastest wire driving cells and distances:
[12/27 19:53:06     28s]   Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[12/27 19:53:06     28s]   Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Logic Sizing Table:
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] ----------------------------------------------------------
[12/27 19:53:06     28s] Cell    Instance count    Source    Eligible library cells
[12/27 19:53:06     28s] ----------------------------------------------------------
[12/27 19:53:06     28s]   (empty table)
[12/27 19:53:06     28s] ----------------------------------------------------------
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:06     28s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:06     28s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:06     28s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:06     28s] Clock tree balancer configuration for skew_group CLK/function:
[12/27 19:53:06     28s]   Sources:                     pin CLK
[12/27 19:53:06     28s]   Total number of sinks:       2
[12/27 19:53:06     28s]   Delay constrained sinks:     2
[12/27 19:53:06     28s]   Non-leaf sinks:              0
[12/27 19:53:06     28s]   Ignore pins:                 0
[12/27 19:53:06     28s]  Timing corner typical:setup.late:
[12/27 19:53:06     28s]   Skew target:                 536000.000ns
[12/27 19:53:06     28s] Primary reporting skew groups are:
[12/27 19:53:06     28s] skew_group CLK/function with 2 clock sinks
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Via Selection for Estimated Routes (rule default):
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] ------------------------------------------------------------
[12/27 19:53:06     28s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/27 19:53:06     28s] Range                (Ohm)    (fF)     (fs)     Only
[12/27 19:53:06     28s] ------------------------------------------------------------
[12/27 19:53:06     28s] M1-M2    M2_M1_HV    4.000    0.000    0.000    false
[12/27 19:53:06     28s] ------------------------------------------------------------
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/27 19:53:06     28s] No ideal or dont_touch nets found in the clock tree
[12/27 19:53:06     28s] No dont_touch hnets found in the clock tree
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Filtering reasons for cell type: inverter
[12/27 19:53:06     28s] =========================================
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] ----------------------------------------------------------------
[12/27 19:53:06     28s] Clock trees    Power domain    Reason              Library cells
[12/27 19:53:06     28s] ----------------------------------------------------------------
[12/27 19:53:06     28s] all            auto-default    Library trimming    { INVD1 }
[12/27 19:53:06     28s] ----------------------------------------------------------------
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/27 19:53:06     28s] CCOpt configuration status: all checks passed.
[12/27 19:53:06     28s] External - Set all clocks to propagated mode...
[12/27 19:53:06     28s] Innovus will update I/O latencies
[12/27 19:53:06     28s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:06     28s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/27 19:53:06     28s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/27 19:53:06     28s] Running CCOpt...
[12/27 19:53:06     28s] External - optDesign -ccopt...
[12/27 19:53:06     28s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1155.6M, totSessionCpu=0:00:28 **
[12/27 19:53:06     28s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 19:53:06     28s] Need call spDPlaceInit before registerPrioInstLoc.
[12/27 19:53:06     28s] GigaOpt running with 16 threads.
[12/27 19:53:06     28s] Info: 16 threads available for lower-level modules during optimization.
[12/27 19:53:06     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:2755.2M
[12/27 19:53:06     28s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:06     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2755.2M
[12/27 19:53:06     28s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:06     28s] OPERPROF:     Starting CMU at level 3, MEM:2755.2M
[12/27 19:53:06     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2755.2M
[12/27 19:53:06     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:2755.2M
[12/27 19:53:06     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2755.2MB).
[12/27 19:53:06     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:2755.2M
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Creating Lib Analyzer ...
[12/27 19:53:06     28s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:06     28s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:06     28s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.3 mem=2759.2M
[12/27 19:53:06     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.3 mem=2759.2M
[12/27 19:53:06     28s] Creating Lib Analyzer, finished. 
[12/27 19:53:06     28s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1199.4M, totSessionCpu=0:00:28 **
[12/27 19:53:06     28s] *** optDesign -postCTS ***
[12/27 19:53:06     28s] DRC Margin: user margin 0.0; extra margin 0.2
[12/27 19:53:06     28s] Hold Target Slack: user slack 0
[12/27 19:53:06     28s] Setup Target Slack: user slack 0; extra slack 0.0
[12/27 19:53:06     28s] setUsefulSkewMode -ecoRoute false
[12/27 19:53:06     28s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/27 19:53:06     28s] Type 'man IMPOPT-3195' for more detail.
[12/27 19:53:06     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2759.2M
[12/27 19:53:06     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:2759.2M
[12/27 19:53:06     28s] Multi-VT timing optimization disabled based on library information.
[12/27 19:53:06     28s] Deleting Cell Server ...
[12/27 19:53:06     28s] Deleting Lib Analyzer.
[12/27 19:53:06     28s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:06     28s] Summary for sequential cells identification: 
[12/27 19:53:06     28s]   Identified SBFF number: 1
[12/27 19:53:06     28s]   Identified MBFF number: 0
[12/27 19:53:06     28s]   Identified SB Latch number: 0
[12/27 19:53:06     28s]   Identified MB Latch number: 0
[12/27 19:53:06     28s]   Not identified SBFF number: 0
[12/27 19:53:06     28s]   Not identified MBFF number: 0
[12/27 19:53:06     28s]   Not identified SB Latch number: 0
[12/27 19:53:06     28s]   Not identified MB Latch number: 0
[12/27 19:53:06     28s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:06     28s]  Visiting view : func_typical
[12/27 19:53:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:06     28s]  Visiting view : func_typical
[12/27 19:53:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:06     28s]  Setting StdDelay to 3090452.80
[12/27 19:53:06     28s] Creating Cell Server, finished. 
[12/27 19:53:06     28s] 
[12/27 19:53:06     28s] Deleting Cell Server ...
[12/27 19:53:06     28s] All LLGs are deleted
[12/27 19:53:06     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2759.2M
[12/27 19:53:06     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2759.2M
[12/27 19:53:06     28s] Start to check current routing status for nets...
[12/27 19:53:06     28s] Using hname+ instead name for net compare
[12/27 19:53:06     28s] Activating lazyNetListOrdering
[12/27 19:53:06     28s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[12/27 19:53:06     28s] All nets are already routed correctly.
[12/27 19:53:06     28s] End to check current routing status for nets (mem=2759.2M)
[12/27 19:53:06     28s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:06     28s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:06     28s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:06     28s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:06     28s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:06     28s] RCMode: PreRoute
[12/27 19:53:06     28s]       RC Corner Indexes            0   
[12/27 19:53:06     28s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:06     28s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:06     28s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:06     28s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:06     28s] Shrink Factor                : 1.00000
[12/27 19:53:06     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:06     28s] LayerId::1 widthSet size::1
[12/27 19:53:06     28s] LayerId::2 widthSet size::1
[12/27 19:53:06     28s] Updating RC grid for preRoute extraction ...
[12/27 19:53:06     28s] Initializing multi-corner resistance tables ...
[12/27 19:53:06     28s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:06     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2759.184M)
[12/27 19:53:06     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2759.2M
[12/27 19:53:06     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2759.2M
[12/27 19:53:06     28s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2759.2M
[12/27 19:53:06     28s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:2759.2M
[12/27 19:53:06     28s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2759.2M
[12/27 19:53:06     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2759.2M
[12/27 19:53:06     28s] Starting delay calculation for Setup views
[12/27 19:53:07     28s] #################################################################################
[12/27 19:53:07     28s] # Design Stage: PreRoute
[12/27 19:53:07     28s] # Design Name: half_adder
[12/27 19:53:07     28s] # Design Mode: 250nm
[12/27 19:53:07     28s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:07     28s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:07     28s] # Signoff Settings: SI Off 
[12/27 19:53:07     28s] #################################################################################
[12/27 19:53:07     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 2757.2M, InitMEM = 2757.2M)
[12/27 19:53:07     28s] Calculate delays in Single mode...
[12/27 19:53:07     28s] Start delay calculation (fullDC) (16 T). (MEM=2757.24)
[12/27 19:53:07     28s] End AAE Lib Interpolated Model. (MEM=2773.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:07     28s] Total number of fetched objects 14
[12/27 19:53:07     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:07     28s] End delay calculation. (MEM=2922.33 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:07     28s] End delay calculation (fullDC). (MEM=2922.33 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:07     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2922.3M) ***
[12/27 19:53:07     28s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:28.5 mem=2890.3M)
[12/27 19:53:07     28s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1235.0M, totSessionCpu=0:00:29 **
[12/27 19:53:07     28s] ** INFO : this run is activating 'allEndPoints' option
[12/27 19:53:07     28s] ** INFO : the automation is 'placeOptPostCts'
[12/27 19:53:07     28s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:07     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.5 mem=2798.4M
[12/27 19:53:07     28s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 19:53:07     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:2798.4M
[12/27 19:53:07     28s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:07     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2798.4M
[12/27 19:53:07     28s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:07     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:2798.4M
[12/27 19:53:07     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2798.4MB).
[12/27 19:53:07     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:2798.4M
[12/27 19:53:07     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:28.6 mem=2798.4M
[12/27 19:53:07     28s] #optDebug: fT-E <X 2 0 0 1>
[12/27 19:53:07     28s] CCOptHook: Starting clustering and global balancing
[12/27 19:53:07     28s] Leaving CCOpt scope - Initializing power interface...
[12/27 19:53:07     28s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:07     28s] 
[12/27 19:53:07     28s] Positive (advancing) pin insertion delays
[12/27 19:53:07     28s] =========================================
[12/27 19:53:07     28s] 
[12/27 19:53:07     28s] Found 0 advancing pin insertion delay (0.000% of 2 clock tree sinks)
[12/27 19:53:07     28s] 
[12/27 19:53:07     28s] Negative (delaying) pin insertion delays
[12/27 19:53:07     28s] ========================================
[12/27 19:53:07     28s] 
[12/27 19:53:07     28s] Found 0 delaying pin insertion delay (0.000% of 2 clock tree sinks)
[12/27 19:53:07     28s] Notify start of optimization...
[12/27 19:53:07     28s] Notify start of optimization done.
[12/27 19:53:07     28s] Validating CTS configuration...
[12/27 19:53:07     28s] Checking module port directions...
[12/27 19:53:07     28s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:07     28s] Non-default CCOpt properties:
[12/27 19:53:07     28s] approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
[12/27 19:53:07     28s] buffer_cells is set for at least one key
[12/27 19:53:07     28s] cluster_when_starting_skewing: 1 (default: false)
[12/27 19:53:07     28s] manage_local_overskew: true (default: false)
[12/27 19:53:07     28s] reduce_clock_tree_power_after_constraint_analysis: true (default: false)
[12/27 19:53:07     28s] skip_reclustering_to_reduce_power: true (default: false)
[12/27 19:53:07     28s] skip_reducing_total_underdelay: false (default: true)
[12/27 19:53:07     28s] inverter_cells is set for at least one key
[12/27 19:53:07     28s] mini_not_full_band_size_factor: 0 (default: 100)
[12/27 19:53:07     28s] r2r_iterations: 5 (default: 1)
[12/27 19:53:07     28s] route_type is set for at least one key
[12/27 19:53:07     28s] source_driver is set for at least one key
[12/27 19:53:07     28s] target_max_trans is set for at least one key
[12/27 19:53:07     28s] target_skew is set for at least one key
[12/27 19:53:07     28s] useful_skew_implement_move_sinks_up_into_windows: false (default: true)
[12/27 19:53:07     28s] Using cell based legalization.
[12/27 19:53:07     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:2798.4M
[12/27 19:53:07     28s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:07     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2798.4M
[12/27 19:53:07     28s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:07     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2798.4M
[12/27 19:53:07     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2798.4MB).
[12/27 19:53:07     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2798.4M
[12/27 19:53:07     28s] (I)       Load db... (mem=2798.4M)
[12/27 19:53:07     28s] (I)       Read data from FE... (mem=2798.4M)
[12/27 19:53:07     28s] (I)       Read nodes and places... (mem=2798.4M)
[12/27 19:53:07     28s] (I)       Number of ignored instance 0
[12/27 19:53:07     28s] (I)       Number of inbound cells 0
[12/27 19:53:07     28s] (I)       numMoveCells=8, numMacros=0  numPads=6  numMultiRowHeightInsts=0
[12/27 19:53:07     28s] (I)       cell height: 90000, count: 8
[12/27 19:53:07     28s] (I)       Done Read nodes and places (cpu=0.000s, mem=2798.4M)
[12/27 19:53:07     28s] (I)       Read rows... (mem=2798.4M)
[12/27 19:53:07     28s] (I)       Done Read rows (cpu=0.000s, mem=2798.4M)
[12/27 19:53:07     28s] (I)       Done Read data from FE (cpu=0.000s, mem=2798.4M)
[12/27 19:53:07     28s] (I)       Done Load db (cpu=0.000s, mem=2798.4M)
[12/27 19:53:07     28s] (I)       Constructing placeable region... (mem=2798.4M)
[12/27 19:53:07     28s] (I)       Constructing bin map
[12/27 19:53:07     28s] (I)       Initialize bin information with width=900000 height=900000
[12/27 19:53:07     28s] (I)       Done constructing bin map
[12/27 19:53:07     28s] (I)       Removing 0 blocked bin with high fixed inst density
[12/27 19:53:07     28s] (I)       Compute region effective width... (mem=2798.4M)
[12/27 19:53:07     28s] (I)       Done Compute region effective width (cpu=0.000s, mem=2798.4M)
[12/27 19:53:07     28s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2798.4M)
[12/27 19:53:07     28s] Route type trimming info:
[12/27 19:53:07     28s]   No route type modifications were made.
[12/27 19:53:07     28s] Accumulated time to calculate placeable region: 0
[12/27 19:53:07     28s] (I)       Initializing Steiner engine. 
[12/27 19:53:07     28s] End AAE Lib Interpolated Model. (MEM=2798.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:07     28s] Library trimming buffers in power domain auto-default and half-corner typical:setup.late removed 0 of 3 cells
[12/27 19:53:07     28s] Original list had 3 cells:
[12/27 19:53:07     28s] BUFD8 BUFD4 BUFD2 
[12/27 19:53:07     28s] Library trimming was not able to trim any cells:
[12/27 19:53:07     28s] BUFD8 BUFD4 BUFD2 
[12/27 19:53:07     28s] Accumulated time to calculate placeable region: 0
[12/27 19:53:07     28s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/27 19:53:09     30s] Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
[12/27 19:53:09     30s] Original list had 4 cells:
[12/27 19:53:09     30s] INVD8 INVD4 INVD2 INVD1 
[12/27 19:53:09     30s] New trimmed list has 3 cells:
[12/27 19:53:09     30s] INVD8 INVD4 INVD2 
[12/27 19:53:09     30s] Clock tree balancer configuration for clock_tree CLK:
[12/27 19:53:09     30s] Non-default CCOpt properties:
[12/27 19:53:09     30s]   route_type (leaf): leaf_rule (default: default)
[12/27 19:53:09     30s]   route_type (trunk): trunk_rule (default: default)
[12/27 19:53:09     30s]   route_type (top): default_route_type_nonleaf (default: default)
[12/27 19:53:09     30s]   source_driver: INVD1/IN INVD1/OUT (default: )
[12/27 19:53:09     30s] For power domain auto-default:
[12/27 19:53:09     30s]   Buffers:     BUFD8 BUFD4 BUFD2 
[12/27 19:53:09     30s]   Inverters:   {INVD8 INVD4 INVD2}
[12/27 19:53:09     30s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
[12/27 19:53:09     30s] Top Routing info:
[12/27 19:53:09     30s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M2/M1; 
[12/27 19:53:09     30s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 19:53:09     30s] Trunk Routing info:
[12/27 19:53:09     30s]   Route-type name: trunk_rule; Top/bottom preferred layer name: M2/M1; 
[12/27 19:53:09     30s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 19:53:09     30s] Leaf Routing info:
[12/27 19:53:09     30s]   Route-type name: leaf_rule; Top/bottom preferred layer name: M2/M1; 
[12/27 19:53:09     30s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 19:53:09     30s] In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
[12/27 19:53:09     30s] The following issues might be contributing to this problem:
[12/27 19:53:09     30s]  * The wire data in the loaded LEF file(s) might be missing or broken.
[12/27 19:53:09     30s]  * lib_cell BUFD8 might be incorrectly characterized.
[12/27 19:53:09     30s]  * The SDC file and .lib files may be in different time or capacitance units.
[12/27 19:53:09     30s] For timing_corner typical:setup, late and power domain auto-default:
[12/27 19:53:09     30s]   Slew time target (leaf):    1000000.000ns
[12/27 19:53:09     30s]   Slew time target (trunk):   1000000.000ns
[12/27 19:53:09     30s]   Slew time target (top):     26300.000ns (Note: no nets are considered top nets in this clock tree)
[12/27 19:53:09     30s]   Buffer unit delay: 536498.800ns
[12/27 19:53:09     30s]   Buffer max distance: 20000.000um
[12/27 19:53:09     30s] Fastest wire driving cells and distances:
[12/27 19:53:09     30s]   Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[12/27 19:53:09     30s]   Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] Logic Sizing Table:
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] ----------------------------------------------------------
[12/27 19:53:09     30s] Cell    Instance count    Source    Eligible library cells
[12/27 19:53:09     30s] ----------------------------------------------------------
[12/27 19:53:09     30s]   (empty table)
[12/27 19:53:09     30s] ----------------------------------------------------------
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] Clock tree balancer configuration for skew_group CLK/function:
[12/27 19:53:09     30s]   Sources:                     pin CLK
[12/27 19:53:09     30s]   Total number of sinks:       2
[12/27 19:53:09     30s]   Delay constrained sinks:     2
[12/27 19:53:09     30s]   Non-leaf sinks:              0
[12/27 19:53:09     30s]   Ignore pins:                 0
[12/27 19:53:09     30s]  Timing corner typical:setup.late:
[12/27 19:53:09     30s]   Skew target:                 536000.000ns
[12/27 19:53:09     30s] Primary reporting skew groups are:
[12/27 19:53:09     30s] skew_group CLK/function with 2 clock sinks
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] Via Selection for Estimated Routes (rule default):
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] ------------------------------------------------------------
[12/27 19:53:09     30s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/27 19:53:09     30s] Range                (Ohm)    (fF)     (fs)     Only
[12/27 19:53:09     30s] ------------------------------------------------------------
[12/27 19:53:09     30s] M1-M2    M2_M1_HV    4.000    0.000    0.000    false
[12/27 19:53:09     30s] ------------------------------------------------------------
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/27 19:53:09     30s] No ideal or dont_touch nets found in the clock tree
[12/27 19:53:09     30s] No dont_touch hnets found in the clock tree
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] Filtering reasons for cell type: inverter
[12/27 19:53:09     30s] =========================================
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] ----------------------------------------------------------------
[12/27 19:53:09     30s] Clock trees    Power domain    Reason              Library cells
[12/27 19:53:09     30s] ----------------------------------------------------------------
[12/27 19:53:09     30s] all            auto-default    Library trimming    { INVD1 }
[12/27 19:53:09     30s] ----------------------------------------------------------------
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/27 19:53:09     30s] CCOpt configuration status: all checks passed.
[12/27 19:53:09     30s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/27 19:53:09     30s]   Using cell based legalization.
[12/27 19:53:09     30s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/27 19:53:09     30s]   No exclusion drivers are needed.
[12/27 19:53:09     30s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/27 19:53:09     30s] Antenna diode management...
[12/27 19:53:09     30s]   Found 0 antenna diodes in the clock trees.
[12/27 19:53:09     30s]   
[12/27 19:53:09     30s] Antenna diode management done.
[12/27 19:53:09     30s] Adding driver cells for primary IOs...
[12/27 19:53:09     30s]   
[12/27 19:53:09     30s]   ----------------------------------------------------------------------------------------------
[12/27 19:53:09     30s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/27 19:53:09     30s]   ----------------------------------------------------------------------------------------------
[12/27 19:53:09     30s]     (empty table)
[12/27 19:53:09     30s]   ----------------------------------------------------------------------------------------------
[12/27 19:53:09     30s]   
[12/27 19:53:09     30s]   
[12/27 19:53:09     30s] Adding driver cells for primary IOs done.
[12/27 19:53:09     30s] Adding driver cell for primary IO roots...
[12/27 19:53:09     30s] Adding driver cell for primary IO roots done.
[12/27 19:53:09     30s] Validating CTS configuration...
[12/27 19:53:09     30s] Using cell based legalization.
[12/27 19:53:09     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:2836.5M
[12/27 19:53:09     30s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:09     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2836.5M
[12/27 19:53:09     30s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:09     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2836.5M
[12/27 19:53:09     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2836.5MB).
[12/27 19:53:09     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:2836.5M
[12/27 19:53:09     30s] (I)       Load db... (mem=2836.5M)
[12/27 19:53:09     30s] (I)       Read data from FE... (mem=2836.5M)
[12/27 19:53:09     30s] (I)       Read nodes and places... (mem=2836.5M)
[12/27 19:53:09     30s] (I)       Number of ignored instance 0
[12/27 19:53:09     30s] (I)       Number of inbound cells 0
[12/27 19:53:09     30s] (I)       numMoveCells=8, numMacros=0  numPads=6  numMultiRowHeightInsts=0
[12/27 19:53:09     30s] (I)       cell height: 90000, count: 8
[12/27 19:53:09     30s] (I)       Done Read nodes and places (cpu=0.000s, mem=2836.5M)
[12/27 19:53:09     30s] (I)       Read rows... (mem=2836.5M)
[12/27 19:53:09     30s] (I)       Done Read rows (cpu=0.000s, mem=2836.5M)
[12/27 19:53:09     30s] (I)       Done Read data from FE (cpu=0.000s, mem=2836.5M)
[12/27 19:53:09     30s] (I)       Done Load db (cpu=0.000s, mem=2836.5M)
[12/27 19:53:09     30s] (I)       Constructing placeable region... (mem=2836.5M)
[12/27 19:53:09     30s] (I)       Constructing bin map
[12/27 19:53:09     30s] (I)       Initialize bin information with width=900000 height=900000
[12/27 19:53:09     30s] (I)       Done constructing bin map
[12/27 19:53:09     30s] (I)       Removing 0 blocked bin with high fixed inst density
[12/27 19:53:09     30s] (I)       Compute region effective width... (mem=2836.5M)
[12/27 19:53:09     30s] (I)       Done Compute region effective width (cpu=0.000s, mem=2836.5M)
[12/27 19:53:09     30s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2836.5M)
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] Primary reporting skew groups are:
[12/27 19:53:09     30s] skew_group CLK/function with 2 clock sinks
[12/27 19:53:09     30s] No ideal or dont_touch nets found in the clock tree
[12/27 19:53:09     30s] No dont_touch hnets found in the clock tree
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] 
[12/27 19:53:09     30s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     30s] CCOpt configuration status: all checks passed.
[12/27 19:53:09     30s] Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:09     30s] End AAE Lib Interpolated Model. (MEM=2836.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     30s] Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] Using cell based legalization.
[12/27 19:53:09     30s] Maximizing clock DAG abstraction...
[12/27 19:53:09     30s] Maximizing clock DAG abstraction done.
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] Synthesizing clock trees...
[12/27 19:53:09     30s]   Preparing To Balance...
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:2846.1M
[12/27 19:53:09     30s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:09     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2846.1M
[12/27 19:53:09     30s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:09     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2846.1M
[12/27 19:53:09     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2846.1MB).
[12/27 19:53:09     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2846.1M
[12/27 19:53:09     30s]   Checking for inverting clock gates...
[12/27 19:53:09     30s]   Checking for inverting clock gates done.
[12/27 19:53:09     30s]   Merging duplicate siblings in DAG...
[12/27 19:53:09     30s]     Clock DAG stats before merging:
[12/27 19:53:09     30s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     30s]     Resynthesising clock tree into netlist...
[12/27 19:53:09     30s]       Reset timing graph...
[12/27 19:53:09     30s] Ignoring AAE DB Resetting ...
[12/27 19:53:09     30s]       Reset timing graph done.
[12/27 19:53:09     30s]     Resynthesising clock tree into netlist done.
[12/27 19:53:09     30s]     
[12/27 19:53:09     30s]     Disconnecting clock tree from netlist...
[12/27 19:53:09     30s]     Disconnecting clock tree from netlist done.
[12/27 19:53:09     30s]   Merging duplicate siblings in DAG done.
[12/27 19:53:09     30s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     30s]   CCOpt::Phase::Construction...
[12/27 19:53:09     30s]   Stage::Clustering...
[12/27 19:53:09     30s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     30s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     30s]   Clustering...
[12/27 19:53:09     30s]     Initialize for clustering...
[12/27 19:53:09     30s]     Clock DAG stats before clustering:
[12/27 19:53:09     30s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     30s]     Computing max distances from locked parents...
[12/27 19:53:09     30s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/27 19:53:09     30s]     Computing max distances from locked parents done.
[12/27 19:53:09     30s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     30s]     Bottom-up phase...
[12/27 19:53:09     30s]     Clustering clock_tree CLK...
[12/27 19:53:09     30s] Accumulated time to calculate placeable region: 0
[12/27 19:53:09     30s] (I)       Initializing Steiner engine. 
[12/27 19:53:09     30s] End AAE Lib Interpolated Model. (MEM=2822.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     30s]     Clustering clock_tree CLK done.
[12/27 19:53:09     30s]     Clock DAG stats after bottom-up phase:
[12/27 19:53:09     30s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     30s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:09     30s]     Legalizing clock trees...
[12/27 19:53:09     30s]     Resynthesising clock tree into netlist...
[12/27 19:53:09     30s]       Reset timing graph...
[12/27 19:53:09     30s] Ignoring AAE DB Resetting ...
[12/27 19:53:09     30s]       Reset timing graph done.
[12/27 19:53:09     30s]     Resynthesising clock tree into netlist done.
[12/27 19:53:09     30s]     Commiting net attributes....
[12/27 19:53:09     30s]     Commiting net attributes. done.
[12/27 19:53:09     30s]     Leaving CCOpt scope - ClockRefiner...
[12/27 19:53:09     31s] Assigned high priority to 2 cells.
[12/27 19:53:09     31s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[12/27 19:53:09     31s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[12/27 19:53:09     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2822.3M
[12/27 19:53:09     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2822.3M
[12/27 19:53:09     31s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:09     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2822.3M
[12/27 19:53:09     31s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:09     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:2822.3M
[12/27 19:53:09     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2822.3MB).
[12/27 19:53:09     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:2822.3M
[12/27 19:53:09     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:2822.3M
[12/27 19:53:09     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.5
[12/27 19:53:09     31s] OPERPROF: Starting RefinePlace at level 1, MEM:2822.3M
[12/27 19:53:09     31s] *** Starting refinePlace (0:00:31.0 mem=2822.3M) ***
[12/27 19:53:09     31s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:09     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:09     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2822.3M
[12/27 19:53:09     31s] Starting refinePlace ...
[12/27 19:53:09     31s] ** Cut row section cpu time 0:00:00.0.
[12/27 19:53:09     31s]    Spread Effort: high, pre-route mode, useDDP on.
[12/27 19:53:09     31s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2830.3MB) @(0:00:31.0 - 0:00:31.0).
[12/27 19:53:09     31s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:09     31s] wireLenOptFixPriorityInst 2 inst fixed
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:53:09     31s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:09     31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2830.3MB) @(0:00:31.0 - 0:00:31.0).
[12/27 19:53:09     31s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:09     31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2830.3MB
[12/27 19:53:09     31s] Statistics of distance of Instance movement in refine placement:
[12/27 19:53:09     31s]   maximum (X+Y) =         0.00 um
[12/27 19:53:09     31s]   mean    (X+Y) =         0.00 um
[12/27 19:53:09     31s] Summary Report:
[12/27 19:53:09     31s] Instances move: 0 (out of 8 movable)
[12/27 19:53:09     31s] Instances flipped: 0
[12/27 19:53:09     31s] Mean displacement: 0.00 um
[12/27 19:53:09     31s] Max displacement: 0.00 um 
[12/27 19:53:09     31s] Total instances moved : 0
[12/27 19:53:09     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:2830.3M
[12/27 19:53:09     31s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:09     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2830.3MB
[12/27 19:53:09     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2830.3MB) @(0:00:31.0 - 0:00:31.0).
[12/27 19:53:09     31s] *** Finished refinePlace (0:00:31.0 mem=2830.3M) ***
[12/27 19:53:09     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.5
[12/27 19:53:09     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:2830.3M
[12/27 19:53:09     31s]     Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
[12/27 19:53:09     31s]     The largest move was 0 microns for .
[12/27 19:53:09     31s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[12/27 19:53:09     31s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/27 19:53:09     31s] Moved 0 and flipped 0 of 2 clock sinks during refinement.
[12/27 19:53:09     31s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/27 19:53:09     31s] Revert refine place priority changes on 0 cells.
[12/27 19:53:09     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2830.3M
[12/27 19:53:09     31s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:09     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2830.3M
[12/27 19:53:09     31s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:09     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2830.3M
[12/27 19:53:09     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2830.3MB).
[12/27 19:53:09     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2830.3M
[12/27 19:53:09     31s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:09     31s]     Disconnecting clock tree from netlist...
[12/27 19:53:09     31s]     Disconnecting clock tree from netlist done.
[12/27 19:53:09     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2830.3M
[12/27 19:53:09     31s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:09     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2830.3M
[12/27 19:53:09     31s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:09     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2830.3M
[12/27 19:53:09     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2830.3MB).
[12/27 19:53:09     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2830.3M
[12/27 19:53:09     31s]     Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:09     31s] End AAE Lib Interpolated Model. (MEM=2830.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     31s]     Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]     
[12/27 19:53:09     31s]     Clock tree legalization - Histogram:
[12/27 19:53:09     31s]     ====================================
[12/27 19:53:09     31s]     
[12/27 19:53:09     31s]     --------------------------------
[12/27 19:53:09     31s]     Movement (um)    Number of cells
[12/27 19:53:09     31s]     --------------------------------
[12/27 19:53:09     31s]       (empty table)
[12/27 19:53:09     31s]     --------------------------------
[12/27 19:53:09     31s]     
[12/27 19:53:09     31s]     
[12/27 19:53:09     31s]     Clock tree legalization - There are no Movements:
[12/27 19:53:09     31s]     =================================================
[12/27 19:53:09     31s]     
[12/27 19:53:09     31s]     ---------------------------------------------
[12/27 19:53:09     31s]     Movement (um)    Desired     Achieved    Node
[12/27 19:53:09     31s]                      location    location    
[12/27 19:53:09     31s]     ---------------------------------------------
[12/27 19:53:09     31s]       (empty table)
[12/27 19:53:09     31s]     ---------------------------------------------
[12/27 19:53:09     31s]     
[12/27 19:53:09     31s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:09     31s]     Clock DAG stats after 'Clustering':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Clustering': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.115ns sd=0.000ns min=20113.115ns max=20113.115ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Clustering':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Clustering':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Post-Clustering Statistics Report
[12/27 19:53:09     31s] =================================
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Fanout Statistics:
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] ----------------------------------------------------------------------------
[12/27 19:53:09     31s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/27 19:53:09     31s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[12/27 19:53:09     31s] ----------------------------------------------------------------------------
[12/27 19:53:09     31s] Trunk         1      1.000       1         1         0.000      {1 <= 2}
[12/27 19:53:09     31s] Leaf          1      2.000       2         2         0.000      {1 <= 2}
[12/27 19:53:09     31s] ----------------------------------------------------------------------------
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Clustering Failure Statistics:
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] --------------------------------
[12/27 19:53:09     31s] Net Type    Clusters    Clusters
[12/27 19:53:09     31s]             Tried       Failed
[12/27 19:53:09     31s] --------------------------------
[12/27 19:53:09     31s]   (empty table)
[12/27 19:53:09     31s] --------------------------------
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Clustering Partition Statistics:
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] ----------------------------------------------------------------------------------
[12/27 19:53:09     31s] Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[12/27 19:53:09     31s]             Fraction    Fraction    Count        Size    Size    Size    Size
[12/27 19:53:09     31s] ----------------------------------------------------------------------------------
[12/27 19:53:09     31s]   (empty table)
[12/27 19:53:09     31s] ----------------------------------------------------------------------------------
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s]   Looking for fanout violations...
[12/27 19:53:09     31s]   Looking for fanout violations done.
[12/27 19:53:09     31s]   CongRepair After Initial Clustering...
[12/27 19:53:09     31s]   Reset timing graph...
[12/27 19:53:09     31s] Ignoring AAE DB Resetting ...
[12/27 19:53:09     31s]   Reset timing graph done.
[12/27 19:53:09     31s]   Leaving CCOpt scope - Early Global Route...
[12/27 19:53:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2830.3M
[12/27 19:53:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2830.3M
[12/27 19:53:09     31s] All LLGs are deleted
[12/27 19:53:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2830.3M
[12/27 19:53:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2830.3M
[12/27 19:53:09     31s]   Clock implementation routing...
[12/27 19:53:09     31s] Net route status summary:
[12/27 19:53:09     31s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:09     31s]   Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:09     31s]     Routing using eGR only...
[12/27 19:53:09     31s]       Early Global Route - eGR->NR step...
[12/27 19:53:09     31s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[12/27 19:53:09     31s] (ccopt eGR): Start to route 1 all nets
[12/27 19:53:09     31s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Started Loading and Dumping File ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Reading DB...
[12/27 19:53:09     31s] (I)       Read data from FE... (mem=2830.3M)
[12/27 19:53:09     31s] (I)       Read nodes and places... (mem=2830.3M)
[12/27 19:53:09     31s] (I)       Done Read nodes and places (cpu=0.000s, mem=2830.3M)
[12/27 19:53:09     31s] (I)       Read nets... (mem=2830.3M)
[12/27 19:53:09     31s] (I)       Done Read nets (cpu=0.000s, mem=2830.3M)
[12/27 19:53:09     31s] (I)       Done Read data from FE (cpu=0.000s, mem=2830.3M)
[12/27 19:53:09     31s] (I)       before initializing RouteDB syMemory usage = 2830.3 MB
[12/27 19:53:09     31s] (I)       Clean congestion better: true
[12/27 19:53:09     31s] (I)       Estimate vias on DPT layer: true
[12/27 19:53:09     31s] (I)       Clean congestion LA rounds: 5
[12/27 19:53:09     31s] (I)       Layer constraints as soft constraints: true
[12/27 19:53:09     31s] (I)       Soft top layer         : true
[12/27 19:53:09     31s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[12/27 19:53:09     31s] (I)       Better NDR handling    : true
[12/27 19:53:09     31s] (I)       Routing cost fix for NDR handling: true
[12/27 19:53:09     31s] (I)       Update initial WL after Phase 1a: true
[12/27 19:53:09     31s] (I)       Block tracks for preroutes: true
[12/27 19:53:09     31s] (I)       Assign IRoute by net group key: true
[12/27 19:53:09     31s] (I)       Block unroutable channels: true
[12/27 19:53:09     31s] (I)       Block unroutable channel fix: true
[12/27 19:53:09     31s] (I)       Block unroutable channels 3D: true
[12/27 19:53:09     31s] (I)       Check blockage within NDR space in TA: true
[12/27 19:53:09     31s] (I)       Handle EOL spacing     : true
[12/27 19:53:09     31s] (I)       Honor MSV route constraint: false
[12/27 19:53:09     31s] (I)       Maximum routing layer  : 2
[12/27 19:53:09     31s] (I)       Minimum routing layer  : 1
[12/27 19:53:09     31s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:09     31s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:09     31s] (I)       Tracks used by clock wire: 0
[12/27 19:53:09     31s] (I)       Reverse direction      : 
[12/27 19:53:09     31s] (I)       Honor partition pin guides: true
[12/27 19:53:09     31s] (I)       Route selected nets only: true
[12/27 19:53:09     31s] (I)       Route secondary PG pins: false
[12/27 19:53:09     31s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:09     31s] (I)       Refine MST             : true
[12/27 19:53:09     31s] (I)       Honor PRL              : true
[12/27 19:53:09     31s] (I)       Strong congestion aware: true
[12/27 19:53:09     31s] (I)       Improved initial location for IRoutes: true
[12/27 19:53:09     31s] (I)       Multi panel TA         : true
[12/27 19:53:09     31s] (I)       Penalize wire overlap  : true
[12/27 19:53:09     31s] (I)       Expand small instance blockage: true
[12/27 19:53:09     31s] (I)       Reduce via in TA       : true
[12/27 19:53:09     31s] (I)       SS-aware routing       : true
[12/27 19:53:09     31s] (I)       Improve tree edge sharing: true
[12/27 19:53:09     31s] (I)       Improve 2D via estimation: true
[12/27 19:53:09     31s] (I)       Refine Steiner tree    : true
[12/27 19:53:09     31s] (I)       Build spine tree       : true
[12/27 19:53:09     31s] (I)       Model pass through capacity: true
[12/27 19:53:09     31s] (I)       Extend blockages by a half GCell: true
[12/27 19:53:09     31s] (I)       Partial layer blockage modeling: true
[12/27 19:53:09     31s] (I)       Consider pin shapes    : true
[12/27 19:53:09     31s] (I)       Consider pin shapes for all nodes: true
[12/27 19:53:09     31s] (I)       Consider NR APA        : true
[12/27 19:53:09     31s] (I)       Consider IO pin shape  : true
[12/27 19:53:09     31s] (I)       Fix pin connection bug : true
[12/27 19:53:09     31s] (I)       Consider layer RC for local wires: true
[12/27 19:53:09     31s] (I)       LA-aware pin escape length: 2
[12/27 19:53:09     31s] (I)       Split for must join    : true
[12/27 19:53:09     31s] (I)       Route guide main branches file: /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/.rgfJQhlep.trunk.1
[12/27 19:53:09     31s] (I)       Route guide min downstream WL type: SUBTREE
[12/27 19:53:09     31s] (I)       Number threads         : 16
[12/27 19:53:09     31s] (I)       Routing effort level   : 10000
[12/27 19:53:09     31s] (I)       Special modeling for N7: 0
[12/27 19:53:09     31s] (I)       Special modeling for N6: 0
[12/27 19:53:09     31s] (I)       N3 special modeling    : 0
[12/27 19:53:09     31s] (I)       Special modeling for N5 v6: 0
[12/27 19:53:09     31s] (I)       Special settings for S3: 0
[12/27 19:53:09     31s] (I)       Special settings for S4: 0
[12/27 19:53:09     31s] (I)       Special settings for S5 v2: 0
[12/27 19:53:09     31s] (I)       Special settings for S7: 0
[12/27 19:53:09     31s] (I)       Special settings for S8: 0
[12/27 19:53:09     31s] (I)       Prefer layer length threshold: 8
[12/27 19:53:09     31s] (I)       Overflow penalty cost  : 10
[12/27 19:53:09     31s] (I)       A-star cost            : 0.30
[12/27 19:53:09     31s] (I)       Misalignment cost      : 10.00
[12/27 19:53:09     31s] (I)       Threshold for short IRoute: 6
[12/27 19:53:09     31s] (I)       Via cost during post routing: 1.00
[12/27 19:53:09     31s] (I)       Layer congestion ratio : 1.00
[12/27 19:53:09     31s] (I)       source-to-sink ratio   : 0.30
[12/27 19:53:09     31s] (I)       Scenic ratio bound     : 3.00
[12/27 19:53:09     31s] (I)       Segment layer relax scenic ratio: 1.25
[12/27 19:53:09     31s] (I)       Source-sink aware LA ratio: 0.50
[12/27 19:53:09     31s] (I)       PG-aware similar topology routing: true
[12/27 19:53:09     31s] (I)       Maze routing via cost fix: true
[12/27 19:53:09     31s] (I)       Apply PRL on PG terms  : true
[12/27 19:53:09     31s] (I)       Apply PRL on obs objects: true
[12/27 19:53:09     31s] (I)       Handle range-type spacing rules: true
[12/27 19:53:09     31s] (I)       Apply function for special wires: true
[12/27 19:53:09     31s] (I)       Layer by layer blockage reading: true
[12/27 19:53:09     31s] (I)       Offset calculation fix : true
[12/27 19:53:09     31s] (I)       Parallel spacing query fix: true
[12/27 19:53:09     31s] (I)       Force source to root IR: true
[12/27 19:53:09     31s] (I)       Layer Weights          : L2:4 L3:2.5
[12/27 19:53:09     31s] (I)       Route stripe layer range: 
[12/27 19:53:09     31s] (I)       Honor partition fences : 
[12/27 19:53:09     31s] (I)       Honor partition pin    : 
[12/27 19:53:09     31s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:09     31s] (I)       Do not relax to DPT layer: true
[12/27 19:53:09     31s] (I)       Pass through capacity modeling: true
[12/27 19:53:09     31s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:09     31s] (I)       build grid graph
[12/27 19:53:09     31s] (I)       build grid graph start
[12/27 19:53:09     31s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:09     31s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:09     31s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:09     31s] (I)       build grid graph end
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] (I)       == Report All Rule Vias ==
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] (I)        Via Rule : (Default)
[12/27 19:53:09     31s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:09     31s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:09     31s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:53:09     31s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:09     31s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:09     31s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:09     31s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:09     31s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:09     31s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:09     31s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:09     31s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:09     31s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:09     31s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:53:09     31s] (I)       readDataFromPlaceDB
[12/27 19:53:09     31s] (I)       Read net information..
[12/27 19:53:09     31s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[12/27 19:53:09     31s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] [NR-eGR] Connected 0 must-join pins/ports
[12/27 19:53:09     31s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:09     31s] (I)       Start initializing grid graph
[12/27 19:53:09     31s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:09     31s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:09     31s] (I)       End initializing grid graph
[12/27 19:53:09     31s] (I)       Model blockages into capacity
[12/27 19:53:09     31s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:53:09     31s] (I)       Started Modeling ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Started Modeling Layer 1 ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:53:09     31s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Started Modeling Layer 2 ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:53:09     31s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Moved 2 terms for better access 
[12/27 19:53:09     31s] (I)       Number of ignored nets = 0
[12/27 19:53:09     31s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:09     31s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:09     31s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:09     31s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 19:53:09     31s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2830.3 MB
[12/27 19:53:09     31s] (I)       Ndr track 0 does not exist
[12/27 19:53:09     31s] (I)       Layer1  viaCost=100.00
[12/27 19:53:09     31s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:09     31s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:09     31s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:09     31s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:09     31s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:09     31s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:09     31s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:09     31s] (I)       Grid                :    16    10     2
[12/27 19:53:09     31s] (I)       Layer numbers       :     1     2
[12/27 19:53:09     31s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:09     31s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:09     31s] (I)       Default wire width  :  1200  1200
[12/27 19:53:09     31s] (I)       Default wire space  :   800   800
[12/27 19:53:09     31s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:09     31s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:09     31s] (I)       First track coord   :  1500  1500
[12/27 19:53:09     31s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:09     31s] (I)       Total num of tracks :   282   462
[12/27 19:53:09     31s] (I)       Num of masks        :     1     1
[12/27 19:53:09     31s] (I)       Num of trim masks   :     0     0
[12/27 19:53:09     31s] (I)       --------------------------------------------------------
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:09     31s] [NR-eGR] Rule id: 0  Nets: 1 
[12/27 19:53:09     31s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:09     31s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:09     31s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:09     31s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:09     31s] [NR-eGR] ========================================
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:09     31s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:09     31s] (I)       After initializing earlyGlobalRoute syMemory usage = 2830.3 MB
[12/27 19:53:09     31s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Started Global Routing ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       ============= Initialization =============
[12/27 19:53:09     31s] (I)       totalPins=3  totalGlobalPin=3 (100.00%)
[12/27 19:53:09     31s] (I)       Started Build MST ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Generate topology with 16 threads
[12/27 19:53:09     31s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       total 2D Cap : 8206 = (3895 H, 4311 V)
[12/27 19:53:09     31s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 2]
[12/27 19:53:09     31s] (I)       ============  Phase 1a Route ============
[12/27 19:53:09     31s] (I)       Started Phase 1a ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1b Route ============
[12/27 19:53:09     31s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[12/27 19:53:09     31s] (I)       ============  Phase 1c Route ============
[12/27 19:53:09     31s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1d Route ============
[12/27 19:53:09     31s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1e Route ============
[12/27 19:53:09     31s] (I)       Started Phase 1e ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       ============  Phase 1f Route ============
[12/27 19:53:09     31s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1g Route ============
[12/27 19:53:09     31s] (I)       Started Post Routing ( Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2830.28 MB )
[12/27 19:53:09     31s] (I)       Running layer assignment with 16 threads
[12/27 19:53:09     31s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:09     31s] [NR-eGR]                        OverCon            
[12/27 19:53:09     31s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:09     31s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:09     31s] [NR-eGR] ----------------------------------------------
[12/27 19:53:09     31s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR] ----------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:09     31s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:09     31s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:09     31s] (I)       ============= track Assignment ============
[12/27 19:53:09     31s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Started Greedy Track Assignment ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:09     31s] (I)       Running track assignment with 16 threads
[12/27 19:53:09     31s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Run single-thread track assignment
[12/27 19:53:09     31s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR]     M1  (1H) length: 1.761850e+04um, number of vias: 32
[12/27 19:53:09     31s] [NR-eGR]     M2  (2V) length: 2.869508e+04um, number of vias: 0
[12/27 19:53:09     31s] [NR-eGR] Total length: 4.631358e+04um, number of vias: 32
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Total eGR-routed clock nets wire length: 8.172000e+03um 
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Report for selected net(s) only.
[12/27 19:53:09     31s] [NR-eGR]     M1  (1H) length: 1.272000e+03um, number of vias: 3
[12/27 19:53:09     31s] [NR-eGR]     M2  (2V) length: 6.900000e+03um, number of vias: 0
[12/27 19:53:09     31s] [NR-eGR] Total length: 8.172000e+03um, number of vias: 3
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Total routed clock nets wire length: 8.172000e+03um, number of vias: 3
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/.rgfJQhlep
[12/27 19:53:09     31s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]     Routing using eGR only done.
[12/27 19:53:09     31s] Net route status summary:
[12/27 19:53:09     31s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:09     31s]   Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] CCOPT: Done with clock implementation routing.
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s]   Clock implementation routing done.
[12/27 19:53:09     31s] Fixed 1 wires.
[12/27 19:53:09     31s]   CCOpt: Starting congestion repair using flow wrapper...
[12/27 19:53:09     31s]     Congestion Repair...
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Starting congRepair ...
[12/27 19:53:09     31s] User Input Parameters:
[12/27 19:53:09     31s] - Congestion Driven    : On
[12/27 19:53:09     31s] - Timing Driven        : Off
[12/27 19:53:09     31s] - Area-Violation Based : On
[12/27 19:53:09     31s] - Start Rollback Level : -5
[12/27 19:53:09     31s] - Legalized            : On
[12/27 19:53:09     31s] - Window Based         : Off
[12/27 19:53:09     31s] - eDen incr mode       : Off
[12/27 19:53:09     31s] - Small incr mode      : Off
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:53:09     31s] Collecting buffer chain nets ...
[12/27 19:53:09     31s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2823.8M
[12/27 19:53:09     31s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2823.8M
[12/27 19:53:09     31s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2823.8M
[12/27 19:53:09     31s] Starting Early Global Route congestion estimation: mem = 2823.8M
[12/27 19:53:09     31s] (I)       Started Loading and Dumping File ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Reading DB...
[12/27 19:53:09     31s] (I)       Read data from FE... (mem=2823.8M)
[12/27 19:53:09     31s] (I)       Read nodes and places... (mem=2823.8M)
[12/27 19:53:09     31s] (I)       Done Read nodes and places (cpu=0.000s, mem=2823.8M)
[12/27 19:53:09     31s] (I)       Read nets... (mem=2823.8M)
[12/27 19:53:09     31s] (I)       Done Read nets (cpu=0.000s, mem=2823.8M)
[12/27 19:53:09     31s] (I)       Done Read data from FE (cpu=0.000s, mem=2823.8M)
[12/27 19:53:09     31s] (I)       before initializing RouteDB syMemory usage = 2823.8 MB
[12/27 19:53:09     31s] (I)       Honor MSV route constraint: false
[12/27 19:53:09     31s] (I)       Maximum routing layer  : 2
[12/27 19:53:09     31s] (I)       Minimum routing layer  : 1
[12/27 19:53:09     31s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:09     31s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:09     31s] (I)       Tracks used by clock wire: 0
[12/27 19:53:09     31s] (I)       Reverse direction      : 
[12/27 19:53:09     31s] (I)       Honor partition pin guides: true
[12/27 19:53:09     31s] (I)       Route selected nets only: false
[12/27 19:53:09     31s] (I)       Route secondary PG pins: false
[12/27 19:53:09     31s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:09     31s] (I)       Number threads         : 16
[12/27 19:53:09     31s] (I)       Apply function for special wires: true
[12/27 19:53:09     31s] (I)       Layer by layer blockage reading: true
[12/27 19:53:09     31s] (I)       Offset calculation fix : true
[12/27 19:53:09     31s] (I)       Route stripe layer range: 
[12/27 19:53:09     31s] (I)       Honor partition fences : 
[12/27 19:53:09     31s] (I)       Honor partition pin    : 
[12/27 19:53:09     31s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:09     31s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:09     31s] (I)       build grid graph
[12/27 19:53:09     31s] (I)       build grid graph start
[12/27 19:53:09     31s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:09     31s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:09     31s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:09     31s] (I)       build grid graph end
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] (I)       == Report All Rule Vias ==
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] (I)        Via Rule : (Default)
[12/27 19:53:09     31s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:09     31s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:09     31s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:53:09     31s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:09     31s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:09     31s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:09     31s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:09     31s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:09     31s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:09     31s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:09     31s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:09     31s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:09     31s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 10
[12/27 19:53:09     31s] (I)       readDataFromPlaceDB
[12/27 19:53:09     31s] (I)       Read net information..
[12/27 19:53:09     31s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:09     31s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:09     31s] (I)       Start initializing grid graph
[12/27 19:53:09     31s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:09     31s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:09     31s] (I)       End initializing grid graph
[12/27 19:53:09     31s] (I)       Model blockages into capacity
[12/27 19:53:09     31s] (I)       Read Num Blocks=1103  Num Prerouted Wires=10  Num CS=0
[12/27 19:53:09     31s] (I)       Started Modeling ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Started Modeling Layer 1 ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 9
[12/27 19:53:09     31s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Started Modeling Layer 2 ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 1
[12/27 19:53:09     31s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Number of ignored nets = 1
[12/27 19:53:09     31s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:09     31s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:09     31s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2823.8 MB
[12/27 19:53:09     31s] (I)       Ndr track 0 does not exist
[12/27 19:53:09     31s] (I)       Layer1  viaCost=100.00
[12/27 19:53:09     31s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:09     31s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:09     31s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:09     31s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:09     31s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:09     31s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:09     31s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:09     31s] (I)       Grid                :    16    10     2
[12/27 19:53:09     31s] (I)       Layer numbers       :     1     2
[12/27 19:53:09     31s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:09     31s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:09     31s] (I)       Default wire width  :  1200  1200
[12/27 19:53:09     31s] (I)       Default wire space  :   800   800
[12/27 19:53:09     31s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:09     31s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:09     31s] (I)       First track coord   :  1500  1500
[12/27 19:53:09     31s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:09     31s] (I)       Total num of tracks :   282   462
[12/27 19:53:09     31s] (I)       Num of masks        :     1     1
[12/27 19:53:09     31s] (I)       Num of trim masks   :     0     0
[12/27 19:53:09     31s] (I)       --------------------------------------------------------
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:09     31s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:09     31s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:09     31s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:09     31s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:09     31s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:09     31s] [NR-eGR] ========================================
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:09     31s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:09     31s] (I)       After initializing earlyGlobalRoute syMemory usage = 2823.8 MB
[12/27 19:53:09     31s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Started Global Routing ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       ============= Initialization =============
[12/27 19:53:09     31s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:09     31s] (I)       Started Build MST ( Curr Mem: 2823.76 MB )
[12/27 19:53:09     31s] (I)       Generate topology with 16 threads
[12/27 19:53:09     31s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2827.77 MB )
[12/27 19:53:09     31s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:09     31s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:09     31s] (I)       ============  Phase 1a Route ============
[12/27 19:53:09     31s] (I)       Started Phase 1a ( Curr Mem: 2835.77 MB )
[12/27 19:53:09     31s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2835.77 MB )
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1b Route ============
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:09     31s] (I)       ============  Phase 1c Route ============
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1d Route ============
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1e Route ============
[12/27 19:53:09     31s] (I)       Started Phase 1e ( Curr Mem: 2847.79 MB )
[12/27 19:53:09     31s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2847.79 MB )
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2847.79 MB )
[12/27 19:53:09     31s] (I)       Running layer assignment with 16 threads
[12/27 19:53:09     31s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2879.80 MB )
[12/27 19:53:09     31s] (I)       ============  Phase 1l Route ============
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:09     31s] [NR-eGR]                        OverCon            
[12/27 19:53:09     31s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:09     31s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:09     31s] [NR-eGR] ----------------------------------------------
[12/27 19:53:09     31s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR] ----------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2879.80 MB )
[12/27 19:53:09     31s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:09     31s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:09     31s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:09     31s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2879.8M
[12/27 19:53:09     31s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.008, MEM:2879.8M
[12/27 19:53:09     31s] OPERPROF: Starting HotSpotCal at level 1, MEM:2879.8M
[12/27 19:53:09     31s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:09     31s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:53:09     31s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:09     31s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:53:09     31s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:09     31s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:53:09     31s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:53:09     31s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2879.8M
[12/27 19:53:09     31s] Skipped repairing congestion.
[12/27 19:53:09     31s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2879.8M
[12/27 19:53:09     31s] Starting Early Global Route wiring: mem = 2879.8M
[12/27 19:53:09     31s] (I)       ============= track Assignment ============
[12/27 19:53:09     31s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2879.79 MB )
[12/27 19:53:09     31s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2879.79 MB )
[12/27 19:53:09     31s] (I)       Started Greedy Track Assignment ( Curr Mem: 2879.79 MB )
[12/27 19:53:09     31s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:09     31s] (I)       Running track assignment with 16 threads
[12/27 19:53:09     31s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2879.79 MB )
[12/27 19:53:09     31s] (I)       Run Multi-thread track assignment
[12/27 19:53:09     31s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2879.80 MB )
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR]     M1  (1H) length: 1.782460e+04um, number of vias: 36
[12/27 19:53:09     31s] [NR-eGR]     M2  (2V) length: 2.926000e+04um, number of vias: 0
[12/27 19:53:09     31s] [NR-eGR] Total length: 4.708460e+04um, number of vias: 36
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] Early Global Route wiring runtime: 0.00 seconds, mem = 2879.8M
[12/27 19:53:09     31s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.004, MEM:2879.8M
[12/27 19:53:09     31s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/27 19:53:09     31s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:09     31s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/27 19:53:09     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2879.8M
[12/27 19:53:09     31s] #spOpts: N=250 
[12/27 19:53:09     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2879.8M
[12/27 19:53:09     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2879.8M
[12/27 19:53:09     31s] Core basic site is CoreSite
[12/27 19:53:09     31s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:09     31s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:09     31s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:09     31s] SiteArray: use 57,344 bytes
[12/27 19:53:09     31s] SiteArray: current memory after site array memory allocation 2879.9M
[12/27 19:53:09     31s] SiteArray: FP blocked sites are writable
[12/27 19:53:09     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:09     31s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2879.9M
[12/27 19:53:09     31s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:09     31s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:2879.8M
[12/27 19:53:09     31s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:09     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2879.8M
[12/27 19:53:09     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2879.8M
[12/27 19:53:09     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2879.8MB).
[12/27 19:53:09     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:2879.8M
[12/27 19:53:09     31s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:09     31s]   Leaving CCOpt scope - extractRC...
[12/27 19:53:09     31s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/27 19:53:09     31s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:09     31s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:09     31s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:09     31s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:09     31s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:09     31s] RCMode: PreRoute
[12/27 19:53:09     31s]       RC Corner Indexes            0   
[12/27 19:53:09     31s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:09     31s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Shrink Factor                : 1.00000
[12/27 19:53:09     31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:09     31s] LayerId::1 widthSet size::1
[12/27 19:53:09     31s] LayerId::2 widthSet size::1
[12/27 19:53:09     31s] Updating RC grid for preRoute extraction ...
[12/27 19:53:09     31s] Initializing multi-corner resistance tables ...
[12/27 19:53:09     31s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:09     31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2879.848M)
[12/27 19:53:09     31s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/27 19:53:09     31s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s] Not writing Steiner routes to the DB after clustering cong repair call.
[12/27 19:53:09     31s]   Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:09     31s] End AAE Lib Interpolated Model. (MEM=2879.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     31s]   Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Clock DAG stats after clustering cong repair call:
[12/27 19:53:09     31s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]   Clock DAG net violations after clustering cong repair call: none
[12/27 19:53:09     31s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/27 19:53:09     31s]     Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]   Primary reporting skew groups after clustering cong repair call:
[12/27 19:53:09     31s]     skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]   Skew group summary after clustering cong repair call:
[12/27 19:53:09     31s]     skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s]   Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/27 19:53:09     31s]   Stage::DRV Fixing...
[12/27 19:53:09     31s]   Fixing clock tree slew time and max cap violations...
[12/27 19:53:09     31s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:09     31s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/27 19:53:09     31s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:09     31s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Stage::Insertion Delay Reduction...
[12/27 19:53:09     31s]   Removing unnecessary root buffering...
[12/27 19:53:09     31s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Removing unnecessary root buffering':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Removing unconstrained drivers...
[12/27 19:53:09     31s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Removing unconstrained drivers':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Checking for inverting clock gates...
[12/27 19:53:09     31s]   Checking for inverting clock gates done.
[12/27 19:53:09     31s]   Reducing insertion delay 1...
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7f18f6938f68, uid:A2096, a cid BUFD8 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.330000 and halo_y = 900.000000.
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7f18f6938f68, uid:A2096, a cid BUFD8 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.330000 and halo_y = 900.000000.
[12/27 19:53:09     31s] Accumulated time to calculate placeable region: 0
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7f18f6938f68, uid:A2097, a cid BUFD4 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.330000 and halo_y = 900.000000.
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7f18f6938f68, uid:A2097, a cid BUFD4 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.330000 and halo_y = 900.000000.
[12/27 19:53:09     31s] Accumulated time to calculate placeable region: 0
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7f18f6938f68, uid:A2098, a cid BUFD2 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.670000 and halo_y = 900.000000.
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7f18f6938f68, uid:A2098, a cid BUFD2 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.670000 and halo_y = 900.000000.
[12/27 19:53:09     31s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Reducing insertion delay 1':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Removing longest path buffering...
[12/27 19:53:09     31s]     Clock DAG stats after 'Removing longest path buffering':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Removing longest path buffering':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
[12/27 19:53:09     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Reducing insertion delay 2...
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s] Path optimization required 0 stage delay updates 
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/27 19:53:09     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/27 19:53:09     31s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/27 19:53:09     31s]       Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]     Skew group summary after 'Reducing insertion delay 2':
[12/27 19:53:09     31s]       skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:09     31s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/27 19:53:09     31s]   CCOpt::Phase::Implementation...
[12/27 19:53:09     31s]   Stage::Updating netlist...
[12/27 19:53:09     31s]   Reset timing graph...
[12/27 19:53:09     31s] Ignoring AAE DB Resetting ...
[12/27 19:53:09     31s]   Reset timing graph done.
[12/27 19:53:09     31s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   CCOpt::Phase::Routing...
[12/27 19:53:09     31s]   Routing unrouted datapath nets connected to clock instances...
[12/27 19:53:09     31s]     Routed 0 unrouted datapath nets connected to clock instances
[12/27 19:53:09     31s]   Routing unrouted datapath nets connected to clock instances done.
[12/27 19:53:09     31s]   Leaving CCOpt scope - extractRC...
[12/27 19:53:09     31s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/27 19:53:09     31s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:09     31s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:09     31s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:09     31s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:09     31s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:09     31s] RCMode: PreRoute
[12/27 19:53:09     31s]       RC Corner Indexes            0   
[12/27 19:53:09     31s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:09     31s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Shrink Factor                : 1.00000
[12/27 19:53:09     31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:09     31s] LayerId::1 widthSet size::1
[12/27 19:53:09     31s] LayerId::2 widthSet size::1
[12/27 19:53:09     31s] Updating RC grid for preRoute extraction ...
[12/27 19:53:09     31s] Initializing multi-corner resistance tables ...
[12/27 19:53:09     31s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:09     31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2879.848M)
[12/27 19:53:09     31s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/27 19:53:09     31s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:09     31s] End AAE Lib Interpolated Model. (MEM=2879.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     31s]   Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Clock DAG stats after routing clock trees:
[12/27 19:53:09     31s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:09     31s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:09     31s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:09     31s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:09     31s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:09     31s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:09     31s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:09     31s]   Clock DAG net violations after routing clock trees: none
[12/27 19:53:09     31s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/27 19:53:09     31s]     Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:09     31s]   Primary reporting skew groups after routing clock trees:
[12/27 19:53:09     31s]     skew_group CLK/function: insertion delay [min=0.261, max=0.382, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.382} (wid=0.382 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]       min path sink: cout_reg/CK
[12/27 19:53:09     31s]       max path sink: sum_reg/CK
[12/27 19:53:09     31s]   Skew group summary after routing clock trees:
[12/27 19:53:09     31s]     skew_group CLK/function: insertion delay [min=0.261, max=0.382, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.382} (wid=0.382 ws=0.122) (gid=0.000 gs=0.000)
[12/27 19:53:09     31s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s]   Post-balance tidy up or trial balance steps...
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Clock DAG stats at end of CTS:
[12/27 19:53:09     31s]   ==============================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   -----------------------------------------------------------
[12/27 19:53:09     31s]   Cell type                     Count    Area     Capacitance
[12/27 19:53:09     31s]   -----------------------------------------------------------
[12/27 19:53:09     31s]   Buffers                         0      0.000       0.000
[12/27 19:53:09     31s]   Inverters                       0      0.000       0.000
[12/27 19:53:09     31s]   Integrated Clock Gates          0      0.000       0.000
[12/27 19:53:09     31s]   Non-Integrated Clock Gates      0      0.000       0.000
[12/27 19:53:09     31s]   Clock Logic                     0      0.000       0.000
[12/27 19:53:09     31s]   All                             0      0.000       0.000
[12/27 19:53:09     31s]   -----------------------------------------------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Clock DAG wire lengths at end of CTS:
[12/27 19:53:09     31s]   =====================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   --------------------
[12/27 19:53:09     31s]   Type     Wire Length
[12/27 19:53:09     31s]   --------------------
[12/27 19:53:09     31s]   Top          0.000
[12/27 19:53:09     31s]   Trunk        0.000
[12/27 19:53:09     31s]   Leaf      7669.000
[12/27 19:53:09     31s]   Total     7669.000
[12/27 19:53:09     31s]   --------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Clock DAG hp wire lengths at end of CTS:
[12/27 19:53:09     31s]   ========================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   -----------------------
[12/27 19:53:09     31s]   Type     hp Wire Length
[12/27 19:53:09     31s]   -----------------------
[12/27 19:53:09     31s]   Top          0.000
[12/27 19:53:09     31s]   Trunk        0.000
[12/27 19:53:09     31s]   Leaf         0.000
[12/27 19:53:09     31s]   Total        0.000
[12/27 19:53:09     31s]   -----------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Clock DAG capacitances at end of CTS:
[12/27 19:53:09     31s]   =====================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   --------------------------------
[12/27 19:53:09     31s]   Type     Gate     Wire     Total
[12/27 19:53:09     31s]   --------------------------------
[12/27 19:53:09     31s]   Top      0.000    0.000    0.000
[12/27 19:53:09     31s]   Trunk    0.000    0.000    0.000
[12/27 19:53:09     31s]   Leaf     4.782    5.124    9.906
[12/27 19:53:09     31s]   Total    4.782    5.124    9.906
[12/27 19:53:09     31s]   --------------------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Clock DAG sink capacitances at end of CTS:
[12/27 19:53:09     31s]   ==========================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   --------------------------------------------------------
[12/27 19:53:09     31s]   Count    Total    Average    Std. Dev.    Min      Max
[12/27 19:53:09     31s]   --------------------------------------------------------
[12/27 19:53:09     31s]     2      4.782     2.391       0.000      2.391    2.391
[12/27 19:53:09     31s]   --------------------------------------------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Clock DAG net violations at end of CTS:
[12/27 19:53:09     31s]   =======================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   None
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/27 19:53:09     31s]   ====================================================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   Net Type    Target         Count    Average      Std. Dev.    Min          Max          Distribution                                                                                        Over Target
[12/27 19:53:09     31s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   Leaf        1000000.000      1      20113.088      0.000      20113.088    20113.088    {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}         -
[12/27 19:53:09     31s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Primary reporting skew groups summary at end of CTS:
[12/27 19:53:09     31s]   ====================================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/27 19:53:09     31s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   typical:setup.late    CLK/function    0.261     0.382     0.122    536000.000       0.122           0.122           0.322        0.086     100% {0.261, 0.382}
[12/27 19:53:09     31s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Skew group summary at end of CTS:
[12/27 19:53:09     31s]   =================================
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/27 19:53:09     31s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   typical:setup.late    CLK/function    0.261     0.382     0.122    536000.000       0.122           0.122           0.322        0.086     100% {0.261, 0.382}
[12/27 19:53:09     31s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Found a total of 0 clock tree pins with a slew violation.
[12/27 19:53:09     31s]   
[12/27 19:53:09     31s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s] Synthesizing clock trees done.
[12/27 19:53:09     31s] Validating CTS configuration...
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s] Primary reporting skew groups are:
[12/27 19:53:09     31s] skew_group CLK/function with 2 clock sinks
[12/27 19:53:09     31s] No ideal or dont_touch nets found in the clock tree
[12/27 19:53:09     31s] No dont_touch hnets found in the clock tree
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s] CCOpt configuration status: all checks passed.
[12/27 19:53:09     31s] Leaving CCOpt scope - trialRoute...
[12/27 19:53:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2889.4M
[12/27 19:53:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2889.3M
[12/27 19:53:09     31s] All LLGs are deleted
[12/27 19:53:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2889.3M
[12/27 19:53:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2889.3M
[12/27 19:53:09     31s] All LLGs are deleted
[12/27 19:53:09     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2889.3M
[12/27 19:53:09     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2889.3M
[12/27 19:53:09     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.2 mem=2889.3M
[12/27 19:53:09     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.2 mem=2889.3M
[12/27 19:53:09     31s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Started Loading and Dumping File ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Reading DB...
[12/27 19:53:09     31s] (I)       Read data from FE... (mem=2889.3M)
[12/27 19:53:09     31s] (I)       Read nodes and places... (mem=2889.3M)
[12/27 19:53:09     31s] (I)       Done Read nodes and places (cpu=0.010s, mem=2889.3M)
[12/27 19:53:09     31s] (I)       Read nets... (mem=2889.3M)
[12/27 19:53:09     31s] (I)       Done Read nets (cpu=0.000s, mem=2889.3M)
[12/27 19:53:09     31s] (I)       Done Read data from FE (cpu=0.010s, mem=2889.3M)
[12/27 19:53:09     31s] (I)       before initializing RouteDB syMemory usage = 2889.3 MB
[12/27 19:53:09     31s] (I)       Honor MSV route constraint: false
[12/27 19:53:09     31s] (I)       Maximum routing layer  : 2
[12/27 19:53:09     31s] (I)       Minimum routing layer  : 1
[12/27 19:53:09     31s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:09     31s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:09     31s] (I)       Tracks used by clock wire: 0
[12/27 19:53:09     31s] (I)       Reverse direction      : 
[12/27 19:53:09     31s] (I)       Honor partition pin guides: true
[12/27 19:53:09     31s] (I)       Route selected nets only: false
[12/27 19:53:09     31s] (I)       Route secondary PG pins: false
[12/27 19:53:09     31s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:09     31s] (I)       Number threads         : 16
[12/27 19:53:09     31s] (I)       Apply function for special wires: true
[12/27 19:53:09     31s] (I)       Layer by layer blockage reading: true
[12/27 19:53:09     31s] (I)       Offset calculation fix : true
[12/27 19:53:09     31s] (I)       Route stripe layer range: 
[12/27 19:53:09     31s] (I)       Honor partition fences : 
[12/27 19:53:09     31s] (I)       Honor partition pin    : 
[12/27 19:53:09     31s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:09     31s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:09     31s] (I)       build grid graph
[12/27 19:53:09     31s] (I)       build grid graph start
[12/27 19:53:09     31s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:09     31s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:09     31s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:09     31s] (I)       build grid graph end
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] (I)       == Report All Rule Vias ==
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] (I)        Via Rule : (Default)
[12/27 19:53:09     31s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:09     31s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:09     31s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:53:09     31s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:09     31s] (I)       ===========================================================================
[12/27 19:53:09     31s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:09     31s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:09     31s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:09     31s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:09     31s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:09     31s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:09     31s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:09     31s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:09     31s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:09     31s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 7
[12/27 19:53:09     31s] (I)       readDataFromPlaceDB
[12/27 19:53:09     31s] (I)       Read net information..
[12/27 19:53:09     31s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:09     31s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:09     31s] (I)       Start initializing grid graph
[12/27 19:53:09     31s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:09     31s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:09     31s] (I)       End initializing grid graph
[12/27 19:53:09     31s] (I)       Model blockages into capacity
[12/27 19:53:09     31s] (I)       Read Num Blocks=1103  Num Prerouted Wires=7  Num CS=0
[12/27 19:53:09     31s] (I)       Started Modeling ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Started Modeling Layer 1 ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 5
[12/27 19:53:09     31s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Started Modeling Layer 2 ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:09     31s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Number of ignored nets = 1
[12/27 19:53:09     31s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:09     31s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:09     31s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:09     31s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2889.3 MB
[12/27 19:53:09     31s] (I)       Ndr track 0 does not exist
[12/27 19:53:09     31s] (I)       Layer1  viaCost=100.00
[12/27 19:53:09     31s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:09     31s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:09     31s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:09     31s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:09     31s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:09     31s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:09     31s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:09     31s] (I)       Grid                :    16    10     2
[12/27 19:53:09     31s] (I)       Layer numbers       :     1     2
[12/27 19:53:09     31s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:09     31s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:09     31s] (I)       Default wire width  :  1200  1200
[12/27 19:53:09     31s] (I)       Default wire space  :   800   800
[12/27 19:53:09     31s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:09     31s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:09     31s] (I)       First track coord   :  1500  1500
[12/27 19:53:09     31s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:09     31s] (I)       Total num of tracks :   282   462
[12/27 19:53:09     31s] (I)       Num of masks        :     1     1
[12/27 19:53:09     31s] (I)       Num of trim masks   :     0     0
[12/27 19:53:09     31s] (I)       --------------------------------------------------------
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:09     31s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:09     31s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:09     31s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:09     31s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:09     31s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:09     31s] [NR-eGR] ========================================
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:09     31s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:09     31s] (I)       After initializing earlyGlobalRoute syMemory usage = 2889.3 MB
[12/27 19:53:09     31s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Started Global Routing ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       ============= Initialization =============
[12/27 19:53:09     31s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:09     31s] (I)       Started Build MST ( Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       Generate topology with 16 threads
[12/27 19:53:09     31s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2889.33 MB )
[12/27 19:53:09     31s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:09     31s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:09     31s] (I)       ============  Phase 1a Route ============
[12/27 19:53:09     31s] (I)       Started Phase 1a ( Curr Mem: 2901.34 MB )
[12/27 19:53:09     31s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2901.34 MB )
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1b Route ============
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:09     31s] (I)       ============  Phase 1c Route ============
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1d Route ============
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] (I)       ============  Phase 1e Route ============
[12/27 19:53:09     31s] (I)       Started Phase 1e ( Curr Mem: 2901.34 MB )
[12/27 19:53:09     31s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2901.34 MB )
[12/27 19:53:09     31s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2901.34 MB )
[12/27 19:53:09     31s] (I)       Running layer assignment with 16 threads
[12/27 19:53:09     31s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] (I)       ============  Phase 1l Route ============
[12/27 19:53:09     31s] (I)       
[12/27 19:53:09     31s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:09     31s] [NR-eGR]                        OverCon            
[12/27 19:53:09     31s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:09     31s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:09     31s] [NR-eGR] ----------------------------------------------
[12/27 19:53:09     31s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR] ----------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:09     31s] [NR-eGR] 
[12/27 19:53:09     31s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:09     31s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:09     31s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:09     31s] (I)       ============= track Assignment ============
[12/27 19:53:09     31s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] (I)       Started Greedy Track Assignment ( Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:09     31s] (I)       Running track assignment with 16 threads
[12/27 19:53:09     31s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] (I)       Run Multi-thread track assignment
[12/27 19:53:09     31s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR]     M1  (1H) length: 1.729260e+04um, number of vias: 35
[12/27 19:53:09     31s] [NR-eGR]     M2  (2V) length: 2.928900e+04um, number of vias: 0
[12/27 19:53:09     31s] [NR-eGR] Total length: 4.658160e+04um, number of vias: 35
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:53:09     31s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:09     31s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2933.36 MB )
[12/27 19:53:09     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.2 mem=2933.4M
[12/27 19:53:09     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.2 mem=2933.4M
[12/27 19:53:09     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2923.8M
[12/27 19:53:09     31s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:09     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2923.8M
[12/27 19:53:09     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2923.8M
[12/27 19:53:09     31s] Core basic site is CoreSite
[12/27 19:53:09     31s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:09     31s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:09     31s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:09     31s] SiteArray: use 57,344 bytes
[12/27 19:53:09     31s] SiteArray: current memory after site array memory allocation 2923.9M
[12/27 19:53:09     31s] SiteArray: FP blocked sites are writable
[12/27 19:53:09     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:09     31s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2923.9M
[12/27 19:53:09     31s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:09     31s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:2923.9M
[12/27 19:53:09     31s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:09     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:2923.9M
[12/27 19:53:09     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2923.9M
[12/27 19:53:09     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2923.9MB).
[12/27 19:53:09     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:2923.9M
[12/27 19:53:09     31s] Leaving CCOpt scope - trialRoute done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/27 19:53:09     31s] clean pInstBBox. size 0
[12/27 19:53:09     31s] register pInstBBox. size 2
[12/27 19:53:09     31s] Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:09     31s] LayerId::1 widthSet size::1
[12/27 19:53:09     31s] LayerId::2 widthSet size::1
[12/27 19:53:09     31s] Updating RC grid for preRoute extraction ...
[12/27 19:53:09     31s] Initializing multi-corner resistance tables ...
[12/27 19:53:09     31s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:09     31s] End AAE Lib Interpolated Model. (MEM=2923.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     31s] Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:09     31s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function_user is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 19:53:09     31s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 19:53:09     31s] **WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
[12/27 19:53:09     31s] To increase the message display limit, refer to the product command reference manual.
[12/27 19:53:09     31s] Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 14 variables and 25 constraints; tolerance 1
[12/27 19:53:09     31s] No skew group targets were slackened
[12/27 19:53:09     31s] Using cell based legalization.
[12/27 19:53:09     31s] Best achievable insertion delay respecting ccopt_initial skew groups is 0.383ns, targetting a maximum insertion delay of 0.574ns
[12/27 19:53:09     31s] Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 13 variables and 23 constraints; tolerance 1
[12/27 19:53:09     31s] No skew group targets were slackened
[12/27 19:53:09     31s] External - Set all clocks to propagated mode...
[12/27 19:53:09     31s] Innovus updating I/O latencies
[12/27 19:53:09     31s] #################################################################################
[12/27 19:53:09     31s] # Design Stage: PreRoute
[12/27 19:53:09     31s] # Design Name: half_adder
[12/27 19:53:09     31s] # Design Mode: 250nm
[12/27 19:53:09     31s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:09     31s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:09     31s] # Signoff Settings: SI Off 
[12/27 19:53:09     31s] #################################################################################
[12/27 19:53:09     31s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:09     31s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:09     31s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:09     31s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:09     31s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:09     31s] RCMode: PreRoute
[12/27 19:53:09     31s]       RC Corner Indexes            0   
[12/27 19:53:09     31s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:09     31s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:09     31s] Shrink Factor                : 1.00000
[12/27 19:53:09     31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:09     31s] LayerId::1 widthSet size::1
[12/27 19:53:09     31s] LayerId::2 widthSet size::1
[12/27 19:53:09     31s] Updating RC grid for preRoute extraction ...
[12/27 19:53:09     31s] Initializing multi-corner resistance tables ...
[12/27 19:53:09     31s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:09     31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2931.406M)
[12/27 19:53:09     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 2931.4M, InitMEM = 2931.4M)
[12/27 19:53:09     31s] Calculate delays in Single mode...
[12/27 19:53:09     31s] Start delay calculation (fullDC) (16 T). (MEM=2931.41)
[12/27 19:53:09     31s] End AAE Lib Interpolated Model. (MEM=2947.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     31s] Total number of fetched objects 14
[12/27 19:53:09     31s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:09     31s] End delay calculation. (MEM=3075.5 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:09     31s] End delay calculation (fullDC). (MEM=3075.5 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:09     31s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3075.5M) ***
[12/27 19:53:09     31s] Setting all clocks to propagated mode.
[12/27 19:53:09     31s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:09     31s] Clock network insertion delays are now [0.383ns, 0.383ns] average 0.383ns std.dev 0.000ns
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] Skew group insertion delays
[12/27 19:53:09     31s] ===========================
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] -------------------------------------------------------------------------------
[12/27 19:53:09     31s] Timing Corner         Skew Group      Min ID    Max ID    Avg ID    Std.Dev. ID
[12/27 19:53:09     31s]                                       (ns)      (ns)      (ns)      (ns)
[12/27 19:53:09     31s] -------------------------------------------------------------------------------
[12/27 19:53:09     31s] typical:setup.late    CLK/function    0.383     0.383     0.383        0.000
[12/27 19:53:09     31s] -------------------------------------------------------------------------------
[12/27 19:53:09     31s] 
[12/27 19:53:09     31s] CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:05.0
[12/27 19:53:10     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2784.7M
[12/27 19:53:10     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:2784.7M
[12/27 19:53:10     31s] Starting delay calculation for Setup views
[12/27 19:53:10     31s] #################################################################################
[12/27 19:53:10     31s] # Design Stage: PreRoute
[12/27 19:53:10     31s] # Design Name: half_adder
[12/27 19:53:10     31s] # Design Mode: 250nm
[12/27 19:53:10     31s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:10     31s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:10     31s] # Signoff Settings: SI Off 
[12/27 19:53:10     31s] #################################################################################
[12/27 19:53:10     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 2782.7M, InitMEM = 2782.7M)
[12/27 19:53:10     31s] Calculate delays in Single mode...
[12/27 19:53:10     31s] Start delay calculation (fullDC) (16 T). (MEM=2782.71)
[12/27 19:53:10     31s] End AAE Lib Interpolated Model. (MEM=2798.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:10     31s] Total number of fetched objects 14
[12/27 19:53:10     31s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:10     31s] End delay calculation. (MEM=2954.71 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:10     31s] End delay calculation (fullDC). (MEM=2954.71 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 19:53:10     31s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2954.7M) ***
[12/27 19:53:10     31s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:31.7 mem=2922.7M)
[12/27 19:53:10     31s] 
------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=2784.7M)                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.81e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1252.9M, totSessionCpu=0:00:32 **
[12/27 19:53:10     31s] *** Starting optimizing excluded clock nets MEM= 2803.8M) ***
[12/27 19:53:10     31s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2803.8M) ***
[12/27 19:53:10     31s] *** Starting optimizing excluded clock nets MEM= 2803.8M) ***
[12/27 19:53:10     31s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2803.8M) ***
[12/27 19:53:10     31s] Begin: GigaOpt high fanout net optimization
[12/27 19:53:10     31s] GigaOpt HFN: use maxLocalDensity 1.2
[12/27 19:53:10     31s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/27 19:53:10     31s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:10     31s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:10     31s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:31.7/0:01:41.0 (0.3), mem = 2803.8M
[12/27 19:53:10     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.5
[12/27 19:53:10     31s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:10     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.7 mem=2811.8M
[12/27 19:53:10     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2811.8M
[12/27 19:53:10     31s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:10     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2811.8M
[12/27 19:53:10     31s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:10     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2811.8M
[12/27 19:53:10     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2811.8MB).
[12/27 19:53:10     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2811.8M
[12/27 19:53:10     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.7 mem=2813.2M
[12/27 19:53:10     31s] 
[12/27 19:53:10     31s] Creating Lib Analyzer ...
[12/27 19:53:10     31s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:10     31s] Summary for sequential cells identification: 
[12/27 19:53:10     31s]   Identified SBFF number: 1
[12/27 19:53:10     31s]   Identified MBFF number: 0
[12/27 19:53:10     31s]   Identified SB Latch number: 0
[12/27 19:53:10     31s]   Identified MB Latch number: 0
[12/27 19:53:10     31s]   Not identified SBFF number: 0
[12/27 19:53:10     31s]   Not identified MBFF number: 0
[12/27 19:53:10     31s]   Not identified SB Latch number: 0
[12/27 19:53:10     31s]   Not identified MB Latch number: 0
[12/27 19:53:10     31s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:10     31s]  Visiting view : func_typical
[12/27 19:53:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:10     31s]  Visiting view : func_typical
[12/27 19:53:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:10     31s]  Setting StdDelay to 3090452.80
[12/27 19:53:10     31s] Creating Cell Server, finished. 
[12/27 19:53:10     31s] 
[12/27 19:53:10     31s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:10     31s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:10     31s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:10     31s] 
[12/27 19:53:10     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.8 mem=2844.5M
[12/27 19:53:10     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.8 mem=2844.5M
[12/27 19:53:10     31s] Creating Lib Analyzer, finished. 
[12/27 19:53:10     31s] 
[12/27 19:53:10     31s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:10     32s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:53:10     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.5
[12/27 19:53:10     32s] *** DrvOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:32.2/0:01:41.5 (0.3), mem = 2843.0M
[12/27 19:53:10     32s] 
[12/27 19:53:10     32s] =============================================================================================
[12/27 19:53:10     32s]  Step TAT Report for DrvOpt #2
[12/27 19:53:10     32s] =============================================================================================
[12/27 19:53:10     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:10     32s] ---------------------------------------------------------------------------------------------
[12/27 19:53:10     32s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:10     32s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:10     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:10     32s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:53:10     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:53:10     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/27 19:53:10     32s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:10     32s] [ MISC                   ]          0:00:00.4  (  84.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:53:10     32s] ---------------------------------------------------------------------------------------------
[12/27 19:53:10     32s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/27 19:53:10     32s] ---------------------------------------------------------------------------------------------
[12/27 19:53:10     32s] 
[12/27 19:53:10     32s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/27 19:53:10     32s] End: GigaOpt high fanout net optimization
[12/27 19:53:10     32s] Deleting Lib Analyzer.
[12/27 19:53:10     32s] Begin: GigaOpt Global Optimization
[12/27 19:53:10     32s] *info: use new DP (enabled)
[12/27 19:53:10     32s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/27 19:53:10     32s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:10     32s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:10     32s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:32.2/0:01:41.5 (0.3), mem = 2844.5M
[12/27 19:53:10     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.6
[12/27 19:53:10     32s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:10     32s] ### Creating PhyDesignMc. totSessionCpu=0:00:32.2 mem=2844.5M
[12/27 19:53:10     32s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 19:53:10     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2844.5M
[12/27 19:53:10     32s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:10     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2844.5M
[12/27 19:53:10     32s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:10     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2844.5M
[12/27 19:53:10     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2844.5MB).
[12/27 19:53:10     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:2844.5M
[12/27 19:53:10     32s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.2 mem=2844.5M
[12/27 19:53:10     32s] 
[12/27 19:53:10     32s] Creating Lib Analyzer ...
[12/27 19:53:10     32s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:10     32s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:10     32s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:10     32s] 
[12/27 19:53:10     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.3 mem=2844.5M
[12/27 19:53:10     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.3 mem=2844.5M
[12/27 19:53:10     32s] Creating Lib Analyzer, finished. 
[12/27 19:53:10     32s] 
[12/27 19:53:10     32s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:11     33s] *info: 1 clock net excluded
[12/27 19:53:11     33s] *info: 2 special nets excluded.
[12/27 19:53:11     33s] *info: 2 no-driver nets excluded.
[12/27 19:53:11     33s] *info: 1 net with fixed/cover wires excluded.
[12/27 19:53:12     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3317.9M
[12/27 19:53:12     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3317.9M
[12/27 19:53:12     33s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/27 19:53:12     33s] Info: End MT loop @oiCellDelayCachingJob.
[12/27 19:53:12     33s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/27 19:53:12     33s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:53:12     33s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
[12/27 19:53:12     33s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:53:12     33s] |   0.000|   0.000|    12.04%|   0:00:00.0| 3318.9M|func_typical|       NA| NA          |
[12/27 19:53:12     33s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:53:12     33s] 
[12/27 19:53:12     33s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3318.9M) ***
[12/27 19:53:12     33s] 
[12/27 19:53:12     33s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3318.9M) ***
[12/27 19:53:12     33s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/27 19:53:12     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.6
[12/27 19:53:12     33s] *** SetupOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:33.8/0:01:43.1 (0.3), mem = 2911.0M
[12/27 19:53:12     33s] 
[12/27 19:53:12     33s] =============================================================================================
[12/27 19:53:12     33s]  Step TAT Report for GlobalOpt #2
[12/27 19:53:12     33s] =============================================================================================
[12/27 19:53:12     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:12     33s] ---------------------------------------------------------------------------------------------
[12/27 19:53:12     33s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     33s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:12     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     33s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:53:12     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:53:12     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     33s] [ TransformInit          ]      1   0:00:01.5  (  95.5 % )     0:00:01.5 /  0:00:01.5    1.0
[12/27 19:53:12     33s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:12     33s] ---------------------------------------------------------------------------------------------
[12/27 19:53:12     33s]  GlobalOpt #2 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/27 19:53:12     33s] ---------------------------------------------------------------------------------------------
[12/27 19:53:12     33s] 
[12/27 19:53:12     33s] End: GigaOpt Global Optimization
[12/27 19:53:12     33s] Deleting Lib Analyzer.
[12/27 19:53:12     33s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[12/27 19:53:12     33s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:12     33s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:12     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.8 mem=2857.0M
[12/27 19:53:12     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.8 mem=2857.0M
[12/27 19:53:12     33s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/27 19:53:12     33s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:12     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.8 mem=3232.9M
[12/27 19:53:12     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:3232.9M
[12/27 19:53:12     33s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:12     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3232.9M
[12/27 19:53:12     33s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:12     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:3232.9M
[12/27 19:53:12     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3232.9MB).
[12/27 19:53:12     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:3232.9M
[12/27 19:53:12     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.8 mem=3264.9M
[12/27 19:53:12     33s] Begin: Area Reclaim Optimization
[12/27 19:53:12     33s] 
[12/27 19:53:12     33s] Creating Lib Analyzer ...
[12/27 19:53:12     33s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:12     33s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:12     33s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:12     33s] 
[12/27 19:53:12     33s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:33.8 mem=3266.9M
[12/27 19:53:12     33s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:33.8 mem=3266.9M
[12/27 19:53:12     33s] Creating Lib Analyzer, finished. 
[12/27 19:53:12     33s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (655.4), totSession cpu/real = 0:00:33.8/0:01:43.2 (0.3), mem = 3266.9M
[12/27 19:53:12     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.7
[12/27 19:53:12     33s] 
[12/27 19:53:12     33s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:12     33s] Usable buffer cells for single buffer setup transform:
[12/27 19:53:12     33s] BUFD2 BUFD4 BUFD8 
[12/27 19:53:12     33s] Number of usable buffer cells above: 3
[12/27 19:53:12     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3266.9M
[12/27 19:53:12     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3266.9M
[12/27 19:53:12     33s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:12     33s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:12     33s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/27 19:53:12     33s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:12     33s] |    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3266.9M|
[12/27 19:53:12     33s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3423.5M|
[12/27 19:53:12     33s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:12     33s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3423.5M|
[12/27 19:53:12     33s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3538.0M|
[12/27 19:53:12     34s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3557.1M|
[12/27 19:53:12     34s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:12     34s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3557.1M|
[12/27 19:53:12     34s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:12     34s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:12     34s] 
[12/27 19:53:12     34s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/27 19:53:12     34s] --------------------------------------------------------------
[12/27 19:53:12     34s] |                                   | Total     | Sequential |
[12/27 19:53:12     34s] --------------------------------------------------------------
[12/27 19:53:12     34s] | Num insts resized                 |       0  |       0    |
[12/27 19:53:12     34s] | Num insts undone                  |       0  |       0    |
[12/27 19:53:12     34s] | Num insts Downsized               |       0  |       0    |
[12/27 19:53:12     34s] | Num insts Samesized               |       0  |       0    |
[12/27 19:53:12     34s] | Num insts Upsized                 |       0  |       0    |
[12/27 19:53:12     34s] | Num multiple commits+uncommits    |       0  |       -    |
[12/27 19:53:12     34s] --------------------------------------------------------------
[12/27 19:53:12     34s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/27 19:53:12     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.7
[12/27 19:53:12     34s] *** AreaOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:00:34.0/0:01:43.3 (0.3), mem = 3557.1M
[12/27 19:53:12     34s] 
[12/27 19:53:12     34s] =============================================================================================
[12/27 19:53:12     34s]  Step TAT Report for AreaOpt #2
[12/27 19:53:12     34s] =============================================================================================
[12/27 19:53:12     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:12     34s] ---------------------------------------------------------------------------------------------
[12/27 19:53:12     34s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  14.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 19:53:12     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:53:12     34s] [ OptGetWeight           ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ OptEval                ]     12   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ OptCommit              ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ PostCommitDelayCalc    ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:12     34s] [ MISC                   ]          0:00:00.1  (  77.7 % )     0:00:00.1 /  0:00:00.2    1.1
[12/27 19:53:12     34s] ---------------------------------------------------------------------------------------------
[12/27 19:53:12     34s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/27 19:53:12     34s] ---------------------------------------------------------------------------------------------
[12/27 19:53:12     34s] 
[12/27 19:53:12     34s] Executing incremental physical updates
[12/27 19:53:12     34s] Executing incremental physical updates
[12/27 19:53:12     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3557.1M
[12/27 19:53:12     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3557.1M
[12/27 19:53:12     34s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:12     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3557.1M
[12/27 19:53:12     34s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:12     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3557.1M
[12/27 19:53:12     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3557.1MB).
[12/27 19:53:12     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:3557.1M
[12/27 19:53:12     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:3557.1M
[12/27 19:53:12     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.6
[12/27 19:53:12     34s] OPERPROF: Starting RefinePlace at level 1, MEM:3557.1M
[12/27 19:53:12     34s] *** Starting refinePlace (0:00:34.0 mem=3557.1M) ***
[12/27 19:53:12     34s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:12     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:12     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3557.1M
[12/27 19:53:12     34s] Starting refinePlace ...
[12/27 19:53:12     34s] ** Cut row section cpu time 0:00:00.0.
[12/27 19:53:12     34s]    Spread Effort: high, pre-route mode, useDDP on.
[12/27 19:53:12     34s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3557.1MB) @(0:00:34.0 - 0:00:34.0).
[12/27 19:53:12     34s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:12     34s] wireLenOptFixPriorityInst 2 inst fixed
[12/27 19:53:12     34s] tweakage running in 16 threads.
[12/27 19:53:12     34s] Placement tweakage begins.
[12/27 19:53:12     34s] wire length = 4.337e+04
[12/27 19:53:12     34s] wire length = 4.337e+04
[12/27 19:53:12     34s] Placement tweakage ends.
[12/27 19:53:12     34s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:12     34s] 
[12/27 19:53:12     34s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:53:12     34s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:12     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3557.1MB) @(0:00:34.0 - 0:00:34.0).
[12/27 19:53:12     34s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:12     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3557.1MB
[12/27 19:53:12     34s] Statistics of distance of Instance movement in refine placement:
[12/27 19:53:12     34s]   maximum (X+Y) =         0.00 um
[12/27 19:53:12     34s]   mean    (X+Y) =         0.00 um
[12/27 19:53:12     34s] Summary Report:
[12/27 19:53:12     34s] Instances move: 0 (out of 8 movable)
[12/27 19:53:12     34s] Instances flipped: 0
[12/27 19:53:12     34s] Mean displacement: 0.00 um
[12/27 19:53:12     34s] Max displacement: 0.00 um 
[12/27 19:53:12     34s] Total instances moved : 0
[12/27 19:53:12     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.009, MEM:3557.1M
[12/27 19:53:12     34s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:12     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3557.1MB
[12/27 19:53:12     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3557.1MB) @(0:00:34.0 - 0:00:34.0).
[12/27 19:53:12     34s] *** Finished refinePlace (0:00:34.0 mem=3557.1M) ***
[12/27 19:53:12     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.6
[12/27 19:53:12     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.011, MEM:3557.1M
[12/27 19:53:12     34s] Ripped up 0 affected routes.
[12/27 19:53:12     34s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2860.19M, totSessionCpu=0:00:34).
[12/27 19:53:12     34s] Re-routed 0 nets
[12/27 19:53:12     34s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:12     34s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:12     34s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:12     34s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:12     34s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:12     34s] RCMode: PreRoute
[12/27 19:53:12     34s]       RC Corner Indexes            0   
[12/27 19:53:12     34s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:12     34s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:12     34s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:12     34s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:12     34s] Shrink Factor                : 1.00000
[12/27 19:53:12     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:12     34s] LayerId::1 widthSet size::1
[12/27 19:53:12     34s] LayerId::2 widthSet size::1
[12/27 19:53:12     34s] Updating RC grid for preRoute extraction ...
[12/27 19:53:12     34s] Initializing multi-corner resistance tables ...
[12/27 19:53:12     34s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:12     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2860.191M)
[12/27 19:53:12     34s] #################################################################################
[12/27 19:53:12     34s] # Design Stage: PreRoute
[12/27 19:53:12     34s] # Design Name: half_adder
[12/27 19:53:12     34s] # Design Mode: 250nm
[12/27 19:53:12     34s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:12     34s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:12     34s] # Signoff Settings: SI Off 
[12/27 19:53:12     34s] #################################################################################
[12/27 19:53:12     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2844.0M, InitMEM = 2844.0M)
[12/27 19:53:12     34s] Calculate delays in Single mode...
[12/27 19:53:12     34s] Start delay calculation (fullDC) (16 T). (MEM=2843.99)
[12/27 19:53:12     34s] End AAE Lib Interpolated Model. (MEM=2860.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:12     34s] Total number of fetched objects 14
[12/27 19:53:12     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:12     34s] End delay calculation. (MEM=3009.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:12     34s] End delay calculation (fullDC). (MEM=3009.48 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 19:53:12     34s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3009.5M) ***
[12/27 19:53:12     34s] CCOptHook: Starting main GigaOpt + CCOpt optimization
[12/27 19:53:12     34s] Deleting Lib Analyzer.
[12/27 19:53:12     34s] **INFO: Flow update: Design timing is met.
[12/27 19:53:12     34s] CCOptHook: Finished main GigaOpt + CCOpt optimization
[12/27 19:53:12     34s] CCOptHook: Starting implementation
[12/27 19:53:12     34s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:12     34s] ### Creating PhyDesignMc. totSessionCpu=0:00:34.3 mem=2820.5M
[12/27 19:53:12     34s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 19:53:12     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:2820.5M
[12/27 19:53:12     34s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:12     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2820.5M
[12/27 19:53:12     34s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:12     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2820.5M
[12/27 19:53:12     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2820.5MB).
[12/27 19:53:12     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2820.5M
[12/27 19:53:12     34s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:34.3 mem=2820.5M
[12/27 19:53:12     34s] Enabling path groups and categories...
[12/27 19:53:12     34s] Effort level <high> specified for reg2reg path_group
[12/27 19:53:12     34s] Enabling path groups and categories done.
[12/27 19:53:12     34s] No fragment mode clusters, so recalculating windows now
[12/27 19:53:12     34s] Clock DAG stats before implementation:
[12/27 19:53:12     34s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:12     34s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:12     34s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:12     34s]   sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:12     34s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:12     34s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:12     34s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:12     34s] Clock DAG net violations before implementation: none
[12/27 19:53:12     34s] Clock DAG primary half-corner transition distribution before implementation:
[12/27 19:53:12     34s]   Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:12     34s] Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 2 {Worst: 0.383ns; Total: 0.766ns}}
[12/27 19:53:12     34s] CCOptDebug: Before implementation: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS 9809668.000ns TNS 0.000ns; Real time 0:00:08.0
[12/27 19:53:12     34s] Populating Timing Chain Manager...
[12/27 19:53:12     34s] Populating Timing Chain Manager done.
[12/27 19:53:12     34s] 
[12/27 19:53:12     34s] Worst chain:
[12/27 19:53:12     34s] ============
[12/27 19:53:12     34s] 
[12/27 19:53:12     34s] No paths found.
[12/27 19:53:12     34s] 
[12/27 19:53:12     34s] Clock network insertion delays are now [0.383ns, 0.383ns] average 0.383ns std.dev 0.000ns
[12/27 19:53:12     34s] Reset timing graph...
[12/27 19:53:12     34s] Ignoring AAE DB Resetting ...
[12/27 19:53:12     34s] Reset timing graph done.
[12/27 19:53:12     34s] Ignoring AAE DB Resetting ...
[12/27 19:53:12     34s] Updating timing graph...
[12/27 19:53:12     34s]   
[12/27 19:53:12     34s]   Leaving CCOpt scope - BuildTimeGraph...
[12/27 19:53:12     34s] #################################################################################
[12/27 19:53:12     34s] # Design Stage: PreRoute
[12/27 19:53:12     34s] # Design Name: half_adder
[12/27 19:53:12     34s] # Design Mode: 250nm
[12/27 19:53:12     34s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:12     34s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:12     34s] # Signoff Settings: SI Off 
[12/27 19:53:12     34s] #################################################################################
[12/27 19:53:12     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2838.3M, InitMEM = 2838.3M)
[12/27 19:53:12     34s] Calculate delays in Single mode...
[12/27 19:53:12     34s] Start delay calculation (fullDC) (16 T). (MEM=2838.3)
[12/27 19:53:13     34s] End AAE Lib Interpolated Model. (MEM=2854.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:13     34s] Total number of fetched objects 14
[12/27 19:53:13     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:13     34s] End delay calculation. (MEM=3032.39 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:13     34s] End delay calculation (fullDC). (MEM=3032.39 CPU=0:00:00.2 REAL=0:00:01.0)
[12/27 19:53:13     34s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3032.4M) ***
[12/27 19:53:13     34s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/27 19:53:13     34s] Updating timing graph done.
[12/27 19:53:13     34s] Updating latch analysis...
[12/27 19:53:13     34s]   Leaving CCOpt scope - Updating latch analysis...
[12/27 19:53:13     34s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s] Updating latch analysis done.
[12/27 19:53:13     34s] Reset timing graph...
[12/27 19:53:13     34s] Ignoring AAE DB Resetting ...
[12/27 19:53:13     34s] Reset timing graph done.
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Useful skew: advancing
[12/27 19:53:13     34s] ======================
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Found 0 advances (0.000% of 2 clock tree sinks)
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Useful skew: delaying
[12/27 19:53:13     34s] =====================
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Found 0 delays (0.000% of 2 clock tree sinks)
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] All clock gates may be sized in the implementation step.
[12/27 19:53:13     34s] Implementing clock schedule...
[12/27 19:53:13     34s]   Preparing To Balance...
[12/27 19:53:13     34s]   Using cell based legalization.
[12/27 19:53:13     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:2986.2M
[12/27 19:53:13     34s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:13     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2986.2M
[12/27 19:53:13     34s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:13     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:2986.2M
[12/27 19:53:13     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2986.2MB).
[12/27 19:53:13     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:2986.2M
[12/27 19:53:13     34s] (I)       Load db... (mem=2986.2M)
[12/27 19:53:13     34s] (I)       Read data from FE... (mem=2986.2M)
[12/27 19:53:13     34s] (I)       Read nodes and places... (mem=2986.2M)
[12/27 19:53:13     34s] (I)       Number of ignored instance 0
[12/27 19:53:13     34s] (I)       Number of inbound cells 0
[12/27 19:53:13     34s] (I)       numMoveCells=8, numMacros=0  numPads=6  numMultiRowHeightInsts=0
[12/27 19:53:13     34s] (I)       cell height: 90000, count: 8
[12/27 19:53:13     34s] (I)       Done Read nodes and places (cpu=0.000s, mem=2986.2M)
[12/27 19:53:13     34s] (I)       Read rows... (mem=2986.2M)
[12/27 19:53:13     34s] (I)       Done Read rows (cpu=0.000s, mem=2986.2M)
[12/27 19:53:13     34s] (I)       Done Read data from FE (cpu=0.000s, mem=2986.2M)
[12/27 19:53:13     34s] (I)       Done Load db (cpu=0.000s, mem=2986.2M)
[12/27 19:53:13     34s] (I)       Constructing placeable region... (mem=2986.2M)
[12/27 19:53:13     34s] (I)       Constructing bin map
[12/27 19:53:13     34s] (I)       Initialize bin information with width=900000 height=900000
[12/27 19:53:13     34s] (I)       Done constructing bin map
[12/27 19:53:13     34s] (I)       Removing 0 blocked bin with high fixed inst density
[12/27 19:53:13     34s] (I)       Compute region effective width... (mem=2986.2M)
[12/27 19:53:13     34s] (I)       Done Compute region effective width (cpu=0.000s, mem=2986.2M)
[12/27 19:53:13     34s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2986.2M)
[12/27 19:53:13     34s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s] (I)       Initializing Steiner engine. 
[12/27 19:53:13     34s]   Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:13     34s] End AAE Lib Interpolated Model. (MEM=2986.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:13     34s]   Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:13     34s]   Clock DAG stats before legalizing clock trees:
[12/27 19:53:13     34s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]   Clock DAG net violations before legalizing clock trees: none
[12/27 19:53:13     34s]   Clock DAG primary half-corner transition distribution before legalizing clock trees:
[12/27 19:53:13     34s]     Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]   Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]   Legalizing clock trees...
[12/27 19:53:13     34s]   
[12/27 19:53:13     34s]   Clock tree legalization - Histogram:
[12/27 19:53:13     34s]   ====================================
[12/27 19:53:13     34s]   
[12/27 19:53:13     34s]   --------------------------------
[12/27 19:53:13     34s]   Movement (um)    Number of cells
[12/27 19:53:13     34s]   --------------------------------
[12/27 19:53:13     34s]     (empty table)
[12/27 19:53:13     34s]   --------------------------------
[12/27 19:53:13     34s]   
[12/27 19:53:13     34s]   
[12/27 19:53:13     34s]   Clock tree legalization - There are no Movements:
[12/27 19:53:13     34s]   =================================================
[12/27 19:53:13     34s]   
[12/27 19:53:13     34s]   ---------------------------------------------
[12/27 19:53:13     34s]   Movement (um)    Desired     Achieved    Node
[12/27 19:53:13     34s]                    location    location    
[12/27 19:53:13     34s]   ---------------------------------------------
[12/27 19:53:13     34s]     (empty table)
[12/27 19:53:13     34s]   ---------------------------------------------
[12/27 19:53:13     34s]   
[12/27 19:53:13     34s]   Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Fixing clock tree slew time and max cap violations...
[12/27 19:53:13     34s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:13     34s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   CCOpt::Phase::Implementation...
[12/27 19:53:13     34s]   Stage::Balancing...
[12/27 19:53:13     34s]   Improving clock tree routing...
[12/27 19:53:13     34s]     Iteration 1...
[12/27 19:53:13     34s]     Iteration 1 done.
[12/27 19:53:13     34s]     Clock DAG stats after 'Improving clock tree routing':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Reducing clock tree power 1...
[12/27 19:53:13     34s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/27 19:53:13     34s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     100% 
[12/27 19:53:13     34s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Reducing clock tree power 2...
[12/27 19:53:13     34s] Path optimization required 0 stage delay updates 
[12/27 19:53:13     34s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Approximately balancing fragments step...
[12/27 19:53:13     34s]     Resolve constraints - Approximately balancing fragments...
[12/27 19:53:13     34s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/27 19:53:13     34s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/27 19:53:13     34s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Approximately balancing fragments...
[12/27 19:53:13     34s]       Moving gates to improve sub-tree skew...
[12/27 19:53:13     34s]         Tried: 2 Succeeded: 0
[12/27 19:53:13     34s]         Topology Tried: 0 Succeeded: 0
[12/27 19:53:13     34s]         0 Succeeded with SS ratio
[12/27 19:53:13     34s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/27 19:53:13     34s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/27 19:53:13     34s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]         Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Approximately balancing fragments bottom up...
[12/27 19:53:13     34s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:13     34s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]         Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Approximately balancing fragments, wire and cell delays...
[12/27 19:53:13     34s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/27 19:53:13     34s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/27 19:53:13     34s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Approximately balancing fragments done.
[12/27 19:53:13     34s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Clock DAG stats after Approximately balancing fragments:
[12/27 19:53:13     34s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]   Clock DAG net violations after Approximately balancing fragments: none
[12/27 19:53:13     34s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/27 19:53:13     34s]     Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]   Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]   Improving fragments clock skew...
[12/27 19:53:13     34s]     Clock DAG stats after 'Improving fragments clock skew':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Approximately balancing step...
[12/27 19:53:13     34s]     Resolve constraints - Approximately balancing...
[12/27 19:53:13     34s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Approximately balancing...
[12/27 19:53:13     34s]       Approximately balancing, wire and cell delays...
[12/27 19:53:13     34s]       Approximately balancing, wire and cell delays, iteration 1...
[12/27 19:53:13     34s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/27 19:53:13     34s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Approximately balancing done.
[12/27 19:53:13     34s]     Clock DAG stats after 'Approximately balancing step':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Approximately balancing step': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Fixing clock tree overload...
[12/27 19:53:13     34s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:13     34s]     Clock DAG stats after 'Fixing clock tree overload':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Approximately balancing paths...
[12/27 19:53:13     34s]     Added 0 buffers.
[12/27 19:53:13     34s]     Clock DAG stats after 'Approximately balancing paths':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Stage::Polishing...
[12/27 19:53:13     34s]   Merging balancing drivers for power...
[12/27 19:53:13     34s]     Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:13     34s]     Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Tried: 2 Succeeded: 0
[12/27 19:53:13     34s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Checking for inverting clock gates...
[12/27 19:53:13     34s]   Checking for inverting clock gates done.
[12/27 19:53:13     34s]   Improving clock skew...
[12/27 19:53:13     34s]     Clock DAG stats after 'Improving clock skew':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Improving clock skew': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Reducing clock tree power 3...
[12/27 19:53:13     34s]     Initial gate capacitance is (rise=4.782pF fall=4.782pF).
[12/27 19:53:13     34s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/27 19:53:13     34s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     100% 
[12/27 19:53:13     34s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Reducing total underdelay...
[12/27 19:53:13     34s]     Total underdelay before: (ns=0, nn=0, ts=0, tn=0)
[12/27 19:53:13     34s]     Moving gates: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:13     34s]     Total underdelay after: (ns=0, nn=0, ts=0, tn=0)
[12/27 19:53:13     34s]     Clock DAG stats after 'Reducing total underdelay':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Reducing total underdelay': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Reducing total underdelay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Improving insertion delay...
[12/27 19:53:13     34s]     Clock DAG stats after 'Improving insertion delay':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Improving insertion delay': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Wire Opt OverFix...
[12/27 19:53:13     34s]     Wire Reduction extra effort...
[12/27 19:53:13     34s]       Global shorten wires A0...
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Move For Wirelength - core...
[12/27 19:53:13     34s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/27 19:53:13     34s]         Max accepted move=0.000um, total accepted move=0.000um
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Global shorten wires A1...
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Move For Wirelength - core...
[12/27 19:53:13     34s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/27 19:53:13     34s]         Max accepted move=0.000um, total accepted move=0.000um
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Global shorten wires B...
[12/27 19:53:13     34s]         Modifying slew-target multiplier from 1 to 0.95
[12/27 19:53:13     34s]         Reverting slew-target multiplier from 0.95 to 1
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Move For Wirelength - branch...
[12/27 19:53:13     34s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/27 19:53:13     34s]         Max accepted move=0.000um, total accepted move=0.000um
[12/27 19:53:13     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/27 19:53:13     34s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]         sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/27 19:53:13     34s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/27 19:53:13     34s]         Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]       Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Optimizing orientation...
[12/27 19:53:13     34s]     FlipOpt...
[12/27 19:53:13     34s]     Optimizing orientation on clock cells...
[12/27 19:53:13     34s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/27 19:53:13     34s]     Optimizing orientation on clock cells done.
[12/27 19:53:13     34s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Clock DAG stats after 'Wire Opt OverFix':
[12/27 19:53:13     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
[12/27 19:53:13     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
[12/27 19:53:13     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/27 19:53:13     34s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/27 19:53:13     34s]       Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/27 19:53:13     34s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Total capacitance is (rise=9.906pF fall=9.906pF), of which (rise=5.124pF fall=5.124pF) is wire, and (rise=4.782pF fall=4.782pF) is gate.
[12/27 19:53:13     34s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Stage::Updating netlist...
[12/27 19:53:13     34s]   Reset timing graph...
[12/27 19:53:13     34s] Ignoring AAE DB Resetting ...
[12/27 19:53:13     34s]   Reset timing graph done.
[12/27 19:53:13     34s]   Setting non-default rules before calling refine place.
[12/27 19:53:13     34s]   Leaving CCOpt scope - ClockRefiner...
[12/27 19:53:13     34s] Assigned high priority to 0 cells.
[12/27 19:53:13     34s]   Performing Clock Only Refine Place.
[12/27 19:53:13     34s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[12/27 19:53:13     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3046.2M
[12/27 19:53:13     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3046.2M
[12/27 19:53:13     34s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:13     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3046.2M
[12/27 19:53:13     34s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:13     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3046.2M
[12/27 19:53:13     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3046.2MB).
[12/27 19:53:13     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:3046.2M
[12/27 19:53:13     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:3046.2M
[12/27 19:53:13     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.7
[12/27 19:53:13     34s] OPERPROF: Starting RefinePlace at level 1, MEM:3046.2M
[12/27 19:53:13     34s] *** Starting refinePlace (0:00:34.8 mem=3046.2M) ***
[12/27 19:53:13     34s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:13     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:13     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3046.2M
[12/27 19:53:13     34s] Starting refinePlace ...
[12/27 19:53:13     34s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:13     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3046.2MB
[12/27 19:53:13     34s] Statistics of distance of Instance movement in refine placement:
[12/27 19:53:13     34s]   maximum (X+Y) =         0.00 um
[12/27 19:53:13     34s]   mean    (X+Y) =         0.00 um
[12/27 19:53:13     34s] Summary Report:
[12/27 19:53:13     34s] Instances move: 0 (out of 8 movable)
[12/27 19:53:13     34s] Instances flipped: 0
[12/27 19:53:13     34s] Mean displacement: 0.00 um
[12/27 19:53:13     34s] Max displacement: 0.00 um 
[12/27 19:53:13     34s] Total instances moved : 0
[12/27 19:53:13     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:3046.2M
[12/27 19:53:13     34s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:13     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3046.2MB
[12/27 19:53:13     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3046.2MB) @(0:00:34.8 - 0:00:34.8).
[12/27 19:53:13     34s] *** Finished refinePlace (0:00:34.8 mem=3046.2M) ***
[12/27 19:53:13     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.7
[12/27 19:53:13     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.002, MEM:3046.2M
[12/27 19:53:13     34s]   Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
[12/27 19:53:13     34s]   The largest move was 0 microns for .
[12/27 19:53:13     34s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[12/27 19:53:13     34s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/27 19:53:13     34s] Moved 0 and flipped 0 of 2 clock sinks during refinement.
[12/27 19:53:13     34s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/27 19:53:13     34s] Revert refine place priority changes on 0 cells.
[12/27 19:53:13     34s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:13     34s]   CCOpt::Phase::eGRPC...
[12/27 19:53:13     34s]   eGR Post Conditioning loop iteration 0...
[12/27 19:53:13     34s]     Clock implementation routing...
[12/27 19:53:13     34s]       Leaving CCOpt scope - Routing Tools...
[12/27 19:53:13     34s] Net route status summary:
[12/27 19:53:13     34s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:13     34s]   Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:13     34s]       Routing using eGR only...
[12/27 19:53:13     34s]         Early Global Route - eGR->NR step...
[12/27 19:53:13     34s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[12/27 19:53:13     34s] (ccopt eGR): Start to route 1 all nets
[12/27 19:53:13     34s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Started Loading and Dumping File ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Reading DB...
[12/27 19:53:13     34s] (I)       Read data from FE... (mem=3046.2M)
[12/27 19:53:13     34s] (I)       Read nodes and places... (mem=3046.2M)
[12/27 19:53:13     34s] (I)       Done Read nodes and places (cpu=0.000s, mem=3046.2M)
[12/27 19:53:13     34s] (I)       Read nets... (mem=3046.2M)
[12/27 19:53:13     34s] (I)       Done Read nets (cpu=0.000s, mem=3046.2M)
[12/27 19:53:13     34s] (I)       Done Read data from FE (cpu=0.000s, mem=3046.2M)
[12/27 19:53:13     34s] (I)       before initializing RouteDB syMemory usage = 3046.2 MB
[12/27 19:53:13     34s] (I)       Clean congestion better: true
[12/27 19:53:13     34s] (I)       Estimate vias on DPT layer: true
[12/27 19:53:13     34s] (I)       Clean congestion LA rounds: 5
[12/27 19:53:13     34s] (I)       Layer constraints as soft constraints: true
[12/27 19:53:13     34s] (I)       Soft top layer         : true
[12/27 19:53:13     34s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[12/27 19:53:13     34s] (I)       Better NDR handling    : true
[12/27 19:53:13     34s] (I)       Routing cost fix for NDR handling: true
[12/27 19:53:13     34s] (I)       Update initial WL after Phase 1a: true
[12/27 19:53:13     34s] (I)       Block tracks for preroutes: true
[12/27 19:53:13     34s] (I)       Assign IRoute by net group key: true
[12/27 19:53:13     34s] (I)       Block unroutable channels: true
[12/27 19:53:13     34s] (I)       Block unroutable channel fix: true
[12/27 19:53:13     34s] (I)       Block unroutable channels 3D: true
[12/27 19:53:13     34s] (I)       Check blockage within NDR space in TA: true
[12/27 19:53:13     34s] (I)       Handle EOL spacing     : true
[12/27 19:53:13     34s] (I)       Honor MSV route constraint: false
[12/27 19:53:13     34s] (I)       Maximum routing layer  : 2
[12/27 19:53:13     34s] (I)       Minimum routing layer  : 1
[12/27 19:53:13     34s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:13     34s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:13     34s] (I)       Tracks used by clock wire: 0
[12/27 19:53:13     34s] (I)       Reverse direction      : 
[12/27 19:53:13     34s] (I)       Honor partition pin guides: true
[12/27 19:53:13     34s] (I)       Route selected nets only: true
[12/27 19:53:13     34s] (I)       Route secondary PG pins: false
[12/27 19:53:13     34s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:13     34s] (I)       Refine MST             : true
[12/27 19:53:13     34s] (I)       Honor PRL              : true
[12/27 19:53:13     34s] (I)       Strong congestion aware: true
[12/27 19:53:13     34s] (I)       Improved initial location for IRoutes: true
[12/27 19:53:13     34s] (I)       Multi panel TA         : true
[12/27 19:53:13     34s] (I)       Penalize wire overlap  : true
[12/27 19:53:13     34s] (I)       Expand small instance blockage: true
[12/27 19:53:13     34s] (I)       Reduce via in TA       : true
[12/27 19:53:13     34s] (I)       SS-aware routing       : true
[12/27 19:53:13     34s] (I)       Improve tree edge sharing: true
[12/27 19:53:13     34s] (I)       Improve 2D via estimation: true
[12/27 19:53:13     34s] (I)       Refine Steiner tree    : true
[12/27 19:53:13     34s] (I)       Build spine tree       : true
[12/27 19:53:13     34s] (I)       Model pass through capacity: true
[12/27 19:53:13     34s] (I)       Extend blockages by a half GCell: true
[12/27 19:53:13     34s] (I)       Partial layer blockage modeling: true
[12/27 19:53:13     34s] (I)       Consider pin shapes    : true
[12/27 19:53:13     34s] (I)       Consider pin shapes for all nodes: true
[12/27 19:53:13     34s] (I)       Consider NR APA        : true
[12/27 19:53:13     34s] (I)       Consider IO pin shape  : true
[12/27 19:53:13     34s] (I)       Fix pin connection bug : true
[12/27 19:53:13     34s] (I)       Consider layer RC for local wires: true
[12/27 19:53:13     34s] (I)       LA-aware pin escape length: 2
[12/27 19:53:13     34s] (I)       Split for must join    : true
[12/27 19:53:13     34s] (I)       Route guide main branches file: /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/.rgfuIPB9e.trunk.1
[12/27 19:53:13     34s] (I)       Route guide min downstream WL type: SUBTREE
[12/27 19:53:13     34s] (I)       Number threads         : 16
[12/27 19:53:13     34s] (I)       Routing effort level   : 10000
[12/27 19:53:13     34s] (I)       Special modeling for N7: 0
[12/27 19:53:13     34s] (I)       Special modeling for N6: 0
[12/27 19:53:13     34s] (I)       N3 special modeling    : 0
[12/27 19:53:13     34s] (I)       Special modeling for N5 v6: 0
[12/27 19:53:13     34s] (I)       Special settings for S3: 0
[12/27 19:53:13     34s] (I)       Special settings for S4: 0
[12/27 19:53:13     34s] (I)       Special settings for S5 v2: 0
[12/27 19:53:13     34s] (I)       Special settings for S7: 0
[12/27 19:53:13     34s] (I)       Special settings for S8: 0
[12/27 19:53:13     34s] (I)       Prefer layer length threshold: 8
[12/27 19:53:13     34s] (I)       Overflow penalty cost  : 10
[12/27 19:53:13     34s] (I)       A-star cost            : 0.30
[12/27 19:53:13     34s] (I)       Misalignment cost      : 10.00
[12/27 19:53:13     34s] (I)       Threshold for short IRoute: 6
[12/27 19:53:13     34s] (I)       Via cost during post routing: 1.00
[12/27 19:53:13     34s] (I)       Layer congestion ratio : 1.00
[12/27 19:53:13     34s] (I)       source-to-sink ratio   : 0.30
[12/27 19:53:13     34s] (I)       Scenic ratio bound     : 3.00
[12/27 19:53:13     34s] (I)       Segment layer relax scenic ratio: 1.25
[12/27 19:53:13     34s] (I)       Source-sink aware LA ratio: 0.50
[12/27 19:53:13     34s] (I)       PG-aware similar topology routing: true
[12/27 19:53:13     34s] (I)       Maze routing via cost fix: true
[12/27 19:53:13     34s] (I)       Apply PRL on PG terms  : true
[12/27 19:53:13     34s] (I)       Apply PRL on obs objects: true
[12/27 19:53:13     34s] (I)       Handle range-type spacing rules: true
[12/27 19:53:13     34s] (I)       Apply function for special wires: true
[12/27 19:53:13     34s] (I)       Layer by layer blockage reading: true
[12/27 19:53:13     34s] (I)       Offset calculation fix : true
[12/27 19:53:13     34s] (I)       Parallel spacing query fix: true
[12/27 19:53:13     34s] (I)       Force source to root IR: true
[12/27 19:53:13     34s] (I)       Layer Weights          : L2:4 L3:2.5
[12/27 19:53:13     34s] (I)       Route stripe layer range: 
[12/27 19:53:13     34s] (I)       Honor partition fences : 
[12/27 19:53:13     34s] (I)       Honor partition pin    : 
[12/27 19:53:13     34s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:13     34s] (I)       Do not relax to DPT layer: true
[12/27 19:53:13     34s] (I)       Pass through capacity modeling: true
[12/27 19:53:13     34s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:13     34s] (I)       build grid graph
[12/27 19:53:13     34s] (I)       build grid graph start
[12/27 19:53:13     34s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:13     34s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:13     34s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:13     34s] (I)       build grid graph end
[12/27 19:53:13     34s] (I)       ===========================================================================
[12/27 19:53:13     34s] (I)       == Report All Rule Vias ==
[12/27 19:53:13     34s] (I)       ===========================================================================
[12/27 19:53:13     34s] (I)        Via Rule : (Default)
[12/27 19:53:13     34s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:13     34s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:13     34s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:53:13     34s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:13     34s] (I)       ===========================================================================
[12/27 19:53:13     34s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:13     34s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:13     34s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:13     34s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:13     34s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:13     34s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:13     34s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:13     34s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:13     34s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:13     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:53:13     34s] (I)       readDataFromPlaceDB
[12/27 19:53:13     34s] (I)       Read net information..
[12/27 19:53:13     34s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[12/27 19:53:13     34s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] [NR-eGR] Connected 0 must-join pins/ports
[12/27 19:53:13     34s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:13     34s] (I)       Start initializing grid graph
[12/27 19:53:13     34s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:13     34s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:13     34s] (I)       End initializing grid graph
[12/27 19:53:13     34s] (I)       Model blockages into capacity
[12/27 19:53:13     34s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:53:13     34s] (I)       Started Modeling ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Started Modeling Layer 1 ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:53:13     34s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Started Modeling Layer 2 ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:53:13     34s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Moved 2 terms for better access 
[12/27 19:53:13     34s] (I)       Number of ignored nets = 0
[12/27 19:53:13     34s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:13     34s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:13     34s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:13     34s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 19:53:13     34s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3046.2 MB
[12/27 19:53:13     34s] (I)       Ndr track 0 does not exist
[12/27 19:53:13     34s] (I)       Layer1  viaCost=100.00
[12/27 19:53:13     34s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:13     34s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:13     34s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:13     34s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:13     34s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:13     34s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:13     34s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:13     34s] (I)       Grid                :    16    10     2
[12/27 19:53:13     34s] (I)       Layer numbers       :     1     2
[12/27 19:53:13     34s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:13     34s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:13     34s] (I)       Default wire width  :  1200  1200
[12/27 19:53:13     34s] (I)       Default wire space  :   800   800
[12/27 19:53:13     34s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:13     34s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:13     34s] (I)       First track coord   :  1500  1500
[12/27 19:53:13     34s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:13     34s] (I)       Total num of tracks :   282   462
[12/27 19:53:13     34s] (I)       Num of masks        :     1     1
[12/27 19:53:13     34s] (I)       Num of trim masks   :     0     0
[12/27 19:53:13     34s] (I)       --------------------------------------------------------
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:13     34s] [NR-eGR] Rule id: 0  Nets: 1 
[12/27 19:53:13     34s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:13     34s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:13     34s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:13     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:13     34s] [NR-eGR] ========================================
[12/27 19:53:13     34s] [NR-eGR] 
[12/27 19:53:13     34s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:13     34s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:13     34s] (I)       After initializing earlyGlobalRoute syMemory usage = 3046.2 MB
[12/27 19:53:13     34s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Started Global Routing ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       ============= Initialization =============
[12/27 19:53:13     34s] (I)       totalPins=3  totalGlobalPin=3 (100.00%)
[12/27 19:53:13     34s] (I)       Started Build MST ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Generate topology with 16 threads
[12/27 19:53:13     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       total 2D Cap : 8206 = (3895 H, 4311 V)
[12/27 19:53:13     34s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 2]
[12/27 19:53:13     34s] (I)       ============  Phase 1a Route ============
[12/27 19:53:13     34s] (I)       Started Phase 1a ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1b Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[12/27 19:53:13     34s] (I)       ============  Phase 1c Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1d Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1e Route ============
[12/27 19:53:13     34s] (I)       Started Phase 1e ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[12/27 19:53:13     34s] [NR-eGR] 
[12/27 19:53:13     34s] (I)       ============  Phase 1f Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1g Route ============
[12/27 19:53:13     34s] (I)       Started Post Routing ( Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3046.24 MB )
[12/27 19:53:13     34s] (I)       Running layer assignment with 16 threads
[12/27 19:53:13     34s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:13     34s] [NR-eGR]                        OverCon            
[12/27 19:53:13     34s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:13     34s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:13     34s] [NR-eGR] ----------------------------------------------
[12/27 19:53:13     34s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:13     34s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:13     34s] [NR-eGR] ----------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:13     34s] [NR-eGR] 
[12/27 19:53:13     34s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:13     34s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:13     34s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:13     34s] (I)       ============= track Assignment ============
[12/27 19:53:13     34s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] (I)       Started Greedy Track Assignment ( Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:13     34s] (I)       Running track assignment with 16 threads
[12/27 19:53:13     34s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] (I)       Run single-thread track assignment
[12/27 19:53:13     34s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR]     M1  (1H) length: 1.782460e+04um, number of vias: 36
[12/27 19:53:13     34s] [NR-eGR]     M2  (2V) length: 2.926000e+04um, number of vias: 0
[12/27 19:53:13     34s] [NR-eGR] Total length: 4.708460e+04um, number of vias: 36
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Total eGR-routed clock nets wire length: 8.172000e+03um 
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Report for selected net(s) only.
[12/27 19:53:13     34s] [NR-eGR]     M1  (1H) length: 1.272000e+03um, number of vias: 3
[12/27 19:53:13     34s] [NR-eGR]     M2  (2V) length: 6.900000e+03um, number of vias: 0
[12/27 19:53:13     34s] [NR-eGR] Total length: 8.172000e+03um, number of vias: 3
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Total routed clock nets wire length: 8.172000e+03um, number of vias: 3
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3078.26 MB )
[12/27 19:53:13     34s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/.rgfuIPB9e
[12/27 19:53:13     34s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s] Set FIXED routing status on 1 net(s)
[12/27 19:53:13     34s]       Routing using eGR only done.
[12/27 19:53:13     34s] Net route status summary:
[12/27 19:53:13     34s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:13     34s]   Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] CCOPT: Done with clock implementation routing.
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Clock implementation routing done.
[12/27 19:53:13     34s]     Leaving CCOpt scope - extractRC...
[12/27 19:53:13     34s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/27 19:53:13     34s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:13     34s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:13     34s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:13     34s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:13     34s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:13     34s] RCMode: PreRoute
[12/27 19:53:13     34s]       RC Corner Indexes            0   
[12/27 19:53:13     34s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:13     34s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:13     34s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:13     34s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:13     34s] Shrink Factor                : 1.00000
[12/27 19:53:13     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:13     34s] LayerId::1 widthSet size::1
[12/27 19:53:13     34s] LayerId::2 widthSet size::1
[12/27 19:53:13     34s] Updating RC grid for preRoute extraction ...
[12/27 19:53:13     34s] Initializing multi-corner resistance tables ...
[12/27 19:53:13     34s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:13     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3078.258M)
[12/27 19:53:13     34s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/27 19:53:13     34s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:3078.3M
[12/27 19:53:13     34s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:13     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3078.3M
[12/27 19:53:13     34s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:13     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:3078.3M
[12/27 19:53:13     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3078.3MB).
[12/27 19:53:13     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:3078.3M
[12/27 19:53:13     34s]     Calling post conditioning for eGRPC...
[12/27 19:53:13     34s]       eGRPC...
[12/27 19:53:13     34s]         eGRPC active optimizations:
[12/27 19:53:13     34s]          - Move Down
[12/27 19:53:13     34s]          - Downsizing before DRV sizing
[12/27 19:53:13     34s]          - DRV fixing with cell sizing
[12/27 19:53:13     34s]          - Move to fanout
[12/27 19:53:13     34s]          - Cloning
[12/27 19:53:13     34s]         
[12/27 19:53:13     34s]         Detected clock skew data from CCOPT
[12/27 19:53:13     34s]         Reset bufferability constraints...
[12/27 19:53:13     34s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/27 19:53:13     34s]         Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:13     34s] End AAE Lib Interpolated Model. (MEM=3078.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:13     34s]         Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]         Clock DAG stats eGRPC initial state:
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations eGRPC initial state: none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]         Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]         Moving buffers...
[12/27 19:53:13     34s]         Violation analysis...
[12/27 19:53:13     34s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]         Clock DAG stats eGRPC after moving buffers:
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations eGRPC after moving buffers: none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]         Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]         Initial Pass of Downsizing Clock Tree Cells...
[12/27 19:53:13     34s]         No valid skewGroupMode. Not removing long paths
[12/27 19:53:13     34s]         Modifying slew-target multiplier from 1 to 0.9
[12/27 19:53:13     34s]         Downsizing prefiltering...
[12/27 19:53:13     34s]         Downsizing prefiltering done.
[12/27 19:53:13     34s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:13     34s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[12/27 19:53:13     34s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/27 19:53:13     34s]         Reverting slew-target multiplier from 0.9 to 1
[12/27 19:53:13     34s]         Clock DAG stats eGRPC after downsizing:
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations eGRPC after downsizing: none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]         Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]         Fixing DRVs...
[12/27 19:53:13     34s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:13     34s]         CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/27 19:53:13     34s]         
[12/27 19:53:13     34s]         PRO Statistics: Fix DRVs (cell sizing):
[12/27 19:53:13     34s]         =======================================
[12/27 19:53:13     34s]         
[12/27 19:53:13     34s]         Cell changes by Net Type:
[12/27 19:53:13     34s]         
[12/27 19:53:13     34s]         -------------------------------------------------------------------------------------------------
[12/27 19:53:13     34s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/27 19:53:13     34s]         -------------------------------------------------------------------------------------------------
[12/27 19:53:13     34s]         top                0            0           0            0                    0                0
[12/27 19:53:13     34s]         trunk              0            0           0            0                    0                0
[12/27 19:53:13     34s]         leaf               0            0           0            0                    0                0
[12/27 19:53:13     34s]         -------------------------------------------------------------------------------------------------
[12/27 19:53:13     34s]         Total              0            0           0            0                    0                0
[12/27 19:53:13     34s]         -------------------------------------------------------------------------------------------------
[12/27 19:53:13     34s]         
[12/27 19:53:13     34s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/27 19:53:13     34s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/27 19:53:13     34s]         
[12/27 19:53:13     34s]         Clock DAG stats eGRPC after DRV fixing:
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations eGRPC after DRV fixing: none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]         Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Slew Diagnostics: After DRV fixing
[12/27 19:53:13     34s] ==================================
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Global Causes:
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] -------------------------------------
[12/27 19:53:13     34s] Cause
[12/27 19:53:13     34s] -------------------------------------
[12/27 19:53:13     34s] DRV fixing with buffering is disabled
[12/27 19:53:13     34s] -------------------------------------
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Top 5 overslews:
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] ---------------------------------
[12/27 19:53:13     34s] Overslew    Causes    Driving Pin
[12/27 19:53:13     34s] ---------------------------------
[12/27 19:53:13     34s]   (empty table)
[12/27 19:53:13     34s] ---------------------------------
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] -------------------
[12/27 19:53:13     34s] Cause    Occurences
[12/27 19:53:13     34s] -------------------
[12/27 19:53:13     34s]   (empty table)
[12/27 19:53:13     34s] -------------------
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Violation diagnostics counts from the 0 nodes that have violations:
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] -------------------
[12/27 19:53:13     34s] Cause    Occurences
[12/27 19:53:13     34s] -------------------
[12/27 19:53:13     34s]   (empty table)
[12/27 19:53:13     34s] -------------------
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s]         Reconnecting optimized routes...
[12/27 19:53:13     34s]         Reset timing graph...
[12/27 19:53:13     34s] Ignoring AAE DB Resetting ...
[12/27 19:53:13     34s]         Reset timing graph done.
[12/27 19:53:13     34s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]         Violation analysis...
[12/27 19:53:13     34s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s] Clock instances to consider for cloning: 0
[12/27 19:53:13     34s]         Reset timing graph...
[12/27 19:53:13     34s] Ignoring AAE DB Resetting ...
[12/27 19:53:13     34s]         Reset timing graph done.
[12/27 19:53:13     34s]         Set dirty flag on 0 insts, 0 nets
[12/27 19:53:13     34s]         Clock DAG stats before routing clock trees:
[12/27 19:53:13     34s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:13     34s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:13     34s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:13     34s]           sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:13     34s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
[12/27 19:53:13     34s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
[12/27 19:53:13     34s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:13     34s]         Clock DAG net violations before routing clock trees: none
[12/27 19:53:13     34s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/27 19:53:13     34s]           Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:13     34s]         Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
[12/27 19:53:13     34s]       eGRPC done.
[12/27 19:53:13     34s]     Calling post conditioning for eGRPC done.
[12/27 19:53:13     34s]   eGR Post Conditioning loop iteration 0 done.
[12/27 19:53:13     34s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/27 19:53:13     34s]   Leaving CCOpt scope - ClockRefiner...
[12/27 19:53:13     34s] Assigned high priority to 0 cells.
[12/27 19:53:13     34s]   Performing Single Pass Refine Place.
[12/27 19:53:13     34s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[12/27 19:53:13     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3022.2M
[12/27 19:53:13     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3022.2M
[12/27 19:53:13     34s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:13     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3022.2M
[12/27 19:53:13     34s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:13     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3022.2M
[12/27 19:53:13     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3022.2MB).
[12/27 19:53:13     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:3022.2M
[12/27 19:53:13     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:3022.2M
[12/27 19:53:13     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.8
[12/27 19:53:13     34s] OPERPROF: Starting RefinePlace at level 1, MEM:3022.2M
[12/27 19:53:13     34s] *** Starting refinePlace (0:00:34.9 mem=3022.2M) ***
[12/27 19:53:13     34s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:13     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:13     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3022.2M
[12/27 19:53:13     34s] Starting refinePlace ...
[12/27 19:53:13     34s] ** Cut row section cpu time 0:00:00.0.
[12/27 19:53:13     34s]    Spread Effort: high, pre-route mode, useDDP on.
[12/27 19:53:13     34s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3018.2MB) @(0:00:34.9 - 0:00:34.9).
[12/27 19:53:13     34s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:13     34s] wireLenOptFixPriorityInst 2 inst fixed
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:53:13     34s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:13     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3018.2MB) @(0:00:34.9 - 0:00:34.9).
[12/27 19:53:13     34s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:13     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3018.2MB
[12/27 19:53:13     34s] Statistics of distance of Instance movement in refine placement:
[12/27 19:53:13     34s]   maximum (X+Y) =         0.00 um
[12/27 19:53:13     34s]   mean    (X+Y) =         0.00 um
[12/27 19:53:13     34s] Summary Report:
[12/27 19:53:13     34s] Instances move: 0 (out of 8 movable)
[12/27 19:53:13     34s] Instances flipped: 0
[12/27 19:53:13     34s] Mean displacement: 0.00 um
[12/27 19:53:13     34s] Max displacement: 0.00 um 
[12/27 19:53:13     34s] Total instances moved : 0
[12/27 19:53:13     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:3018.2M
[12/27 19:53:13     34s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:13     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3018.2MB
[12/27 19:53:13     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3018.2MB) @(0:00:34.9 - 0:00:34.9).
[12/27 19:53:13     34s] *** Finished refinePlace (0:00:34.9 mem=3018.2M) ***
[12/27 19:53:13     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.8
[12/27 19:53:13     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:3018.2M
[12/27 19:53:13     34s]   Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
[12/27 19:53:13     34s]   The largest move was 0 microns for .
[12/27 19:53:13     34s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[12/27 19:53:13     34s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/27 19:53:13     34s] Moved 0 and flipped 0 of 2 clock sinks during refinement.
[12/27 19:53:13     34s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/27 19:53:13     34s] Revert refine place priority changes on 0 cells.
[12/27 19:53:13     34s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:13     34s]   CCOpt::Phase::Routing...
[12/27 19:53:13     34s]   Clock implementation routing...
[12/27 19:53:13     34s]     Leaving CCOpt scope - Routing Tools...
[12/27 19:53:13     34s] Net route status summary:
[12/27 19:53:13     34s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:13     34s]   Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:13     34s]     Routing using eGR in eGR->NR Step...
[12/27 19:53:13     34s]       Early Global Route - eGR->NR step...
[12/27 19:53:13     34s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[12/27 19:53:13     34s] (ccopt eGR): Start to route 1 all nets
[12/27 19:53:13     34s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Started Loading and Dumping File ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Reading DB...
[12/27 19:53:13     34s] (I)       Read data from FE... (mem=3018.2M)
[12/27 19:53:13     34s] (I)       Read nodes and places... (mem=3018.2M)
[12/27 19:53:13     34s] (I)       Done Read nodes and places (cpu=0.000s, mem=3018.2M)
[12/27 19:53:13     34s] (I)       Read nets... (mem=3018.2M)
[12/27 19:53:13     34s] (I)       Done Read nets (cpu=0.000s, mem=3018.2M)
[12/27 19:53:13     34s] (I)       Done Read data from FE (cpu=0.000s, mem=3018.2M)
[12/27 19:53:13     34s] (I)       before initializing RouteDB syMemory usage = 3018.2 MB
[12/27 19:53:13     34s] (I)       Clean congestion better: true
[12/27 19:53:13     34s] (I)       Estimate vias on DPT layer: true
[12/27 19:53:13     34s] (I)       Clean congestion LA rounds: 5
[12/27 19:53:13     34s] (I)       Layer constraints as soft constraints: true
[12/27 19:53:13     34s] (I)       Soft top layer         : true
[12/27 19:53:13     34s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[12/27 19:53:13     34s] (I)       Better NDR handling    : true
[12/27 19:53:13     34s] (I)       Routing cost fix for NDR handling: true
[12/27 19:53:13     34s] (I)       Update initial WL after Phase 1a: true
[12/27 19:53:13     34s] (I)       Block tracks for preroutes: true
[12/27 19:53:13     34s] (I)       Assign IRoute by net group key: true
[12/27 19:53:13     34s] (I)       Block unroutable channels: true
[12/27 19:53:13     34s] (I)       Block unroutable channel fix: true
[12/27 19:53:13     34s] (I)       Block unroutable channels 3D: true
[12/27 19:53:13     34s] (I)       Check blockage within NDR space in TA: true
[12/27 19:53:13     34s] (I)       Handle EOL spacing     : true
[12/27 19:53:13     34s] (I)       Honor MSV route constraint: false
[12/27 19:53:13     34s] (I)       Maximum routing layer  : 2
[12/27 19:53:13     34s] (I)       Minimum routing layer  : 1
[12/27 19:53:13     34s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:13     34s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:13     34s] (I)       Tracks used by clock wire: 0
[12/27 19:53:13     34s] (I)       Reverse direction      : 
[12/27 19:53:13     34s] (I)       Honor partition pin guides: true
[12/27 19:53:13     34s] (I)       Route selected nets only: true
[12/27 19:53:13     34s] (I)       Route secondary PG pins: false
[12/27 19:53:13     34s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:13     34s] (I)       Refine MST             : true
[12/27 19:53:13     34s] (I)       Honor PRL              : true
[12/27 19:53:13     34s] (I)       Strong congestion aware: true
[12/27 19:53:13     34s] (I)       Improved initial location for IRoutes: true
[12/27 19:53:13     34s] (I)       Multi panel TA         : true
[12/27 19:53:13     34s] (I)       Penalize wire overlap  : true
[12/27 19:53:13     34s] (I)       Expand small instance blockage: true
[12/27 19:53:13     34s] (I)       Reduce via in TA       : true
[12/27 19:53:13     34s] (I)       SS-aware routing       : true
[12/27 19:53:13     34s] (I)       Improve tree edge sharing: true
[12/27 19:53:13     34s] (I)       Improve 2D via estimation: true
[12/27 19:53:13     34s] (I)       Refine Steiner tree    : true
[12/27 19:53:13     34s] (I)       Build spine tree       : true
[12/27 19:53:13     34s] (I)       Model pass through capacity: true
[12/27 19:53:13     34s] (I)       Extend blockages by a half GCell: true
[12/27 19:53:13     34s] (I)       Partial layer blockage modeling: true
[12/27 19:53:13     34s] (I)       Consider pin shapes    : true
[12/27 19:53:13     34s] (I)       Consider pin shapes for all nodes: true
[12/27 19:53:13     34s] (I)       Consider NR APA        : true
[12/27 19:53:13     34s] (I)       Consider IO pin shape  : true
[12/27 19:53:13     34s] (I)       Fix pin connection bug : true
[12/27 19:53:13     34s] (I)       Consider layer RC for local wires: true
[12/27 19:53:13     34s] (I)       LA-aware pin escape length: 2
[12/27 19:53:13     34s] (I)       Split for must join    : true
[12/27 19:53:13     34s] (I)       Route guide main branches file: /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/.rgfLcLPek.trunk.1
[12/27 19:53:13     34s] (I)       Route guide min downstream WL type: SUBTREE
[12/27 19:53:13     34s] (I)       Number threads         : 16
[12/27 19:53:13     34s] (I)       Routing effort level   : 10000
[12/27 19:53:13     34s] (I)       Special modeling for N7: 0
[12/27 19:53:13     34s] (I)       Special modeling for N6: 0
[12/27 19:53:13     34s] (I)       N3 special modeling    : 0
[12/27 19:53:13     34s] (I)       Special modeling for N5 v6: 0
[12/27 19:53:13     34s] (I)       Special settings for S3: 0
[12/27 19:53:13     34s] (I)       Special settings for S4: 0
[12/27 19:53:13     34s] (I)       Special settings for S5 v2: 0
[12/27 19:53:13     34s] (I)       Special settings for S7: 0
[12/27 19:53:13     34s] (I)       Special settings for S8: 0
[12/27 19:53:13     34s] (I)       Prefer layer length threshold: 8
[12/27 19:53:13     34s] (I)       Overflow penalty cost  : 10
[12/27 19:53:13     34s] (I)       A-star cost            : 0.30
[12/27 19:53:13     34s] (I)       Misalignment cost      : 10.00
[12/27 19:53:13     34s] (I)       Threshold for short IRoute: 6
[12/27 19:53:13     34s] (I)       Via cost during post routing: 1.00
[12/27 19:53:13     34s] (I)       Layer congestion ratio : 1.00
[12/27 19:53:13     34s] (I)       source-to-sink ratio   : 0.30
[12/27 19:53:13     34s] (I)       Scenic ratio bound     : 3.00
[12/27 19:53:13     34s] (I)       Segment layer relax scenic ratio: 1.25
[12/27 19:53:13     34s] (I)       Source-sink aware LA ratio: 0.50
[12/27 19:53:13     34s] (I)       PG-aware similar topology routing: true
[12/27 19:53:13     34s] (I)       Maze routing via cost fix: true
[12/27 19:53:13     34s] (I)       Apply PRL on PG terms  : true
[12/27 19:53:13     34s] (I)       Apply PRL on obs objects: true
[12/27 19:53:13     34s] (I)       Handle range-type spacing rules: true
[12/27 19:53:13     34s] (I)       Apply function for special wires: true
[12/27 19:53:13     34s] (I)       Layer by layer blockage reading: true
[12/27 19:53:13     34s] (I)       Offset calculation fix : true
[12/27 19:53:13     34s] (I)       Parallel spacing query fix: true
[12/27 19:53:13     34s] (I)       Force source to root IR: true
[12/27 19:53:13     34s] (I)       Layer Weights          : L2:4 L3:2.5
[12/27 19:53:13     34s] (I)       Route stripe layer range: 
[12/27 19:53:13     34s] (I)       Honor partition fences : 
[12/27 19:53:13     34s] (I)       Honor partition pin    : 
[12/27 19:53:13     34s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:13     34s] (I)       Do not relax to DPT layer: true
[12/27 19:53:13     34s] (I)       Pass through capacity modeling: true
[12/27 19:53:13     34s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:13     34s] (I)       build grid graph
[12/27 19:53:13     34s] (I)       build grid graph start
[12/27 19:53:13     34s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:13     34s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:13     34s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:13     34s] (I)       build grid graph end
[12/27 19:53:13     34s] (I)       ===========================================================================
[12/27 19:53:13     34s] (I)       == Report All Rule Vias ==
[12/27 19:53:13     34s] (I)       ===========================================================================
[12/27 19:53:13     34s] (I)        Via Rule : (Default)
[12/27 19:53:13     34s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:13     34s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:13     34s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 19:53:13     34s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:13     34s] (I)       ===========================================================================
[12/27 19:53:13     34s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:13     34s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:13     34s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:13     34s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:13     34s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:13     34s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:13     34s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:13     34s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:13     34s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:13     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 19:53:13     34s] (I)       readDataFromPlaceDB
[12/27 19:53:13     34s] (I)       Read net information..
[12/27 19:53:13     34s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[12/27 19:53:13     34s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] [NR-eGR] Connected 0 must-join pins/ports
[12/27 19:53:13     34s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:13     34s] (I)       Start initializing grid graph
[12/27 19:53:13     34s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:13     34s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:13     34s] (I)       End initializing grid graph
[12/27 19:53:13     34s] (I)       Model blockages into capacity
[12/27 19:53:13     34s] (I)       Read Num Blocks=1103  Num Prerouted Wires=0  Num CS=0
[12/27 19:53:13     34s] (I)       Started Modeling ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Started Modeling Layer 1 ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 0
[12/27 19:53:13     34s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Started Modeling Layer 2 ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 0
[12/27 19:53:13     34s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Moved 2 terms for better access 
[12/27 19:53:13     34s] (I)       Number of ignored nets = 0
[12/27 19:53:13     34s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:13     34s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:13     34s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:13     34s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:13     34s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 19:53:13     34s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3018.2 MB
[12/27 19:53:13     34s] (I)       Ndr track 0 does not exist
[12/27 19:53:13     34s] (I)       Layer1  viaCost=100.00
[12/27 19:53:13     34s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:13     34s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:13     34s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:13     34s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:13     34s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:13     34s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:13     34s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:13     34s] (I)       Grid                :    16    10     2
[12/27 19:53:13     34s] (I)       Layer numbers       :     1     2
[12/27 19:53:13     34s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:13     34s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:13     34s] (I)       Default wire width  :  1200  1200
[12/27 19:53:13     34s] (I)       Default wire space  :   800   800
[12/27 19:53:13     34s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:13     34s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:13     34s] (I)       First track coord   :  1500  1500
[12/27 19:53:13     34s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:13     34s] (I)       Total num of tracks :   282   462
[12/27 19:53:13     34s] (I)       Num of masks        :     1     1
[12/27 19:53:13     34s] (I)       Num of trim masks   :     0     0
[12/27 19:53:13     34s] (I)       --------------------------------------------------------
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:13     34s] [NR-eGR] Rule id: 0  Nets: 1 
[12/27 19:53:13     34s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:13     34s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:13     34s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:13     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:13     34s] [NR-eGR] ========================================
[12/27 19:53:13     34s] [NR-eGR] 
[12/27 19:53:13     34s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:13     34s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:13     34s] (I)       After initializing earlyGlobalRoute syMemory usage = 3018.2 MB
[12/27 19:53:13     34s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Started Global Routing ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       ============= Initialization =============
[12/27 19:53:13     34s] (I)       totalPins=3  totalGlobalPin=3 (100.00%)
[12/27 19:53:13     34s] (I)       Started Build MST ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Generate topology with 16 threads
[12/27 19:53:13     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       total 2D Cap : 8206 = (3895 H, 4311 V)
[12/27 19:53:13     34s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 2]
[12/27 19:53:13     34s] (I)       ============  Phase 1a Route ============
[12/27 19:53:13     34s] (I)       Started Phase 1a ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1b Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[12/27 19:53:13     34s] (I)       ============  Phase 1c Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1d Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1e Route ============
[12/27 19:53:13     34s] (I)       Started Phase 1e ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[12/27 19:53:13     34s] [NR-eGR] 
[12/27 19:53:13     34s] (I)       ============  Phase 1f Route ============
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       ============  Phase 1g Route ============
[12/27 19:53:13     34s] (I)       Started Post Routing ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Usage: 8 = (1 H, 7 V) = (0.03% H, 0.16% V) = (9.000e+02um H, 6.300e+03um V)
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Running layer assignment with 16 threads
[12/27 19:53:13     34s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       
[12/27 19:53:13     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:13     34s] [NR-eGR]                        OverCon            
[12/27 19:53:13     34s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:13     34s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:13     34s] [NR-eGR] ----------------------------------------------
[12/27 19:53:13     34s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:13     34s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:13     34s] [NR-eGR] ----------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:13     34s] [NR-eGR] 
[12/27 19:53:13     34s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:13     34s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:13     34s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:13     34s] (I)       ============= track Assignment ============
[12/27 19:53:13     34s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Started Greedy Track Assignment ( Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:13     34s] (I)       Running track assignment with 16 threads
[12/27 19:53:13     34s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] (I)       Run single-thread track assignment
[12/27 19:53:13     34s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR]     M1  (1H) length: 1.782460e+04um, number of vias: 36
[12/27 19:53:13     34s] [NR-eGR]     M2  (2V) length: 2.926000e+04um, number of vias: 0
[12/27 19:53:13     34s] [NR-eGR] Total length: 4.708460e+04um, number of vias: 36
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Total eGR-routed clock nets wire length: 8.172000e+03um 
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Report for selected net(s) only.
[12/27 19:53:13     34s] [NR-eGR]     M1  (1H) length: 1.272000e+03um, number of vias: 3
[12/27 19:53:13     34s] [NR-eGR]     M2  (2V) length: 6.900000e+03um, number of vias: 0
[12/27 19:53:13     34s] [NR-eGR] Total length: 8.172000e+03um, number of vias: 3
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Total routed clock nets wire length: 8.172000e+03um, number of vias: 3
[12/27 19:53:13     34s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:13     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3018.20 MB )
[12/27 19:53:13     34s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/.rgfLcLPek
[12/27 19:53:13     34s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:13     34s]     Routing using eGR in eGR->NR Step done.
[12/27 19:53:13     34s]     Routing using NR in eGR->NR Step...
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[12/27 19:53:13     34s]   All net are default rule.
[12/27 19:53:13     34s]   Removed pre-existing routes for 1 nets.
[12/27 19:53:13     34s]   Preferred NanoRoute mode settings: Current
[12/27 19:53:13     34s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/27 19:53:13     34s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/27 19:53:13     34s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/27 19:53:13     34s]       Clock detailed routing...
[12/27 19:53:13     34s]         NanoRoute...
[12/27 19:53:13     34s] % Begin globalDetailRoute (date=12/27 19:53:13, mem=1259.5M)
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] globalDetailRoute
[12/27 19:53:13     34s] 
[12/27 19:53:13     34s] #setNanoRouteMode -drouteAutoStop false
[12/27 19:53:13     34s] #setNanoRouteMode -drouteEndIteration 20
[12/27 19:53:13     34s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/27 19:53:13     34s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[12/27 19:53:13     34s] #setNanoRouteMode -routeBottomRoutingLayer 1
[12/27 19:53:13     34s] #setNanoRouteMode -routeSelectedNetOnly true
[12/27 19:53:13     34s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/27 19:53:13     34s] #setNanoRouteMode -routeTopRoutingLayer 2
[12/27 19:53:13     34s] #setNanoRouteMode -routeWithEco true
[12/27 19:53:13     34s] #setNanoRouteMode -routeWithSiDriven false
[12/27 19:53:13     34s] #setNanoRouteMode -routeWithTimingDriven false
[12/27 19:53:13     34s] ### Time Record (globalDetailRoute) is installed.
[12/27 19:53:13     34s] #Start globalDetailRoute on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     34s] #
[12/27 19:53:13     34s] ### Time Record (Pre Callback) is installed.
[12/27 19:53:13     34s] ### Time Record (Pre Callback) is uninstalled.
[12/27 19:53:13     34s] ### Time Record (DB Import) is installed.
[12/27 19:53:13     34s] ### Time Record (Timing Data Generation) is installed.
[12/27 19:53:13     34s] ### Time Record (Timing Data Generation) is uninstalled.
[12/27 19:53:13     34s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/27 19:53:13     34s] ### Net info: total nets: 14
[12/27 19:53:13     34s] ### Net info: dirty nets: 1
[12/27 19:53:13     34s] ### Net info: marked as disconnected nets: 0
[12/27 19:53:13     34s] #num needed restored net=0
[12/27 19:53:13     34s] #need_extraction net=0 (total=14)
[12/27 19:53:13     34s] ### Net info: fully routed nets: 0
[12/27 19:53:13     34s] ### Net info: trivial (< 2 pins) nets: 2
[12/27 19:53:13     34s] ### Net info: unrouted nets: 12
[12/27 19:53:13     34s] ### Net info: re-extraction nets: 0
[12/27 19:53:13     34s] ### Net info: selected nets: 1
[12/27 19:53:13     34s] ### Net info: ignored nets: 0
[12/27 19:53:13     34s] ### Net info: skip routing nets: 0
[12/27 19:53:13     34s] ### Time Record (DB Import) is uninstalled.
[12/27 19:53:13     34s] #NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
[12/27 19:53:13     34s] #RTESIG:78da8d933f4fc33010c599f91427b7439068e3f39fd85e412ca882aa02d628b46e28a471
[12/27 19:53:13     34s] #       e53895caa7c7c0c012e27af1703f3dbf77779e4c5fee5640d0cc91cf3aaa6989f0b06294
[12/27 19:53:13     34s] #       2235338c578ea68ca5e71b7239993e2e9f9053d8564d67217b75aeb986beb31e3a1bc2ae
[12/27 19:53:13     34s] #       adaf7e198605300ad9ae0db6b67e98d10a82efc76484e240823bb8c6d5270259177c2c0e
[12/27 19:53:13     34s] #       a252610c31ce1434ca557d70110bd6b7953f0d729a8964422345b416ed472ddbf6fb4128
[12/27 19:53:13     34s] #       b64fa73222d3143835544836d7f4fb40b66d5c1586718e3a690eb9906740c5394a4a03c9
[12/27 19:53:13     34s] #       c3fe90efdad61dfbae0c767f280b615094eb6a2359f9f966dbfaf45efacdbdbdadf3b9af
[12/27 19:53:13     34s] #       b78bf562693fc6a78142c691fd1818eda12838e0f82aa14409e4c8130f2a86c969282efe
[12/27 19:53:13     34s] #       4c8d8ac58563095b4aa5c7aff419a64cfacb4588a721cd14907f935d7c01e6c93c72
[12/27 19:53:13     34s] #
[12/27 19:53:13     34s] #Skip comparing routing design signature in db-snapshot flow
[12/27 19:53:13     34s] #RTESIG:78da8d933f4fc33010c599f91427b7439068e3f39fd85e412ca882aa02d628b46e28a471
[12/27 19:53:13     34s] #       e53895caa7c7c0c012e27af1703f3dbf77779e4c5fee5640d0cc91cf3aaa6989f0b06294
[12/27 19:53:13     34s] #       2235338c578ea68ca5e71b7239993e2e9f9053d8564d67217b75aeb986beb31e3a1bc2ae
[12/27 19:53:13     34s] #       adaf7e198605300ad9ae0db6b67e98d10a82efc76484e240823bb8c6d5270259177c2c0e
[12/27 19:53:13     34s] #       a252610c31ce1434ca557d70110bd6b7953f0d729a8964422345b416ed472ddbf6fb4128
[12/27 19:53:13     34s] #       b64fa73222d3143835544836d7f4fb40b66d5c1586718e3a690eb9906740c5394a4a03c9
[12/27 19:53:13     34s] #       c3fe90efdad61dfbae0c767f280b615094eb6a2359f9f966dbfaf45efacdbdbdadf3b9af
[12/27 19:53:13     34s] #       b78bf562693fc6a78142c691fd1818eda12838e0f82aa14409e4c8130f2a86c969282efe
[12/27 19:53:13     34s] #       4c8d8ac58563095b4aa5c7aff419a64cfacb4588a721cd14907f935d7c01e6c93c72
[12/27 19:53:13     34s] #
[12/27 19:53:13     34s] #Using multithreading with 16 threads.
[12/27 19:53:13     34s] ### Time Record (Data Preparation) is installed.
[12/27 19:53:13     34s] #Start routing data preparation on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     34s] #
[12/27 19:53:13     34s] #Minimum voltage of a net in the design = 0.000.
[12/27 19:53:13     34s] #Maximum voltage of a net in the design = 40.000.
[12/27 19:53:13     34s] #Voltage range [0.000 - 40.000] has 12 nets.
[12/27 19:53:13     34s] #Voltage range [40.000 - 40.000] has 1 net.
[12/27 19:53:13     34s] #Voltage range [0.000 - 0.000] has 1 net.
[12/27 19:53:13     34s] ### Time Record (Cell Pin Access) is installed.
[12/27 19:53:13     36s] ### Time Record (Cell Pin Access) is uninstalled.
[12/27 19:53:13     36s] # M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 19:53:13     36s] # M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 19:53:13     36s] #Regenerating Ggrids automatically.
[12/27 19:53:13     36s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
[12/27 19:53:13     36s] #Using automatically generated G-grids.
[12/27 19:53:13     36s] #Done routing data preparation.
[12/27 19:53:13     36s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1271.66 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### Time Record (Data Preparation) is uninstalled.
[12/27 19:53:13     36s] ### Time Record (Special Wire Merging) is installed.
[12/27 19:53:13     36s] #Merging special wires: starts on Sat Dec 27 19:53:13 2025 with memory = 1271.77 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.42 [16]--
[12/27 19:53:13     36s] ### Time Record (Special Wire Merging) is uninstalled.
[12/27 19:53:13     36s] #reading routing guides ......
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Finished routing data preparation on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Cpu time = 00:00:02
[12/27 19:53:13     36s] #Elapsed time = 00:00:00
[12/27 19:53:13     36s] #Increased memory = 4.85 (MB)
[12/27 19:53:13     36s] #Total memory = 1271.87 (MB)
[12/27 19:53:13     36s] #Peak memory = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### Time Record (Global Routing) is installed.
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Start global routing on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Start global routing initialization on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Number of eco nets is 0
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Start global routing data preparation on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### build_merged_routing_blockage_rect_list starts on Sat Dec 27 19:53:13 2025 with memory = 1271.93 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] #Start routing resource analysis on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### init_is_bin_blocked starts on Sat Dec 27 19:53:13 2025 with memory = 1271.96 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.98 [16]--
[12/27 19:53:13     36s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec 27 19:53:13 2025 with memory = 1271.99 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.46 [16]--
[12/27 19:53:13     36s] ### adjust_flow_cap starts on Sat Dec 27 19:53:13 2025 with memory = 1273.80 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] ### adjust_partial_route_blockage starts on Sat Dec 27 19:53:13 2025 with memory = 1273.82 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### set_via_blocked starts on Sat Dec 27 19:53:13 2025 with memory = 1273.82 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] ### copy_flow starts on Sat Dec 27 19:53:13 2025 with memory = 1273.82 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.12 [16]--
[12/27 19:53:13     36s] #Routing resource analysis is done on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### report_flow_cap starts on Sat Dec 27 19:53:13 2025 with memory = 1273.31 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #  Resource Analysis:
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/27 19:53:13     36s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/27 19:53:13     36s] #  --------------------------------------------------------------
[12/27 19:53:13     36s] #  M1             H         282           0         322     5.59%
[12/27 19:53:13     36s] #  M2             V         462           0         322     0.93%
[12/27 19:53:13     36s] #  --------------------------------------------------------------
[12/27 19:53:13     36s] #  Total                    744       0.00%         644     3.26%
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.91 [16]--
[12/27 19:53:13     36s] ### analyze_m2_tracks starts on Sat Dec 27 19:53:13 2025 with memory = 1273.32 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### report_initial_resource starts on Sat Dec 27 19:53:13 2025 with memory = 1273.33 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### mark_pg_pins_accessibility starts on Sat Dec 27 19:53:13 2025 with memory = 1273.33 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### set_net_region starts on Sat Dec 27 19:53:13 2025 with memory = 1273.33 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.01 [16]--
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Global routing data preparation is done on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.33 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### prepare_level starts on Sat Dec 27 19:53:13 2025 with memory = 1273.34 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #Routing guide is on.
[12/27 19:53:13     36s] ### init level 1 starts on Sat Dec 27 19:53:13 2025 with memory = 1273.35 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### Level 1 hgrid = 23 X 14
[12/27 19:53:13     36s] ### prepare_level_flow starts on Sat Dec 27 19:53:13 2025 with memory = 1273.39 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.98 [16]--
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Global routing initialization is done on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.39 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #start global routing iteration 1...
[12/27 19:53:13     36s] ### init_flow_edge starts on Sat Dec 27 19:53:13 2025 with memory = 1274.01 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] ### routing at level 1 (topmost level) iter 0
[12/27 19:53:13     36s] ### measure_qor starts on Sat Dec 27 19:53:13 2025 with memory = 1274.55 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### measure_congestion starts on Sat Dec 27 19:53:13 2025 with memory = 1274.55 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.99 [16]--
[12/27 19:53:13     36s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.27 [16]--
[12/27 19:53:13     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.56 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #start global routing iteration 2...
[12/27 19:53:13     36s] ### routing at level 1 (topmost level) iter 1
[12/27 19:53:13     36s] ### measure_qor starts on Sat Dec 27 19:53:13 2025 with memory = 1274.69 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### measure_congestion starts on Sat Dec 27 19:53:13 2025 with memory = 1274.69 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.27 [16]--
[12/27 19:53:13     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.69 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #start global routing iteration 3...
[12/27 19:53:13     36s] ### routing at level 1 (topmost level) iter 2
[12/27 19:53:13     36s] ### measure_qor starts on Sat Dec 27 19:53:13 2025 with memory = 1274.69 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### measure_congestion starts on Sat Dec 27 19:53:13 2025 with memory = 1274.69 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.98 [16]--
[12/27 19:53:13     36s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.27 [16]--
[12/27 19:53:13     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.69 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### route_end starts on Sat Dec 27 19:53:13 2025 with memory = 1274.69 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[12/27 19:53:13     36s] #Total number of selected nets for routing = 1.
[12/27 19:53:13     36s] #Total number of unselected nets (but routable) for routing = 11 (skipped).
[12/27 19:53:13     36s] #Total number of nets in the design = 14.
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #11 skipped nets do not have any wires.
[12/27 19:53:13     36s] #1 routable net has only global wires.
[12/27 19:53:13     36s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Routed net constraints summary:
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #      Default            1              1               0  
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #        Total            1              1               0  
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Routing constraints summary of the whole design:
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #      Default            1              1              11  
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #        Total            1              1              11  
[12/27 19:53:13     36s] #---------------------------------------------------------
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### cal_base_flow starts on Sat Dec 27 19:53:13 2025 with memory = 1274.70 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### init_flow_edge starts on Sat Dec 27 19:53:13 2025 with memory = 1274.70 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] ### cal_flow starts on Sat Dec 27 19:53:13 2025 with memory = 1274.70 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] ### report_overcon starts on Sat Dec 27 19:53:13 2025 with memory = 1274.72 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #                 OverCon          
[12/27 19:53:13     36s] #                  #Gcell    %Gcell
[12/27 19:53:13     36s] #     Layer           (1)   OverCon  Flow/Cap
[12/27 19:53:13     36s] #  ----------------------------------------------
[12/27 19:53:13     36s] #  M1            0(0.00%)   (0.00%)     0.19  
[12/27 19:53:13     36s] #  M2            0(0.00%)   (0.00%)     0.13  
[12/27 19:53:13     36s] #  ----------------------------------------------
[12/27 19:53:13     36s] #     Total      0(0.00%)   (0.00%)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/27 19:53:13     36s] #  Overflow after GR: 0.00% H + 0.00% V
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.75 [16]--
[12/27 19:53:13     36s] ### cal_base_flow starts on Sat Dec 27 19:53:13 2025 with memory = 1274.73 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### init_flow_edge starts on Sat Dec 27 19:53:13 2025 with memory = 1274.73 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] ### cal_flow starts on Sat Dec 27 19:53:13 2025 with memory = 1274.73 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[12/27 19:53:13     36s] ### export_cong_map starts on Sat Dec 27 19:53:13 2025 with memory = 1274.74 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### PDZT_Export::export_cong_map starts on Sat Dec 27 19:53:13 2025 with memory = 1274.74 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.04 [16]--
[12/27 19:53:13     36s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.03 [16]--
[12/27 19:53:13     36s] ### import_cong_map starts on Sat Dec 27 19:53:13 2025 with memory = 1274.74 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[12/27 19:53:13     36s] ### update starts on Sat Dec 27 19:53:13 2025 with memory = 1274.74 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #Complete Global Routing.
[12/27 19:53:13     36s] #Total wire length = 8400 um.
[12/27 19:53:13     36s] #Total half perimeter of net bounding box = 7900 um.
[12/27 19:53:13     36s] #Total wire length on LAYER M1 = 1800 um.
[12/27 19:53:13     36s] #Total wire length on LAYER M2 = 6600 um.
[12/27 19:53:13     36s] #Total number of vias = 2
[12/27 19:53:13     36s] #Up-Via Summary (total 2):
[12/27 19:53:13     36s] #           
[12/27 19:53:13     36s] #-----------------------
[12/27 19:53:13     36s] # M1                  2
[12/27 19:53:13     36s] #-----------------------
[12/27 19:53:13     36s] #                     2 
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Total number of involved priority nets 1
[12/27 19:53:13     36s] #Maximum src to sink distance for priority net 8825.0
[12/27 19:53:13     36s] #Average of max src_to_sink distance for priority net 8825.0
[12/27 19:53:13     36s] #Average of ave src_to_sink distance for priority net 6591.0
[12/27 19:53:13     36s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB --0.99 [16]--
[12/27 19:53:13     36s] ### report_overcon starts on Sat Dec 27 19:53:13 2025 with memory = 1281.93 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB --0.99 [16]--
[12/27 19:53:13     36s] ### report_overcon starts on Sat Dec 27 19:53:13 2025 with memory = 1281.93 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] #Max overcon = 0 track.
[12/27 19:53:13     36s] #Total overcon = 0.00%.
[12/27 19:53:13     36s] #Worst layer Gcell overcon rate = 0.00%.
[12/27 19:53:13     36s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB --0.84 [16]--
[12/27 19:53:13     36s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB --0.94 [16]--
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Global routing statistics:
[12/27 19:53:13     36s] #Cpu time = 00:00:00
[12/27 19:53:13     36s] #Elapsed time = 00:00:00
[12/27 19:53:13     36s] #Increased memory = 10.06 (MB)
[12/27 19:53:13     36s] #Total memory = 1281.94 (MB)
[12/27 19:53:13     36s] #Peak memory = 1520.21 (MB)
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #Finished global routing on Sat Dec 27 19:53:13 2025
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] #
[12/27 19:53:13     36s] ### Time Record (Global Routing) is uninstalled.
[12/27 19:53:13     36s] ### Time Record (Track Assignment) is installed.
[12/27 19:53:13     36s] #reading routing guides ......
[12/27 19:53:13     36s] ### Time Record (Track Assignment) is uninstalled.
[12/27 19:53:13     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.77 (MB), peak = 1520.21 (MB)
[12/27 19:53:13     36s] ### Time Record (Track Assignment) is installed.
[12/27 19:53:13     36s] #Start Track Assignment.
[12/27 19:53:13     36s] #Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[12/27 19:53:14     36s] #Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[12/27 19:53:14     36s] #Complete Track Assignment.
[12/27 19:53:14     36s] #Total wire length = 8190 um.
[12/27 19:53:14     36s] #Total half perimeter of net bounding box = 7900 um.
[12/27 19:53:14     36s] #Total wire length on LAYER M1 = 1290 um.
[12/27 19:53:14     36s] #Total wire length on LAYER M2 = 6900 um.
[12/27 19:53:14     36s] #Total number of vias = 2
[12/27 19:53:14     36s] #Up-Via Summary (total 2):
[12/27 19:53:14     36s] #           
[12/27 19:53:14     36s] #-----------------------
[12/27 19:53:14     36s] # M1                  2
[12/27 19:53:14     36s] #-----------------------
[12/27 19:53:14     36s] #                     2 
[12/27 19:53:14     36s] #
[12/27 19:53:14     36s] ### Time Record (Track Assignment) is uninstalled.
[12/27 19:53:14     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.32 (MB), peak = 1520.21 (MB)
[12/27 19:53:14     36s] #
[12/27 19:53:14     36s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/27 19:53:14     36s] #Cpu time = 00:00:02
[12/27 19:53:14     36s] #Elapsed time = 00:00:01
[12/27 19:53:14     36s] #Increased memory = 16.56 (MB)
[12/27 19:53:14     36s] #Total memory = 1283.54 (MB)
[12/27 19:53:14     36s] #Peak memory = 1520.21 (MB)
[12/27 19:53:14     36s] #Using multithreading with 16 threads.
[12/27 19:53:14     36s] ### Time Record (Detail Routing) is installed.
[12/27 19:53:14     36s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 19:53:14     36s] #
[12/27 19:53:14     36s] #Start Detail Routing..
[12/27 19:53:14     36s] #start initial detail routing ...
[12/27 19:53:14     36s] ### Design has 0 dirty nets
[12/27 19:53:14     36s] # ECO: 12.5% of the total area was rechecked for DRC, and 25.0% required routing.
[12/27 19:53:14     36s] #   number of violations = 0
[12/27 19:53:14     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1355.04 (MB), peak = 1520.21 (MB)
[12/27 19:53:14     36s] #Complete Detail Routing.
[12/27 19:53:14     36s] #Total wire length = 8116 um.
[12/27 19:53:14     36s] #Total half perimeter of net bounding box = 7900 um.
[12/27 19:53:14     36s] #Total wire length on LAYER M1 = 1096 um.
[12/27 19:53:14     36s] #Total wire length on LAYER M2 = 7020 um.
[12/27 19:53:14     36s] #Total number of vias = 2
[12/27 19:53:14     36s] #Up-Via Summary (total 2):
[12/27 19:53:14     36s] #           
[12/27 19:53:14     36s] #-----------------------
[12/27 19:53:14     36s] # M1                  2
[12/27 19:53:14     36s] #-----------------------
[12/27 19:53:14     36s] #                     2 
[12/27 19:53:14     36s] #
[12/27 19:53:14     36s] #Total number of DRC violations = 0
[12/27 19:53:14     36s] ### Time Record (Detail Routing) is uninstalled.
[12/27 19:53:14     36s] #Cpu time = 00:00:00
[12/27 19:53:14     36s] #Elapsed time = 00:00:00
[12/27 19:53:14     36s] #Increased memory = 2.55 (MB)
[12/27 19:53:14     36s] #Total memory = 1286.09 (MB)
[12/27 19:53:14     36s] #Peak memory = 1520.21 (MB)
[12/27 19:53:14     36s] #detailRoute Statistics:
[12/27 19:53:14     36s] #Cpu time = 00:00:00
[12/27 19:53:14     36s] #Elapsed time = 00:00:00
[12/27 19:53:14     36s] #Increased memory = 2.55 (MB)
[12/27 19:53:14     36s] #Total memory = 1286.09 (MB)
[12/27 19:53:14     36s] #Peak memory = 1520.21 (MB)
[12/27 19:53:14     36s] #Skip updating routing design signature in db-snapshot flow
[12/27 19:53:14     36s] ### Time Record (DB Export) is installed.
[12/27 19:53:14     36s] ### Time Record (DB Export) is uninstalled.
[12/27 19:53:14     36s] ### Time Record (Post Callback) is installed.
[12/27 19:53:14     36s] ### Time Record (Post Callback) is uninstalled.
[12/27 19:53:14     36s] #
[12/27 19:53:14     36s] #globalDetailRoute statistics:
[12/27 19:53:14     36s] #Cpu time = 00:00:02
[12/27 19:53:14     36s] #Elapsed time = 00:00:01
[12/27 19:53:14     36s] #Increased memory = 37.66 (MB)
[12/27 19:53:14     36s] #Total memory = 1297.19 (MB)
[12/27 19:53:14     36s] #Peak memory = 1520.21 (MB)
[12/27 19:53:14     36s] #Number of warnings = 1
[12/27 19:53:14     36s] #Total number of warnings = 4
[12/27 19:53:14     36s] #Number of fails = 0
[12/27 19:53:14     36s] #Total number of fails = 0
[12/27 19:53:14     36s] #Complete globalDetailRoute on Sat Dec 27 19:53:14 2025
[12/27 19:53:14     36s] #
[12/27 19:53:14     36s] ### Time Record (globalDetailRoute) is uninstalled.
[12/27 19:53:14     36s] ### 
[12/27 19:53:14     36s] ###   Scalability Statistics
[12/27 19:53:14     36s] ### 
[12/27 19:53:14     36s] ### --------------------------------+----------------+----------------+----------------+
[12/27 19:53:14     36s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/27 19:53:14     36s] ### --------------------------------+----------------+----------------+----------------+
[12/27 19:53:14     36s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Cell Pin Access               |        00:00:02|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/27 19:53:14     36s] ###   Entire Command                |        00:00:02|        00:00:01|             2.8|
[12/27 19:53:14     36s] ### --------------------------------+----------------+----------------+----------------+
[12/27 19:53:14     36s] ### 
[12/27 19:53:14     36s] % End globalDetailRoute (date=12/27 19:53:14, total cpu=0:00:01.9, real=0:00:01.0, peak res=1520.2M, current mem=1283.2M)
[12/27 19:53:14     36s]         NanoRoute done. (took cpu=0:00:02.0 real=0:00:00.7)
[12/27 19:53:14     36s]       Clock detailed routing done.
[12/27 19:53:14     36s] Checking guided vs. routed lengths for 1 nets...
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s]       
[12/27 19:53:14     36s]       Guided max path lengths
[12/27 19:53:14     36s]       =======================
[12/27 19:53:14     36s]       
[12/27 19:53:14     36s]       ----------------------------------------
[12/27 19:53:14     36s]       From (um)    To (um)     Number of paths
[12/27 19:53:14     36s]       ----------------------------------------
[12/27 19:53:14     36s]       7000.000     8000.000           1
[12/27 19:53:14     36s]       ----------------------------------------
[12/27 19:53:14     36s]       
[12/27 19:53:14     36s]       Deviation of routing from guided max path lengths
[12/27 19:53:14     36s]       =================================================
[12/27 19:53:14     36s]       
[12/27 19:53:14     36s]       -------------------------------------
[12/27 19:53:14     36s]       From (%)    To (%)    Number of paths
[12/27 19:53:14     36s]       -------------------------------------
[12/27 19:53:14     36s]        7.000      8.000            1
[12/27 19:53:14     36s]       -------------------------------------
[12/27 19:53:14     36s]       
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s]     Top 1 notable deviations of routed length from guided length
[12/27 19:53:14     36s]     =============================================================
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s]     Net CLK (3 terminals)
[12/27 19:53:14     36s]     Guided length:  max path =  7452.250um, total =  7669.000um
[12/27 19:53:14     36s]     Routed length:  max path =  8026.500um, total =  8116.500um
[12/27 19:53:14     36s]     Deviation:      max path =     7.706%,  total =     5.835%
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] Set FIXED routing status on 1 net(s)
[12/27 19:53:14     36s]       Route Remaining Unrouted Nets...
[12/27 19:53:14     36s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/27 19:53:14     36s] All LLGs are deleted
[12/27 19:53:14     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2886.0M
[12/27 19:53:14     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2886.0M
[12/27 19:53:14     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.9 mem=2886.0M
[12/27 19:53:14     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.9 mem=2886.0M
[12/27 19:53:14     36s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Started Loading and Dumping File ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Reading DB...
[12/27 19:53:14     36s] (I)       Read data from FE... (mem=2886.0M)
[12/27 19:53:14     36s] (I)       Read nodes and places... (mem=2886.0M)
[12/27 19:53:14     36s] (I)       Done Read nodes and places (cpu=0.000s, mem=2886.0M)
[12/27 19:53:14     36s] (I)       Read nets... (mem=2886.0M)
[12/27 19:53:14     36s] (I)       Done Read nets (cpu=0.000s, mem=2886.0M)
[12/27 19:53:14     36s] (I)       Done Read data from FE (cpu=0.000s, mem=2886.0M)
[12/27 19:53:14     36s] (I)       before initializing RouteDB syMemory usage = 2886.0 MB
[12/27 19:53:14     36s] (I)       Honor MSV route constraint: false
[12/27 19:53:14     36s] (I)       Maximum routing layer  : 2
[12/27 19:53:14     36s] (I)       Minimum routing layer  : 1
[12/27 19:53:14     36s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:14     36s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:14     36s] (I)       Tracks used by clock wire: 0
[12/27 19:53:14     36s] (I)       Reverse direction      : 
[12/27 19:53:14     36s] (I)       Honor partition pin guides: true
[12/27 19:53:14     36s] (I)       Route selected nets only: false
[12/27 19:53:14     36s] (I)       Route secondary PG pins: false
[12/27 19:53:14     36s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:14     36s] (I)       Number threads         : 16
[12/27 19:53:14     36s] (I)       Apply function for special wires: true
[12/27 19:53:14     36s] (I)       Layer by layer blockage reading: true
[12/27 19:53:14     36s] (I)       Offset calculation fix : true
[12/27 19:53:14     36s] (I)       Route stripe layer range: 
[12/27 19:53:14     36s] (I)       Honor partition fences : 
[12/27 19:53:14     36s] (I)       Honor partition pin    : 
[12/27 19:53:14     36s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:14     36s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:14     36s] (I)       build grid graph
[12/27 19:53:14     36s] (I)       build grid graph start
[12/27 19:53:14     36s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:14     36s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:14     36s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:14     36s] (I)       build grid graph end
[12/27 19:53:14     36s] (I)       ===========================================================================
[12/27 19:53:14     36s] (I)       == Report All Rule Vias ==
[12/27 19:53:14     36s] (I)       ===========================================================================
[12/27 19:53:14     36s] (I)        Via Rule : (Default)
[12/27 19:53:14     36s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:14     36s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:14     36s] (I)        1    1 : M2_M1_HV                    4 : M2_M1_1x2_HV_N           
[12/27 19:53:14     36s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:14     36s] (I)       ===========================================================================
[12/27 19:53:14     36s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:14     36s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:14     36s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:14     36s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:14     36s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:14     36s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:14     36s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:14     36s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:14     36s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:14     36s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[12/27 19:53:14     36s] (I)       readDataFromPlaceDB
[12/27 19:53:14     36s] (I)       Read net information..
[12/27 19:53:14     36s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:14     36s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:14     36s] (I)       Start initializing grid graph
[12/27 19:53:14     36s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:14     36s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:14     36s] (I)       End initializing grid graph
[12/27 19:53:14     36s] (I)       Model blockages into capacity
[12/27 19:53:14     36s] (I)       Read Num Blocks=1103  Num Prerouted Wires=9  Num CS=0
[12/27 19:53:14     36s] (I)       Started Modeling ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Started Modeling Layer 1 ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 7
[12/27 19:53:14     36s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Started Modeling Layer 2 ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:14     36s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Number of ignored nets = 1
[12/27 19:53:14     36s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:14     36s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:14     36s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:14     36s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:14     36s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:14     36s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:14     36s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:14     36s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:14     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:14     36s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2886.0 MB
[12/27 19:53:14     36s] (I)       Ndr track 0 does not exist
[12/27 19:53:14     36s] (I)       Layer1  viaCost=100.00
[12/27 19:53:14     36s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:14     36s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:14     36s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:14     36s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:14     36s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:14     36s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:14     36s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:14     36s] (I)       Grid                :    16    10     2
[12/27 19:53:14     36s] (I)       Layer numbers       :     1     2
[12/27 19:53:14     36s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:14     36s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:14     36s] (I)       Default wire width  :  1200  1200
[12/27 19:53:14     36s] (I)       Default wire space  :   800   800
[12/27 19:53:14     36s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:14     36s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:14     36s] (I)       First track coord   :  1500  1500
[12/27 19:53:14     36s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:14     36s] (I)       Total num of tracks :   282   462
[12/27 19:53:14     36s] (I)       Num of masks        :     1     1
[12/27 19:53:14     36s] (I)       Num of trim masks   :     0     0
[12/27 19:53:14     36s] (I)       --------------------------------------------------------
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:14     36s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:14     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:14     36s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:14     36s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:14     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:14     36s] [NR-eGR] ========================================
[12/27 19:53:14     36s] [NR-eGR] 
[12/27 19:53:14     36s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:14     36s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:14     36s] (I)       After initializing earlyGlobalRoute syMemory usage = 2886.0 MB
[12/27 19:53:14     36s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Started Global Routing ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       ============= Initialization =============
[12/27 19:53:14     36s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:14     36s] (I)       Started Build MST ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Generate topology with 16 threads
[12/27 19:53:14     36s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:14     36s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:14     36s] (I)       ============  Phase 1a Route ============
[12/27 19:53:14     36s] (I)       Started Phase 1a ( Curr Mem: 2902.00 MB )
[12/27 19:53:14     36s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2902.00 MB )
[12/27 19:53:14     36s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     36s] (I)       
[12/27 19:53:14     36s] (I)       ============  Phase 1b Route ============
[12/27 19:53:14     36s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     36s] (I)       
[12/27 19:53:14     36s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:14     36s] (I)       ============  Phase 1c Route ============
[12/27 19:53:14     36s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     36s] (I)       
[12/27 19:53:14     36s] (I)       ============  Phase 1d Route ============
[12/27 19:53:14     36s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     36s] (I)       
[12/27 19:53:14     36s] (I)       ============  Phase 1e Route ============
[12/27 19:53:14     36s] (I)       Started Phase 1e ( Curr Mem: 2914.01 MB )
[12/27 19:53:14     36s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.01 MB )
[12/27 19:53:14     36s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     36s] (I)       
[12/27 19:53:14     36s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:14     36s] [NR-eGR] 
[12/27 19:53:14     36s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.01 MB )
[12/27 19:53:14     36s] (I)       Running layer assignment with 16 threads
[12/27 19:53:14     36s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       ============  Phase 1l Route ============
[12/27 19:53:14     36s] (I)       
[12/27 19:53:14     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:14     36s] [NR-eGR]                        OverCon            
[12/27 19:53:14     36s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:14     36s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:14     36s] [NR-eGR] ----------------------------------------------
[12/27 19:53:14     36s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:14     36s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:14     36s] [NR-eGR] ----------------------------------------------
[12/27 19:53:14     36s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:14     36s] [NR-eGR] 
[12/27 19:53:14     36s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:14     36s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:14     36s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:14     36s] (I)       ============= track Assignment ============
[12/27 19:53:14     36s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Started Greedy Track Assignment ( Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:14     36s] (I)       Running track assignment with 16 threads
[12/27 19:53:14     36s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] (I)       Run Multi-thread track assignment
[12/27 19:53:14     36s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:14     36s] [NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[12/27 19:53:14     36s] [NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[12/27 19:53:14     36s] [NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[12/27 19:53:14     36s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:14     36s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:53:14     36s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:14     36s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2885.98 MB )
[12/27 19:53:14     36s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:14     36s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:14     36s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:14     36s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:14     36s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:14     36s] RCMode: PreRoute
[12/27 19:53:14     36s]       RC Corner Indexes            0   
[12/27 19:53:14     36s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:14     36s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:14     36s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:14     36s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:14     36s] Shrink Factor                : 1.00000
[12/27 19:53:14     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:14     36s] LayerId::1 widthSet size::1
[12/27 19:53:14     36s] LayerId::2 widthSet size::1
[12/27 19:53:14     36s] Updating RC grid for preRoute extraction ...
[12/27 19:53:14     36s] Initializing multi-corner resistance tables ...
[12/27 19:53:14     36s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:14     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2885.980M)
[12/27 19:53:14     36s] Compute RC Scale Done ...
[12/27 19:53:14     36s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]     Routing using NR in eGR->NR Step done.
[12/27 19:53:14     36s] Net route status summary:
[12/27 19:53:14     36s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:14     36s]   Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] CCOPT: Done with clock implementation routing.
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.0 real=0:00:00.8)
[12/27 19:53:14     36s]   Clock implementation routing done.
[12/27 19:53:14     36s]   Leaving CCOpt scope - extractRC...
[12/27 19:53:14     36s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/27 19:53:14     36s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:14     36s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:14     36s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:14     36s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:14     36s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:14     36s] RCMode: PreRoute
[12/27 19:53:14     36s]       RC Corner Indexes            0   
[12/27 19:53:14     36s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:14     36s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:14     36s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:14     36s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:14     36s] Shrink Factor                : 1.00000
[12/27 19:53:14     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:14     36s] LayerId::1 widthSet size::1
[12/27 19:53:14     36s] LayerId::2 widthSet size::1
[12/27 19:53:14     36s] Updating RC grid for preRoute extraction ...
[12/27 19:53:14     36s] Initializing multi-corner resistance tables ...
[12/27 19:53:14     36s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:14     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2885.980M)
[12/27 19:53:14     36s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/27 19:53:14     36s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]   Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:14     36s] End AAE Lib Interpolated Model. (MEM=2885.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:14     36s]   Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]   Clock DAG stats after routing clock trees:
[12/27 19:53:14     36s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:14     36s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:14     36s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:14     36s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:14     36s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
[12/27 19:53:14     36s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 19:53:14     36s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:14     36s]   Clock DAG net violations after routing clock trees: none
[12/27 19:53:14     36s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/27 19:53:14     36s]     Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:14     36s]   Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
[12/27 19:53:14     36s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.0 real=0:00:00.8)
[12/27 19:53:14     36s]   CCOpt::Phase::PostConditioning...
[12/27 19:53:14     36s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/27 19:53:14     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:2933.7M
[12/27 19:53:14     36s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:14     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2933.7M
[12/27 19:53:14     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2933.7M
[12/27 19:53:14     36s] Core basic site is CoreSite
[12/27 19:53:14     36s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:14     36s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:14     36s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:14     36s] SiteArray: use 57,344 bytes
[12/27 19:53:14     36s] SiteArray: current memory after site array memory allocation 2933.7M
[12/27 19:53:14     36s] SiteArray: FP blocked sites are writable
[12/27 19:53:14     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:14     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2933.7M
[12/27 19:53:14     36s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:14     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:2933.7M
[12/27 19:53:14     36s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:14     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:2933.7M
[12/27 19:53:14     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2933.7M
[12/27 19:53:14     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2933.7MB).
[12/27 19:53:14     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:2933.7M
[12/27 19:53:14     36s]   Removing CTS place status from clock tree and sinks.
[12/27 19:53:14     36s] Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[12/27 19:53:14     36s]   Switching to inst based legalization.
[12/27 19:53:14     36s]   PostConditioning...
[12/27 19:53:14     36s]     PostConditioning active optimizations:
[12/27 19:53:14     36s]      - DRV fixing with cell sizing and buffering
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     Detected clock skew data from CCOPT
[12/27 19:53:14     36s]     Reset bufferability constraints...
[12/27 19:53:14     36s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/27 19:53:14     36s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]     Upsizing to fix DRVs...
[12/27 19:53:14     36s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:14     36s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     PRO Statistics: Fix DRVs (initial upsizing):
[12/27 19:53:14     36s]     ============================================
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     Cell changes by Net Type:
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     top                0            0           0            0                    0                0
[12/27 19:53:14     36s]     trunk              0            0           0            0                    0                0
[12/27 19:53:14     36s]     leaf               0            0           0            0                    0                0
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     Total              0            0           0            0                    0                0
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/27 19:53:14     36s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[12/27 19:53:14     36s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:14     36s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:14     36s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:14     36s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:14     36s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
[12/27 19:53:14     36s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 19:53:14     36s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:14     36s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[12/27 19:53:14     36s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[12/27 19:53:14     36s]       Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:14     36s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
[12/27 19:53:14     36s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]     Fixing DRVs...
[12/27 19:53:14     36s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:14     36s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     PRO Statistics: Fix DRVs (cell sizing):
[12/27 19:53:14     36s]     =======================================
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     Cell changes by Net Type:
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     top                0            0           0            0                    0                0
[12/27 19:53:14     36s]     trunk              0            0           0            0                    0                0
[12/27 19:53:14     36s]     leaf               0            0           0            0                    0                0
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     Total              0            0           0            0                    0                0
[12/27 19:53:14     36s]     -------------------------------------------------------------------------------------------------
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/27 19:53:14     36s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/27 19:53:14     36s]     
[12/27 19:53:14     36s]     Clock DAG stats PostConditioning after DRV fixing:
[12/27 19:53:14     36s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:14     36s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:14     36s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:14     36s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:14     36s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
[12/27 19:53:14     36s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 19:53:14     36s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:14     36s]     Clock DAG net violations PostConditioning after DRV fixing: none
[12/27 19:53:14     36s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[12/27 19:53:14     36s]       Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:14     36s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
[12/27 19:53:14     36s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]     Buffering to fix DRVs...
[12/27 19:53:14     36s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/27 19:53:14     36s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/27 19:53:14     36s]     Inserted 0 buffers and inverters.
[12/27 19:53:14     36s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/27 19:53:14     36s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/27 19:53:14     36s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/27 19:53:14     36s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:14     36s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:14     36s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:14     36s]       sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:14     36s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
[12/27 19:53:14     36s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 19:53:14     36s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:14     36s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/27 19:53:14     36s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/27 19:53:14     36s]       Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:14     36s]     Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
[12/27 19:53:14     36s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] Slew Diagnostics: After DRV fixing
[12/27 19:53:14     36s] ==================================
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] Global Causes:
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] -----
[12/27 19:53:14     36s] Cause
[12/27 19:53:14     36s] -----
[12/27 19:53:14     36s]   (empty table)
[12/27 19:53:14     36s] -----
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] Top 5 overslews:
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] ---------------------------------
[12/27 19:53:14     36s] Overslew    Causes    Driving Pin
[12/27 19:53:14     36s] ---------------------------------
[12/27 19:53:14     36s]   (empty table)
[12/27 19:53:14     36s] ---------------------------------
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] -------------------
[12/27 19:53:14     36s] Cause    Occurences
[12/27 19:53:14     36s] -------------------
[12/27 19:53:14     36s]   (empty table)
[12/27 19:53:14     36s] -------------------
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] Violation diagnostics counts from the 0 nodes that have violations:
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s] -------------------
[12/27 19:53:14     36s] Cause    Occurences
[12/27 19:53:14     36s] -------------------
[12/27 19:53:14     36s]   (empty table)
[12/27 19:53:14     36s] -------------------
[12/27 19:53:14     36s] 
[12/27 19:53:14     36s]     Reconnecting optimized routes...
[12/27 19:53:14     36s]     Reset timing graph...
[12/27 19:53:14     36s] Ignoring AAE DB Resetting ...
[12/27 19:53:14     36s]     Reset timing graph done.
[12/27 19:53:14     36s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[12/27 19:53:14     36s]     Set dirty flag on 0 insts, 0 nets
[12/27 19:53:14     36s]   PostConditioning done.
[12/27 19:53:14     36s] Net route status summary:
[12/27 19:53:14     36s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:14     36s]   Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 19:53:14     36s]   Update timing and DAG stats after post-conditioning...
[12/27 19:53:14     36s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]   Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:53:14     36s] End AAE Lib Interpolated Model. (MEM=2924.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:14     36s]   Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]   Clock DAG stats after post-conditioning:
[12/27 19:53:14     36s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 19:53:14     36s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 19:53:14     36s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 19:53:14     36s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 19:53:14     36s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
[12/27 19:53:14     36s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 19:53:14     36s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 19:53:14     36s]   Clock DAG net violations after post-conditioning: none
[12/27 19:53:14     36s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/27 19:53:14     36s]     Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 19:53:14     36s]   Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
[12/27 19:53:14     36s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     36s]   Setting CTS place status to fixed for clock tree and sinks.
[12/27 19:53:14     36s] numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/27 19:53:14     36s]   Post-balance tidy up or trial balance steps...
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Clock DAG stats at end of CTS:
[12/27 19:53:14     37s]   ==============================
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   -----------------------------------------------------------
[12/27 19:53:14     37s]   Cell type                     Count    Area     Capacitance
[12/27 19:53:14     37s]   -----------------------------------------------------------
[12/27 19:53:14     37s]   Buffers                         0      0.000       0.000
[12/27 19:53:14     37s]   Inverters                       0      0.000       0.000
[12/27 19:53:14     37s]   Integrated Clock Gates          0      0.000       0.000
[12/27 19:53:14     37s]   Non-Integrated Clock Gates      0      0.000       0.000
[12/27 19:53:14     37s]   Clock Logic                     0      0.000       0.000
[12/27 19:53:14     37s]   All                             0      0.000       0.000
[12/27 19:53:14     37s]   -----------------------------------------------------------
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Clock DAG wire lengths at end of CTS:
[12/27 19:53:14     37s]   =====================================
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   --------------------
[12/27 19:53:14     37s]   Type     Wire Length
[12/27 19:53:14     37s]   --------------------
[12/27 19:53:14     37s]   Top          0.000
[12/27 19:53:14     37s]   Trunk        0.000
[12/27 19:53:14     37s]   Leaf      8116.500
[12/27 19:53:14     37s]   Total     8116.500
[12/27 19:53:14     37s]   --------------------
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Clock DAG hp wire lengths at end of CTS:
[12/27 19:53:14     37s]   ========================================
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   -----------------------
[12/27 19:53:14     37s]   Type     hp Wire Length
[12/27 19:53:14     37s]   -----------------------
[12/27 19:53:14     37s]   Top          0.000
[12/27 19:53:14     37s]   Trunk        0.000
[12/27 19:53:14     37s]   Leaf         0.000
[12/27 19:53:14     37s]   Total        0.000
[12/27 19:53:14     37s]   -----------------------
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Clock DAG capacitances at end of CTS:
[12/27 19:53:14     37s]   =====================================
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   ---------------------------------
[12/27 19:53:14     37s]   Type     Gate     Wire     Total
[12/27 19:53:14     37s]   ---------------------------------
[12/27 19:53:14     37s]   Top      0.000    0.000     0.000
[12/27 19:53:14     37s]   Trunk    0.000    0.000     0.000
[12/27 19:53:14     37s]   Leaf     4.782    5.532    10.314
[12/27 19:53:14     37s]   Total    4.782    5.532    10.314
[12/27 19:53:14     37s]   ---------------------------------
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Clock DAG sink capacitances at end of CTS:
[12/27 19:53:14     37s]   ==========================================
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   --------------------------------------------------------
[12/27 19:53:14     37s]   Count    Total    Average    Std. Dev.    Min      Max
[12/27 19:53:14     37s]   --------------------------------------------------------
[12/27 19:53:14     37s]     2      4.782     2.391       0.000      2.391    2.391
[12/27 19:53:14     37s]   --------------------------------------------------------
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Clock DAG net violations at end of CTS:
[12/27 19:53:14     37s]   =======================================
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   None
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/27 19:53:14     37s]   ====================================================================
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:14     37s]   Net Type    Target         Count    Average      Std. Dev.    Min          Max          Distribution                                                                                        Over Target
[12/27 19:53:14     37s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:14     37s]   Leaf        1000000.000      1      20828.598      0.000      20828.598    20828.598    {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}         -
[12/27 19:53:14     37s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Found a total of 0 clock tree pins with a slew violation.
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     37s] Implementing clock schedule done.
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] Implementation violations summary
[12/27 19:53:14     37s] =================================
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] Potential slack lost in implementation : 0.009ns
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] -----------------------------------------------
[12/27 19:53:14     37s] Skew group      #viols    Max early    Max late
[12/27 19:53:14     37s]                           (ns)         (ns)
[12/27 19:53:14     37s] -----------------------------------------------
[12/27 19:53:14     37s] CLK/function      1         0.009       0.000
[12/27 19:53:14     37s] all               1         0.009       0.000
[12/27 19:53:14     37s] -----------------------------------------------
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] Clock network insertion delays are now [0.252ns, 0.374ns] average 0.313ns std.dev 0.086ns
[12/27 19:53:14     37s] Ignoring AAE DB Resetting ...
[12/27 19:53:14     37s] Updating timing graph...
[12/27 19:53:14     37s]   
[12/27 19:53:14     37s]   Leaving CCOpt scope - BuildTimeGraph...
[12/27 19:53:14     37s] #################################################################################
[12/27 19:53:14     37s] # Design Stage: PreRoute
[12/27 19:53:14     37s] # Design Name: half_adder
[12/27 19:53:14     37s] # Design Mode: 250nm
[12/27 19:53:14     37s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:14     37s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:14     37s] # Signoff Settings: SI Off 
[12/27 19:53:14     37s] #################################################################################
[12/27 19:53:14     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 2947.3M, InitMEM = 2947.3M)
[12/27 19:53:14     37s] Calculate delays in Single mode...
[12/27 19:53:14     37s] Start delay calculation (fullDC) (16 T). (MEM=2947.29)
[12/27 19:53:14     37s] End AAE Lib Interpolated Model. (MEM=2963.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:14     37s] Total number of fetched objects 14
[12/27 19:53:14     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:14     37s] End delay calculation. (MEM=3122.38 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:14     37s] End delay calculation (fullDC). (MEM=3122.38 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 19:53:14     37s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3122.4M) ***
[12/27 19:53:14     37s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/27 19:53:14     37s] Updating timing graph done.
[12/27 19:53:14     37s] Updating latch analysis...
[12/27 19:53:14     37s]   Leaving CCOpt scope - Updating latch analysis...
[12/27 19:53:14     37s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:14     37s] Updating latch analysis done.
[12/27 19:53:14     37s] CCOptDebug: After implementation: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS 9809582.000ns TNS 0.000ns; Real time 0:00:10.0
[12/27 19:53:14     37s] clean pInstBBox. size 0
[12/27 19:53:14     37s] register pInstBBox. size 2
[12/27 19:53:14     37s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:14     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.1 mem=2889.8M
[12/27 19:53:14     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:2889.8M
[12/27 19:53:14     37s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:14     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2889.8M
[12/27 19:53:14     37s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:14     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:2889.8M
[12/27 19:53:14     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2889.8MB).
[12/27 19:53:14     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:2889.8M
[12/27 19:53:14     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.1 mem=2889.8M
[12/27 19:53:14     37s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/27 19:53:14     37s] Type 'man IMPSP-9025' for more detail.
[12/27 19:53:14     37s] Info: Done creating the CCOpt slew target map.
[12/27 19:53:14     37s] **INFO: Flow update: Design timing is met.
[12/27 19:53:14     37s] **INFO: Flow update: Design timing is met.
[12/27 19:53:14     37s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/27 19:53:14     37s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:14     37s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:14     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.2 mem=2889.8M
[12/27 19:53:14     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.2 mem=2889.8M
[12/27 19:53:14     37s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:14     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.2 mem=3296.2M
[12/27 19:53:14     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:3296.2M
[12/27 19:53:14     37s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:14     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3296.2M
[12/27 19:53:14     37s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:14     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:3296.2M
[12/27 19:53:14     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3296.2MB).
[12/27 19:53:14     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:3296.2M
[12/27 19:53:14     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.2 mem=3328.3M
[12/27 19:53:14     37s] Begin: Area Reclaim Optimization
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] Creating Lib Analyzer ...
[12/27 19:53:14     37s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:14     37s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:14     37s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:37.2 mem=3332.3M
[12/27 19:53:14     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:37.2 mem=3332.3M
[12/27 19:53:14     37s] Creating Lib Analyzer, finished. 
[12/27 19:53:14     37s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:37.2/0:01:45.2 (0.4), mem = 3332.3M
[12/27 19:53:14     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.8
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:14     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.2 mem=3332.3M
[12/27 19:53:14     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.2 mem=3332.3M
[12/27 19:53:14     37s] Usable buffer cells for single buffer setup transform:
[12/27 19:53:14     37s] BUFD2 BUFD4 BUFD8 
[12/27 19:53:14     37s] Number of usable buffer cells above: 3
[12/27 19:53:14     37s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3332.3M
[12/27 19:53:14     37s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3332.3M
[12/27 19:53:14     37s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:14     37s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:14     37s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/27 19:53:14     37s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:14     37s] |    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3332.3M|
[12/27 19:53:14     37s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3491.9M|
[12/27 19:53:14     37s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:14     37s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3491.9M|
[12/27 19:53:14     37s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3587.3M|
[12/27 19:53:14     37s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3644.5M|
[12/27 19:53:14     37s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:14     37s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3644.5M|
[12/27 19:53:14     37s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:14     37s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/27 19:53:14     37s] --------------------------------------------------------------
[12/27 19:53:14     37s] |                                   | Total     | Sequential |
[12/27 19:53:14     37s] --------------------------------------------------------------
[12/27 19:53:14     37s] | Num insts resized                 |       0  |       0    |
[12/27 19:53:14     37s] | Num insts undone                  |       0  |       0    |
[12/27 19:53:14     37s] | Num insts Downsized               |       0  |       0    |
[12/27 19:53:14     37s] | Num insts Samesized               |       0  |       0    |
[12/27 19:53:14     37s] | Num insts Upsized                 |       0  |       0    |
[12/27 19:53:14     37s] | Num multiple commits+uncommits    |       0  |       -    |
[12/27 19:53:14     37s] --------------------------------------------------------------
[12/27 19:53:14     37s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/27 19:53:14     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.003, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.003, MEM:3644.5M
[12/27 19:53:14     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.9
[12/27 19:53:14     37s] OPERPROF: Starting RefinePlace at level 1, MEM:3644.5M
[12/27 19:53:14     37s] *** Starting refinePlace (0:00:37.4 mem=3644.5M) ***
[12/27 19:53:14     37s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:14     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:14     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3644.5M
[12/27 19:53:14     37s] Starting refinePlace ...
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:53:14     37s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:14     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3644.5MB) @(0:00:37.4 - 0:00:37.4).
[12/27 19:53:14     37s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:14     37s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3644.5MB
[12/27 19:53:14     37s] Statistics of distance of Instance movement in refine placement:
[12/27 19:53:14     37s]   maximum (X+Y) =         0.00 um
[12/27 19:53:14     37s]   mean    (X+Y) =         0.00 um
[12/27 19:53:14     37s] Summary Report:
[12/27 19:53:14     37s] Instances move: 0 (out of 8 movable)
[12/27 19:53:14     37s] Instances flipped: 0
[12/27 19:53:14     37s] Mean displacement: 0.00 um
[12/27 19:53:14     37s] Max displacement: 0.00 um 
[12/27 19:53:14     37s] Total instances moved : 0
[12/27 19:53:14     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:3644.5M
[12/27 19:53:14     37s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:14     37s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3644.5MB
[12/27 19:53:14     37s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3644.5MB) @(0:00:37.4 - 0:00:37.4).
[12/27 19:53:14     37s] *** Finished refinePlace (0:00:37.4 mem=3644.5M) ***
[12/27 19:53:14     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.9
[12/27 19:53:14     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:3644.5M
[12/27 19:53:14     37s] *** maximum move = 0.00 um ***
[12/27 19:53:14     37s] *** Finished re-routing un-routed nets (3644.5M) ***
[12/27 19:53:14     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3644.5M
[12/27 19:53:14     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:3644.5M
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3644.5M) ***
[12/27 19:53:14     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.8
[12/27 19:53:14     37s] *** AreaOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:37.4/0:01:45.4 (0.4), mem = 3644.5M
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] =============================================================================================
[12/27 19:53:14     37s]  Step TAT Report for AreaOpt #3
[12/27 19:53:14     37s] =============================================================================================
[12/27 19:53:14     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:14     37s] ---------------------------------------------------------------------------------------------
[12/27 19:53:14     37s] [ RefinePlace            ]      1   0:00:00.0  (  11.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 19:53:14     37s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:14     37s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  12.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:14     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:14     37s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:14     37s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:14     37s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:53:14     37s] [ OptGetWeight           ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:14     37s] [ OptEval                ]     12   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    7.0
[12/27 19:53:14     37s] [ OptCommit              ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:14     37s] [ PostCommitDelayCalc    ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:14     37s] [ MISC                   ]          0:00:00.1  (  68.8 % )     0:00:00.1 /  0:00:00.2    1.0
[12/27 19:53:14     37s] ---------------------------------------------------------------------------------------------
[12/27 19:53:14     37s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/27 19:53:14     37s] ---------------------------------------------------------------------------------------------
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2930.63M, totSessionCpu=0:00:37).
[12/27 19:53:14     37s] All LLGs are deleted
[12/27 19:53:14     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2930.6M
[12/27 19:53:14     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2930.6M
[12/27 19:53:14     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.5 mem=2930.6M
[12/27 19:53:14     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.5 mem=2930.6M
[12/27 19:53:14     37s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Started Loading and Dumping File ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Reading DB...
[12/27 19:53:14     37s] (I)       Read data from FE... (mem=2930.6M)
[12/27 19:53:14     37s] (I)       Read nodes and places... (mem=2930.6M)
[12/27 19:53:14     37s] (I)       Done Read nodes and places (cpu=0.000s, mem=2930.6M)
[12/27 19:53:14     37s] (I)       Read nets... (mem=2930.6M)
[12/27 19:53:14     37s] (I)       Done Read nets (cpu=0.000s, mem=2930.6M)
[12/27 19:53:14     37s] (I)       Done Read data from FE (cpu=0.000s, mem=2930.6M)
[12/27 19:53:14     37s] (I)       before initializing RouteDB syMemory usage = 2930.6 MB
[12/27 19:53:14     37s] (I)       Honor MSV route constraint: false
[12/27 19:53:14     37s] (I)       Maximum routing layer  : 2
[12/27 19:53:14     37s] (I)       Minimum routing layer  : 1
[12/27 19:53:14     37s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:14     37s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:14     37s] (I)       Tracks used by clock wire: 0
[12/27 19:53:14     37s] (I)       Reverse direction      : 
[12/27 19:53:14     37s] (I)       Honor partition pin guides: true
[12/27 19:53:14     37s] (I)       Route selected nets only: false
[12/27 19:53:14     37s] (I)       Route secondary PG pins: false
[12/27 19:53:14     37s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:14     37s] (I)       Number threads         : 16
[12/27 19:53:14     37s] (I)       Apply function for special wires: true
[12/27 19:53:14     37s] (I)       Layer by layer blockage reading: true
[12/27 19:53:14     37s] (I)       Offset calculation fix : true
[12/27 19:53:14     37s] (I)       Route stripe layer range: 
[12/27 19:53:14     37s] (I)       Honor partition fences : 
[12/27 19:53:14     37s] (I)       Honor partition pin    : 
[12/27 19:53:14     37s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:14     37s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:14     37s] (I)       build grid graph
[12/27 19:53:14     37s] (I)       build grid graph start
[12/27 19:53:14     37s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:14     37s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:14     37s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:14     37s] (I)       build grid graph end
[12/27 19:53:14     37s] (I)       ===========================================================================
[12/27 19:53:14     37s] (I)       == Report All Rule Vias ==
[12/27 19:53:14     37s] (I)       ===========================================================================
[12/27 19:53:14     37s] (I)        Via Rule : (Default)
[12/27 19:53:14     37s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:14     37s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:14     37s] (I)        1    1 : M2_M1_HV                    4 : M2_M1_1x2_HV_N           
[12/27 19:53:14     37s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:14     37s] (I)       ===========================================================================
[12/27 19:53:14     37s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:14     37s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:14     37s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:14     37s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:14     37s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:14     37s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:14     37s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:14     37s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:14     37s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:14     37s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[12/27 19:53:14     37s] (I)       readDataFromPlaceDB
[12/27 19:53:14     37s] (I)       Read net information..
[12/27 19:53:14     37s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:14     37s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:14     37s] (I)       Start initializing grid graph
[12/27 19:53:14     37s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:14     37s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:14     37s] (I)       End initializing grid graph
[12/27 19:53:14     37s] (I)       Model blockages into capacity
[12/27 19:53:14     37s] (I)       Read Num Blocks=1103  Num Prerouted Wires=9  Num CS=0
[12/27 19:53:14     37s] (I)       Started Modeling ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Started Modeling Layer 1 ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 7
[12/27 19:53:14     37s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Started Modeling Layer 2 ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:14     37s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Number of ignored nets = 1
[12/27 19:53:14     37s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:14     37s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:14     37s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:14     37s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:14     37s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:14     37s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:14     37s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:14     37s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:14     37s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:14     37s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2930.6 MB
[12/27 19:53:14     37s] (I)       Ndr track 0 does not exist
[12/27 19:53:14     37s] (I)       Layer1  viaCost=100.00
[12/27 19:53:14     37s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:14     37s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:14     37s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:14     37s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:14     37s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:14     37s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:14     37s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:14     37s] (I)       Grid                :    16    10     2
[12/27 19:53:14     37s] (I)       Layer numbers       :     1     2
[12/27 19:53:14     37s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:14     37s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:14     37s] (I)       Default wire width  :  1200  1200
[12/27 19:53:14     37s] (I)       Default wire space  :   800   800
[12/27 19:53:14     37s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:14     37s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:14     37s] (I)       First track coord   :  1500  1500
[12/27 19:53:14     37s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:14     37s] (I)       Total num of tracks :   282   462
[12/27 19:53:14     37s] (I)       Num of masks        :     1     1
[12/27 19:53:14     37s] (I)       Num of trim masks   :     0     0
[12/27 19:53:14     37s] (I)       --------------------------------------------------------
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:14     37s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:14     37s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:14     37s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:14     37s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:14     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:14     37s] [NR-eGR] ========================================
[12/27 19:53:14     37s] [NR-eGR] 
[12/27 19:53:14     37s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:14     37s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:14     37s] (I)       After initializing earlyGlobalRoute syMemory usage = 2930.6 MB
[12/27 19:53:14     37s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Started Global Routing ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       ============= Initialization =============
[12/27 19:53:14     37s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:14     37s] (I)       Started Build MST ( Curr Mem: 2930.57 MB )
[12/27 19:53:14     37s] (I)       Generate topology with 16 threads
[12/27 19:53:14     37s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.58 MB )
[12/27 19:53:14     37s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:14     37s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:14     37s] (I)       ============  Phase 1a Route ============
[12/27 19:53:14     37s] (I)       Started Phase 1a ( Curr Mem: 2938.58 MB )
[12/27 19:53:14     37s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.58 MB )
[12/27 19:53:14     37s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     37s] (I)       
[12/27 19:53:14     37s] (I)       ============  Phase 1b Route ============
[12/27 19:53:14     37s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     37s] (I)       
[12/27 19:53:14     37s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:14     37s] (I)       ============  Phase 1c Route ============
[12/27 19:53:14     37s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     37s] (I)       
[12/27 19:53:14     37s] (I)       ============  Phase 1d Route ============
[12/27 19:53:14     37s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     37s] (I)       
[12/27 19:53:14     37s] (I)       ============  Phase 1e Route ============
[12/27 19:53:14     37s] (I)       Started Phase 1e ( Curr Mem: 2954.60 MB )
[12/27 19:53:14     37s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2954.60 MB )
[12/27 19:53:14     37s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:14     37s] (I)       
[12/27 19:53:14     37s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:14     37s] [NR-eGR] 
[12/27 19:53:14     37s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2966.61 MB )
[12/27 19:53:14     37s] (I)       Running layer assignment with 16 threads
[12/27 19:53:14     37s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2932.06 MB )
[12/27 19:53:14     37s] (I)       ============  Phase 1l Route ============
[12/27 19:53:14     37s] (I)       
[12/27 19:53:14     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:14     37s] [NR-eGR]                        OverCon            
[12/27 19:53:14     37s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:14     37s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:14     37s] [NR-eGR] ----------------------------------------------
[12/27 19:53:14     37s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:14     37s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:14     37s] [NR-eGR] ----------------------------------------------
[12/27 19:53:14     37s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:14     37s] [NR-eGR] 
[12/27 19:53:14     37s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2932.06 MB )
[12/27 19:53:14     37s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:14     37s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:14     37s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:14     37s] (I)       ============= track Assignment ============
[12/27 19:53:14     37s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2932.06 MB )
[12/27 19:53:14     37s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2932.06 MB )
[12/27 19:53:14     37s] (I)       Started Greedy Track Assignment ( Curr Mem: 2932.06 MB )
[12/27 19:53:14     37s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:14     37s] (I)       Running track assignment with 16 threads
[12/27 19:53:14     37s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2932.06 MB )
[12/27 19:53:14     37s] (I)       Run Multi-thread track assignment
[12/27 19:53:14     37s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2932.06 MB )
[12/27 19:53:14     37s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:14     37s] [NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[12/27 19:53:14     37s] [NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[12/27 19:53:14     37s] [NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[12/27 19:53:14     37s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:14     37s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:53:14     37s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:14     37s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2917.86 MB )
[12/27 19:53:14     37s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:14     37s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:14     37s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:14     37s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:14     37s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:14     37s] RCMode: PreRoute
[12/27 19:53:14     37s]       RC Corner Indexes            0   
[12/27 19:53:14     37s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:14     37s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:14     37s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:14     37s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:14     37s] Shrink Factor                : 1.00000
[12/27 19:53:14     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:14     37s] LayerId::1 widthSet size::1
[12/27 19:53:14     37s] LayerId::2 widthSet size::1
[12/27 19:53:14     37s] Updating RC grid for preRoute extraction ...
[12/27 19:53:14     37s] Initializing multi-corner resistance tables ...
[12/27 19:53:14     37s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:14     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2917.855M)
[12/27 19:53:14     37s] Compute RC Scale Done ...
[12/27 19:53:14     37s] OPERPROF: Starting HotSpotCal at level 1, MEM:2917.9M
[12/27 19:53:14     37s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:14     37s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:53:14     37s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:14     37s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:53:14     37s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:14     37s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:53:14     37s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:53:14     37s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2917.8M
[12/27 19:53:14     37s] #################################################################################
[12/27 19:53:14     37s] # Design Stage: PreRoute
[12/27 19:53:14     37s] # Design Name: half_adder
[12/27 19:53:14     37s] # Design Mode: 250nm
[12/27 19:53:14     37s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:14     37s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:14     37s] # Signoff Settings: SI Off 
[12/27 19:53:14     37s] #################################################################################
[12/27 19:53:14     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 2915.8M, InitMEM = 2915.8M)
[12/27 19:53:14     37s] Calculate delays in Single mode...
[12/27 19:53:14     37s] Start delay calculation (fullDC) (16 T). (MEM=2915.85)
[12/27 19:53:14     37s] End AAE Lib Interpolated Model. (MEM=2932.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:14     37s] Total number of fetched objects 14
[12/27 19:53:14     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:14     37s] End delay calculation. (MEM=3088.94 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:14     37s] End delay calculation (fullDC). (MEM=3088.94 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 19:53:14     37s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3088.9M) ***
[12/27 19:53:14     37s] Begin: GigaOpt postEco DRV Optimization
[12/27 19:53:14     37s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -postCTS -max_fanout
[12/27 19:53:14     37s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:14     37s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:14     37s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:37.7/0:01:45.6 (0.4), mem = 3056.9M
[12/27 19:53:14     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.9
[12/27 19:53:14     37s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:14     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.7 mem=3056.9M
[12/27 19:53:14     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:3056.9M
[12/27 19:53:14     37s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:14     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3056.9M
[12/27 19:53:14     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3056.9M
[12/27 19:53:14     37s] Core basic site is CoreSite
[12/27 19:53:14     37s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:14     37s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:14     37s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:14     37s] SiteArray: use 57,344 bytes
[12/27 19:53:14     37s] SiteArray: current memory after site array memory allocation 3057.0M
[12/27 19:53:14     37s] SiteArray: FP blocked sites are writable
[12/27 19:53:14     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:14     37s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3057.0M
[12/27 19:53:14     37s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:14     37s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:3089.0M
[12/27 19:53:14     37s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:14     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:3089.0M
[12/27 19:53:14     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:3089.0M
[12/27 19:53:14     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3089.0MB).
[12/27 19:53:14     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3089.0M
[12/27 19:53:14     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.7 mem=3089.0M
[12/27 19:53:14     37s] 
[12/27 19:53:14     37s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:14     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.7 mem=3089.0M
[12/27 19:53:14     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.7 mem=3089.0M
[12/27 19:53:15     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3495.4M
[12/27 19:53:15     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3495.4M
[12/27 19:53:15     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:15     38s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/27 19:53:15     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:15     38s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/27 19:53:15     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:15     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:53:15     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04|          |         |
[12/27 19:53:15     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:53:15     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3495.4M|
[12/27 19:53:15     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3495.4M) ***
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.9
[12/27 19:53:15     38s] *** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:38.1/0:01:46.0 (0.4), mem = 3087.5M
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] =============================================================================================
[12/27 19:53:15     38s]  Step TAT Report for DrvOpt #3
[12/27 19:53:15     38s] =============================================================================================
[12/27 19:53:15     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:15     38s] ---------------------------------------------------------------------------------------------
[12/27 19:53:15     38s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:15     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:15     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.6
[12/27 19:53:15     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    4.0
[12/27 19:53:15     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:15     38s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:15     38s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:15     38s] [ MISC                   ]          0:00:00.4  (  93.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:53:15     38s] ---------------------------------------------------------------------------------------------
[12/27 19:53:15     38s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:53:15     38s] ---------------------------------------------------------------------------------------------
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] End: GigaOpt postEco DRV Optimization
[12/27 19:53:15     38s] **INFO: Flow update: Design timing is met.
[12/27 19:53:15     38s] **INFO: Flow update: Design timing is met.
[12/27 19:53:15     38s] **INFO: Flow update: Design timing is met.
[12/27 19:53:15     38s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[12/27 19:53:15     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.1 mem=3087.5M
[12/27 19:53:15     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.1 mem=3087.5M
[12/27 19:53:15     38s] Re-routed 0 nets
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] GigaOpt + CCOpt summary information
[12/27 19:53:15     38s] ===================================
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] --------------------------------------------------------------------------------------------------------------------
[12/27 19:53:15     38s] Label                    reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS          All TNS    Real time
[12/27 19:53:15     38s] --------------------------------------------------------------------------------------------------------------------
[12/27 19:53:15     38s] After initial cluster         -              -            -           -              -             -       0:00:05.0
[12/27 19:53:15     38s] Before implementation         -           0.000ns         -        0.000ns     9809668.000ns    0.000ns    0:00:08.0
[12/27 19:53:15     38s] After implementation          -           0.000ns         -        0.000ns     9809582.000ns    0.000ns    0:00:10.0
[12/27 19:53:15     38s] --------------------------------------------------------------------------------------------------------------------
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] #optDebug: fT-D <X 1 0 0 0>
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] Active setup views:
[12/27 19:53:15     38s]  func_typical
[12/27 19:53:15     38s]   Dominating endpoints: 0
[12/27 19:53:15     38s]   Dominating TNS: -0.000
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:15     38s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:15     38s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:15     38s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:15     38s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:15     38s] RCMode: PreRoute
[12/27 19:53:15     38s]       RC Corner Indexes            0   
[12/27 19:53:15     38s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:15     38s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:15     38s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:15     38s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:15     38s] Shrink Factor                : 1.00000
[12/27 19:53:15     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:15     38s] RC Grid backup saved.
[12/27 19:53:15     38s] LayerId::1 widthSet size::1
[12/27 19:53:15     38s] LayerId::2 widthSet size::1
[12/27 19:53:15     38s] Skipped RC grid update for preRoute extraction.
[12/27 19:53:15     38s] Initializing multi-corner resistance tables ...
[12/27 19:53:15     38s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:15     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3073.316M)
[12/27 19:53:15     38s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Started Loading and Dumping File ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Reading DB...
[12/27 19:53:15     38s] (I)       Read data from FE... (mem=3073.3M)
[12/27 19:53:15     38s] (I)       Read nodes and places... (mem=3073.3M)
[12/27 19:53:15     38s] (I)       Done Read nodes and places (cpu=0.000s, mem=3073.3M)
[12/27 19:53:15     38s] (I)       Read nets... (mem=3073.3M)
[12/27 19:53:15     38s] (I)       Done Read nets (cpu=0.000s, mem=3073.3M)
[12/27 19:53:15     38s] (I)       Done Read data from FE (cpu=0.000s, mem=3073.3M)
[12/27 19:53:15     38s] (I)       before initializing RouteDB syMemory usage = 3073.3 MB
[12/27 19:53:15     38s] (I)       Build term to term wires: false
[12/27 19:53:15     38s] (I)       Honor MSV route constraint: false
[12/27 19:53:15     38s] (I)       Maximum routing layer  : 2
[12/27 19:53:15     38s] (I)       Minimum routing layer  : 1
[12/27 19:53:15     38s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:15     38s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:15     38s] (I)       Tracks used by clock wire: 0
[12/27 19:53:15     38s] (I)       Reverse direction      : 
[12/27 19:53:15     38s] (I)       Honor partition pin guides: true
[12/27 19:53:15     38s] (I)       Route selected nets only: false
[12/27 19:53:15     38s] (I)       Route secondary PG pins: false
[12/27 19:53:15     38s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:15     38s] (I)       Number threads         : 16
[12/27 19:53:15     38s] (I)       Apply function for special wires: true
[12/27 19:53:15     38s] (I)       Layer by layer blockage reading: true
[12/27 19:53:15     38s] (I)       Offset calculation fix : true
[12/27 19:53:15     38s] (I)       Route stripe layer range: 
[12/27 19:53:15     38s] (I)       Honor partition fences : 
[12/27 19:53:15     38s] (I)       Honor partition pin    : 
[12/27 19:53:15     38s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:15     38s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:15     38s] (I)       build grid graph
[12/27 19:53:15     38s] (I)       build grid graph start
[12/27 19:53:15     38s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:15     38s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:15     38s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:15     38s] (I)       build grid graph end
[12/27 19:53:15     38s] (I)       ===========================================================================
[12/27 19:53:15     38s] (I)       == Report All Rule Vias ==
[12/27 19:53:15     38s] (I)       ===========================================================================
[12/27 19:53:15     38s] (I)        Via Rule : (Default)
[12/27 19:53:15     38s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:15     38s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:15     38s] (I)        1    1 : M2_M1_HV                    4 : M2_M1_1x2_HV_N           
[12/27 19:53:15     38s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:15     38s] (I)       ===========================================================================
[12/27 19:53:15     38s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:15     38s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:15     38s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:15     38s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:15     38s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:15     38s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:15     38s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:15     38s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:15     38s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:15     38s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[12/27 19:53:15     38s] (I)       readDataFromPlaceDB
[12/27 19:53:15     38s] (I)       Read net information..
[12/27 19:53:15     38s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:15     38s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:15     38s] (I)       Start initializing grid graph
[12/27 19:53:15     38s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:15     38s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:15     38s] (I)       End initializing grid graph
[12/27 19:53:15     38s] (I)       Model blockages into capacity
[12/27 19:53:15     38s] (I)       Read Num Blocks=1103  Num Prerouted Wires=9  Num CS=0
[12/27 19:53:15     38s] (I)       Started Modeling ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Started Modeling Layer 1 ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 7
[12/27 19:53:15     38s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Started Modeling Layer 2 ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:15     38s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Number of ignored nets = 1
[12/27 19:53:15     38s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:15     38s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:15     38s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:15     38s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:15     38s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:15     38s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:15     38s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:15     38s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:15     38s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:15     38s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3073.3 MB
[12/27 19:53:15     38s] (I)       Ndr track 0 does not exist
[12/27 19:53:15     38s] (I)       Layer1  viaCost=100.00
[12/27 19:53:15     38s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:15     38s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:15     38s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:15     38s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:15     38s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:15     38s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:15     38s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:15     38s] (I)       Grid                :    16    10     2
[12/27 19:53:15     38s] (I)       Layer numbers       :     1     2
[12/27 19:53:15     38s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:15     38s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:15     38s] (I)       Default wire width  :  1200  1200
[12/27 19:53:15     38s] (I)       Default wire space  :   800   800
[12/27 19:53:15     38s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:15     38s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:15     38s] (I)       First track coord   :  1500  1500
[12/27 19:53:15     38s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:15     38s] (I)       Total num of tracks :   282   462
[12/27 19:53:15     38s] (I)       Num of masks        :     1     1
[12/27 19:53:15     38s] (I)       Num of trim masks   :     0     0
[12/27 19:53:15     38s] (I)       --------------------------------------------------------
[12/27 19:53:15     38s] 
[12/27 19:53:15     38s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:15     38s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:15     38s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:15     38s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:15     38s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:15     38s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:15     38s] [NR-eGR] ========================================
[12/27 19:53:15     38s] [NR-eGR] 
[12/27 19:53:15     38s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:15     38s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:15     38s] (I)       After initializing earlyGlobalRoute syMemory usage = 3073.3 MB
[12/27 19:53:15     38s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Started Global Routing ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       ============= Initialization =============
[12/27 19:53:15     38s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:15     38s] (I)       Started Build MST ( Curr Mem: 3073.32 MB )
[12/27 19:53:15     38s] (I)       Generate topology with 16 threads
[12/27 19:53:15     38s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.32 MB )
[12/27 19:53:15     38s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:15     38s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:15     38s] (I)       ============  Phase 1a Route ============
[12/27 19:53:15     38s] (I)       Started Phase 1a ( Curr Mem: 3081.32 MB )
[12/27 19:53:15     38s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.32 MB )
[12/27 19:53:15     38s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:15     38s] (I)       
[12/27 19:53:15     38s] (I)       ============  Phase 1b Route ============
[12/27 19:53:15     38s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:15     38s] (I)       
[12/27 19:53:15     38s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:15     38s] (I)       ============  Phase 1c Route ============
[12/27 19:53:15     38s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:15     38s] (I)       
[12/27 19:53:15     38s] (I)       ============  Phase 1d Route ============
[12/27 19:53:15     38s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:15     38s] (I)       
[12/27 19:53:15     38s] (I)       ============  Phase 1e Route ============
[12/27 19:53:15     38s] (I)       Started Phase 1e ( Curr Mem: 3097.34 MB )
[12/27 19:53:15     38s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3097.34 MB )
[12/27 19:53:15     38s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:15     38s] (I)       
[12/27 19:53:15     38s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:15     38s] [NR-eGR] 
[12/27 19:53:15     38s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3101.34 MB )
[12/27 19:53:15     38s] (I)       Running layer assignment with 16 threads
[12/27 19:53:15     38s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3074.80 MB )
[12/27 19:53:15     38s] (I)       ============  Phase 1l Route ============
[12/27 19:53:15     38s] (I)       
[12/27 19:53:15     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:15     38s] [NR-eGR]                        OverCon            
[12/27 19:53:15     38s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:15     38s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:15     38s] [NR-eGR] ----------------------------------------------
[12/27 19:53:15     38s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:15     38s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:15     38s] [NR-eGR] ----------------------------------------------
[12/27 19:53:15     38s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:15     38s] [NR-eGR] 
[12/27 19:53:15     38s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3074.80 MB )
[12/27 19:53:15     38s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:15     38s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:15     38s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:15     38s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3074.80 MB )
[12/27 19:53:15     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:3074.8M
[12/27 19:53:15     38s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:15     38s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:53:15     38s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:15     38s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:53:15     38s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:15     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:53:15     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:53:15     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:3074.8M
[12/27 19:53:15     38s] Starting delay calculation for Setup views
[12/27 19:53:15     38s] #################################################################################
[12/27 19:53:15     38s] # Design Stage: PreRoute
[12/27 19:53:15     38s] # Design Name: half_adder
[12/27 19:53:15     38s] # Design Mode: 250nm
[12/27 19:53:15     38s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:15     38s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:15     38s] # Signoff Settings: SI Off 
[12/27 19:53:15     38s] #################################################################################
[12/27 19:53:15     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 3072.8M, InitMEM = 3072.8M)
[12/27 19:53:15     38s] Calculate delays in Single mode...
[12/27 19:53:15     38s] Start delay calculation (fullDC) (16 T). (MEM=3072.79)
[12/27 19:53:15     38s] End AAE Lib Interpolated Model. (MEM=3089 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:15     38s] Total number of fetched objects 14
[12/27 19:53:15     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:15     38s] End delay calculation. (MEM=3093.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:15     38s] End delay calculation (fullDC). (MEM=3093.18 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 19:53:15     38s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3093.2M) ***
[12/27 19:53:15     38s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:38.4 mem=3061.2M)
[12/27 19:53:15     38s] Reported timing to dir ./timingReports
[12/27 19:53:15     38s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1384.4M, totSessionCpu=0:00:38 **
[12/27 19:53:15     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2909.2M
[12/27 19:53:15     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:2909.2M
[12/27 19:53:16     38s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1385.8M, totSessionCpu=0:00:38 **
[12/27 19:53:16     38s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/27 19:53:16     38s] Type 'man IMPOPT-3195' for more detail.
[12/27 19:53:16     38s] *** Finished optDesign ***
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.1 real=0:00:12.7)
[12/27 19:53:16     38s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 19:53:16     38s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/27 19:53:16     38s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.5 real=0:00:00.5)
[12/27 19:53:16     38s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[12/27 19:53:16     38s] Info: pop threads available for lower-level modules during optimization.
[12/27 19:53:16     38s] Deleting Lib Analyzer.
[12/27 19:53:16     38s] Info: Destroy the CCOpt slew target map.
[12/27 19:53:16     38s] clean pInstBBox. size 0
[12/27 19:53:16     38s] External - optDesign -ccopt done. (took cpu=0:00:11.5 real=0:00:09.9)
[12/27 19:53:16     38s] Running CCOpt done.
[12/27 19:53:16     38s] Set place::cacheFPlanSiteMark to 0
[12/27 19:53:16     38s] All LLGs are deleted
[12/27 19:53:16     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2941.1M
[12/27 19:53:16     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2941.1M
[12/27 19:53:16     38s] Runtime done. (took cpu=0:00:13.8 real=0:00:12.2)
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] *** Summary of all messages that are not suppressed in this session:
[12/27 19:53:16     38s] Severity  ID               Count  Summary                                  
[12/27 19:53:16     38s] WARNING   IMPEXT-6197         10  The Cap table file is not specified. Thi...
[12/27 19:53:16     38s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/27 19:53:16     38s] ERROR     IMPSP-372            6  Found mismatched FollowPin in rows. Swit...
[12/27 19:53:16     38s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/27 19:53:16     38s] WARNING   IMPCCOPT-2351        6  Instance '%s' has excessive cell halos h...
[12/27 19:53:16     38s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[12/27 19:53:16     38s] WARNING   IMPCCOPT-1261       25  The skew target of %s for %s is too smal...
[12/27 19:53:16     38s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/27 19:53:16     38s] *** Message Summary: 47 warning(s), 6 error(s)
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] =============================================================================================
[12/27 19:53:16     38s]  Final TAT Report for ccopt_design
[12/27 19:53:16     38s] =============================================================================================
[12/27 19:53:16     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:16     38s] ---------------------------------------------------------------------------------------------
[12/27 19:53:16     38s] [ GlobalOpt              ]      1   0:00:01.6  (  12.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/27 19:53:16     38s] [ DrvOpt                 ]      2   0:00:00.9  (   7.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/27 19:53:16     38s] [ AreaOpt                ]      2   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:53:16     38s] [ ViewPruning            ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.1
[12/27 19:53:16     38s] [ IncrReplace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:53:16     38s] [ RefinePlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 19:53:16     38s] [ TimingUpdate           ]      5   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.1
[12/27 19:53:16     38s] [ FullDelayCalc          ]      3   0:00:00.5  (   4.5 % )     0:00:00.5 /  0:00:00.6    1.1
[12/27 19:53:16     38s] [ TimingReport           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.4
[12/27 19:53:16     38s] [ DrvReport              ]      3   0:00:01.2  (  10.0 % )     0:00:01.2 /  0:00:00.0    0.0
[12/27 19:53:16     38s] [ MISC                   ]          0:00:07.5  (  61.4 % )     0:00:07.5 /  0:00:08.9    1.2
[12/27 19:53:16     38s] ---------------------------------------------------------------------------------------------
[12/27 19:53:16     38s]  ccopt_design TOTAL                 0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:12.6    1.0
[12/27 19:53:16     38s] ---------------------------------------------------------------------------------------------
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] #% End ccopt_design (date=12/27 19:53:16, total cpu=0:00:12.6, real=0:00:12.0, peak res=1520.2M, current mem=1364.1M)
[12/27 19:53:16     38s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/27 19:53:16     38s] <CMD> optDesign -postCTS
[12/27 19:53:16     38s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1364.1M, totSessionCpu=0:00:39 **
[12/27 19:53:16     38s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 19:53:16     38s] Need call spDPlaceInit before registerPrioInstLoc.
[12/27 19:53:16     38s] GigaOpt running with 16 threads.
[12/27 19:53:16     38s] Info: 16 threads available for lower-level modules during optimization.
[12/27 19:53:16     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2923.1M
[12/27 19:53:16     38s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:16     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2923.1M
[12/27 19:53:16     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2923.1M
[12/27 19:53:16     38s] Core basic site is CoreSite
[12/27 19:53:16     38s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:16     38s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:16     38s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:16     38s] SiteArray: use 57,344 bytes
[12/27 19:53:16     38s] SiteArray: current memory after site array memory allocation 2923.1M
[12/27 19:53:16     38s] SiteArray: FP blocked sites are writable
[12/27 19:53:16     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:16     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2923.1M
[12/27 19:53:16     38s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:16     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:2924.6M
[12/27 19:53:16     38s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:16     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2924.6M
[12/27 19:53:16     38s] OPERPROF:     Starting CMU at level 3, MEM:2924.6M
[12/27 19:53:16     38s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2924.6M
[12/27 19:53:16     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:2924.6M
[12/27 19:53:16     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2924.6MB).
[12/27 19:53:16     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.008, MEM:2924.6M
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] Creating Lib Analyzer ...
[12/27 19:53:16     38s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:16     38s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:16     38s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.5 mem=2928.6M
[12/27 19:53:16     38s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.5 mem=2928.6M
[12/27 19:53:16     38s] Creating Lib Analyzer, finished. 
[12/27 19:53:16     38s] Effort level <high> specified for reg2reg path_group
[12/27 19:53:16     38s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1377.1M, totSessionCpu=0:00:39 **
[12/27 19:53:16     38s] *** optDesign -postCTS ***
[12/27 19:53:16     38s] DRC Margin: user margin 0.0; extra margin 0.2
[12/27 19:53:16     38s] Hold Target Slack: user slack 0
[12/27 19:53:16     38s] Setup Target Slack: user slack 0; extra slack 0.0
[12/27 19:53:16     38s] setUsefulSkewMode -ecoRoute false
[12/27 19:53:16     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2906.6M
[12/27 19:53:16     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:2906.6M
[12/27 19:53:16     38s] Multi-VT timing optimization disabled based on library information.
[12/27 19:53:16     38s] Deleting Cell Server ...
[12/27 19:53:16     38s] Deleting Lib Analyzer.
[12/27 19:53:16     38s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:16     38s] Summary for sequential cells identification: 
[12/27 19:53:16     38s]   Identified SBFF number: 1
[12/27 19:53:16     38s]   Identified MBFF number: 0
[12/27 19:53:16     38s]   Identified SB Latch number: 0
[12/27 19:53:16     38s]   Identified MB Latch number: 0
[12/27 19:53:16     38s]   Not identified SBFF number: 0
[12/27 19:53:16     38s]   Not identified MBFF number: 0
[12/27 19:53:16     38s]   Not identified SB Latch number: 0
[12/27 19:53:16     38s]   Not identified MB Latch number: 0
[12/27 19:53:16     38s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:16     38s]  Visiting view : func_typical
[12/27 19:53:16     38s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:16     38s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:16     38s]  Visiting view : func_typical
[12/27 19:53:16     38s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:16     38s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:16     38s]  Setting StdDelay to 3090452.80
[12/27 19:53:16     38s] Creating Cell Server, finished. 
[12/27 19:53:16     38s] 
[12/27 19:53:16     38s] Deleting Cell Server ...
[12/27 19:53:16     38s] All LLGs are deleted
[12/27 19:53:16     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2906.6M
[12/27 19:53:16     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2906.6M
[12/27 19:53:16     38s] Start to check current routing status for nets...
[12/27 19:53:16     38s] Using hname+ instead name for net compare
[12/27 19:53:16     38s] Activating lazyNetListOrdering
[12/27 19:53:16     38s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[12/27 19:53:16     38s] All nets are already routed correctly.
[12/27 19:53:16     38s] End to check current routing status for nets (mem=2938.6M)
[12/27 19:53:16     38s] Compute RC Scale Done ...
[12/27 19:53:16     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2974.5M
[12/27 19:53:16     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2974.5M
[12/27 19:53:16     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2974.6M
[12/27 19:53:16     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.004, MEM:2974.6M
[12/27 19:53:16     38s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:2974.6M
[12/27 19:53:16     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.006, MEM:2974.6M
[12/27 19:53:16     38s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1390.5M, totSessionCpu=0:00:39 **
[12/27 19:53:16     38s] ** INFO : this run is activating 'allEndPoints' option
[12/27 19:53:16     38s] ** INFO : the automation is 'placeOptPostCts'
[12/27 19:53:16     38s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:16     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.7 mem=2945.4M
[12/27 19:53:16     38s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 19:53:16     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2945.4M
[12/27 19:53:16     38s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:16     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2945.4M
[12/27 19:53:16     38s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:16     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2945.4M
[12/27 19:53:16     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2945.4MB).
[12/27 19:53:16     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2945.4M
[12/27 19:53:16     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.7 mem=2945.4M
[12/27 19:53:16     38s] #optDebug: fT-E <X 2 0 0 1>
[12/27 19:53:17     38s] *** Starting optimizing excluded clock nets MEM= 2945.4M) ***
[12/27 19:53:17     38s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2945.4M) ***
[12/27 19:53:17     38s] *** Starting optimizing excluded clock nets MEM= 2945.4M) ***
[12/27 19:53:17     38s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2945.4M) ***
[12/27 19:53:17     38s] Info: Done creating the CCOpt slew target map.
[12/27 19:53:17     38s] Begin: GigaOpt high fanout net optimization
[12/27 19:53:17     38s] GigaOpt HFN: use maxLocalDensity 1.2
[12/27 19:53:17     38s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/27 19:53:17     38s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:17     38s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:17     38s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:38.7/0:01:47.8 (0.4), mem = 2945.4M
[12/27 19:53:17     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.10
[12/27 19:53:17     38s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:17     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.7 mem=2953.4M
[12/27 19:53:17     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2953.4M
[12/27 19:53:17     38s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:17     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2953.4M
[12/27 19:53:17     38s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:17     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2953.4M
[12/27 19:53:17     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2953.4MB).
[12/27 19:53:17     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:2953.4M
[12/27 19:53:17     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.7 mem=2954.9M
[12/27 19:53:17     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.7 mem=2954.9M
[12/27 19:53:17     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.7 mem=2954.9M
[12/27 19:53:17     38s] 
[12/27 19:53:17     38s] Creating Lib Analyzer ...
[12/27 19:53:17     38s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:17     38s] Summary for sequential cells identification: 
[12/27 19:53:17     38s]   Identified SBFF number: 1
[12/27 19:53:17     38s]   Identified MBFF number: 0
[12/27 19:53:17     38s]   Identified SB Latch number: 0
[12/27 19:53:17     38s]   Identified MB Latch number: 0
[12/27 19:53:17     38s]   Not identified SBFF number: 0
[12/27 19:53:17     38s]   Not identified MBFF number: 0
[12/27 19:53:17     38s]   Not identified SB Latch number: 0
[12/27 19:53:17     38s]   Not identified MB Latch number: 0
[12/27 19:53:17     38s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:17     38s]  Visiting view : func_typical
[12/27 19:53:17     38s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:17     38s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:17     38s]  Visiting view : func_typical
[12/27 19:53:17     38s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:17     38s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:17     38s]  Setting StdDelay to 3090452.80
[12/27 19:53:17     38s] Creating Cell Server, finished. 
[12/27 19:53:17     38s] 
[12/27 19:53:17     38s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:17     38s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:17     38s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:17     38s] 
[12/27 19:53:17     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.8 mem=2954.9M
[12/27 19:53:17     38s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.8 mem=2954.9M
[12/27 19:53:17     38s] Creating Lib Analyzer, finished. 
[12/27 19:53:17     38s] 
[12/27 19:53:17     38s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:17     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.8 mem=2954.9M
[12/27 19:53:17     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.8 mem=2954.9M
[12/27 19:53:17     39s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:53:17     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.10
[12/27 19:53:17     39s] *** DrvOpt [finish] : cpu/real = 0:00:00.5/0:00:00.4 (1.0), totSession cpu/real = 0:00:39.2/0:01:48.2 (0.4), mem = 2953.4M
[12/27 19:53:17     39s] 
[12/27 19:53:17     39s] =============================================================================================
[12/27 19:53:17     39s]  Step TAT Report for DrvOpt #4
[12/27 19:53:17     39s] =============================================================================================
[12/27 19:53:17     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:17     39s] ---------------------------------------------------------------------------------------------
[12/27 19:53:17     39s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:17     39s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:17     39s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:17     39s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.8
[12/27 19:53:17     39s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:53:17     39s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:17     39s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:17     39s] [ MISC                   ]          0:00:00.4  (  90.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:53:17     39s] ---------------------------------------------------------------------------------------------
[12/27 19:53:17     39s]  DrvOpt #4 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.0
[12/27 19:53:17     39s] ---------------------------------------------------------------------------------------------
[12/27 19:53:17     39s] 
[12/27 19:53:17     39s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/27 19:53:17     39s] End: GigaOpt high fanout net optimization
[12/27 19:53:17     39s] Deleting Lib Analyzer.
[12/27 19:53:17     39s] Begin: GigaOpt Global Optimization
[12/27 19:53:17     39s] *info: use new DP (enabled)
[12/27 19:53:17     39s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/27 19:53:17     39s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:17     39s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:17     39s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:39.2/0:01:48.2 (0.4), mem = 2953.4M
[12/27 19:53:17     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.11
[12/27 19:53:17     39s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:17     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.2 mem=2953.4M
[12/27 19:53:17     39s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 19:53:17     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:2953.4M
[12/27 19:53:17     39s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:17     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2953.4M
[12/27 19:53:17     39s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:17     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2953.4M
[12/27 19:53:17     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2953.4MB).
[12/27 19:53:17     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:2953.4M
[12/27 19:53:17     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.2 mem=2954.9M
[12/27 19:53:17     39s] 
[12/27 19:53:17     39s] Creating Lib Analyzer ...
[12/27 19:53:17     39s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:17     39s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:17     39s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:17     39s] 
[12/27 19:53:17     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.2 mem=2954.9M
[12/27 19:53:17     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.2 mem=2954.9M
[12/27 19:53:17     39s] Creating Lib Analyzer, finished. 
[12/27 19:53:17     39s] 
[12/27 19:53:17     39s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:17     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.2 mem=2954.9M
[12/27 19:53:17     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.2 mem=2954.9M
[12/27 19:53:18     40s] *info: 1 clock net excluded
[12/27 19:53:18     40s] *info: 2 special nets excluded.
[12/27 19:53:18     40s] *info: 2 no-driver nets excluded.
[12/27 19:53:18     40s] *info: 1 net with fixed/cover wires excluded.
[12/27 19:53:19     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3438.3M
[12/27 19:53:19     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3438.3M
[12/27 19:53:19     40s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/27 19:53:19     40s] Info: End MT loop @oiCellDelayCachingJob.
[12/27 19:53:19     40s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/27 19:53:19     40s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:53:19     40s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
[12/27 19:53:19     40s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:53:19     40s] |   0.000|   0.000|    12.04%|   0:00:00.0| 3439.3M|func_typical|       NA| NA          |
[12/27 19:53:19     40s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3439.3M) ***
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3439.3M) ***
[12/27 19:53:19     40s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/27 19:53:19     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.11
[12/27 19:53:19     40s] *** SetupOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:40.7/0:01:49.8 (0.4), mem = 3031.4M
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] =============================================================================================
[12/27 19:53:19     40s]  Step TAT Report for GlobalOpt #3
[12/27 19:53:19     40s] =============================================================================================
[12/27 19:53:19     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:19     40s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:19     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    7.9
[12/27 19:53:19     40s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[12/27 19:53:19     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:53:19     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ TransformInit          ]      1   0:00:01.5  (  95.5 % )     0:00:01.5 /  0:00:01.5    1.0
[12/27 19:53:19     40s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 19:53:19     40s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     40s]  GlobalOpt #3 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/27 19:53:19     40s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] End: GigaOpt Global Optimization
[12/27 19:53:19     40s] Deleting Lib Analyzer.
[12/27 19:53:19     40s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[12/27 19:53:19     40s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:19     40s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:19     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.8 mem=2985.4M
[12/27 19:53:19     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.8 mem=2985.4M
[12/27 19:53:19     40s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/27 19:53:19     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:19     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.8 mem=3361.3M
[12/27 19:53:19     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:3361.3M
[12/27 19:53:19     40s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:19     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3361.3M
[12/27 19:53:19     40s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:19     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3361.3M
[12/27 19:53:19     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3361.3MB).
[12/27 19:53:19     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:3361.3M
[12/27 19:53:19     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.8 mem=3393.3M
[12/27 19:53:19     40s] Begin: Area Reclaim Optimization
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] Creating Lib Analyzer ...
[12/27 19:53:19     40s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:19     40s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:19     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.8 mem=3395.3M
[12/27 19:53:19     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.8 mem=3395.3M
[12/27 19:53:19     40s] Creating Lib Analyzer, finished. 
[12/27 19:53:19     40s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:40.8/0:01:49.9 (0.4), mem = 3395.3M
[12/27 19:53:19     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.12
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:19     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.8 mem=3395.3M
[12/27 19:53:19     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.8 mem=3395.3M
[12/27 19:53:19     40s] Usable buffer cells for single buffer setup transform:
[12/27 19:53:19     40s] BUFD2 BUFD4 BUFD8 
[12/27 19:53:19     40s] Number of usable buffer cells above: 3
[12/27 19:53:19     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3395.3M
[12/27 19:53:19     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3395.3M
[12/27 19:53:19     40s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:19     40s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:19     40s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/27 19:53:19     40s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:19     40s] |    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3395.3M|
[12/27 19:53:19     40s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3528.9M|
[12/27 19:53:19     40s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:19     40s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3528.9M|
[12/27 19:53:19     40s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3662.4M|
[12/27 19:53:19     40s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3700.6M|
[12/27 19:53:19     40s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:19     40s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3700.6M|
[12/27 19:53:19     40s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:19     40s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/27 19:53:19     40s] --------------------------------------------------------------
[12/27 19:53:19     40s] |                                   | Total     | Sequential |
[12/27 19:53:19     40s] --------------------------------------------------------------
[12/27 19:53:19     40s] | Num insts resized                 |       0  |       0    |
[12/27 19:53:19     40s] | Num insts undone                  |       0  |       0    |
[12/27 19:53:19     40s] | Num insts Downsized               |       0  |       0    |
[12/27 19:53:19     40s] | Num insts Samesized               |       0  |       0    |
[12/27 19:53:19     40s] | Num insts Upsized                 |       0  |       0    |
[12/27 19:53:19     40s] | Num multiple commits+uncommits    |       0  |       -    |
[12/27 19:53:19     40s] --------------------------------------------------------------
[12/27 19:53:19     40s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/27 19:53:19     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.12
[12/27 19:53:19     40s] *** AreaOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:00:41.0/0:01:50.0 (0.4), mem = 3700.6M
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] =============================================================================================
[12/27 19:53:19     40s]  Step TAT Report for AreaOpt #4
[12/27 19:53:19     40s] =============================================================================================
[12/27 19:53:19     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:19     40s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  14.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:19     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    3.6
[12/27 19:53:19     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:53:19     40s] [ OptGetWeight           ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ OptEval                ]     12   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    7.2
[12/27 19:53:19     40s] [ OptCommit              ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ PostCommitDelayCalc    ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     40s] [ MISC                   ]          0:00:00.1  (  77.9 % )     0:00:00.1 /  0:00:00.2    1.0
[12/27 19:53:19     40s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     40s]  AreaOpt #4 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/27 19:53:19     40s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     40s] 
[12/27 19:53:19     40s] Executing incremental physical updates
[12/27 19:53:19     40s] Executing incremental physical updates
[12/27 19:53:19     40s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3700.6M
[12/27 19:53:19     40s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3700.6M
[12/27 19:53:19     40s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:19     40s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3700.6M
[12/27 19:53:19     40s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:19     40s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3700.6M
[12/27 19:53:19     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3700.6MB).
[12/27 19:53:19     40s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:3700.6M
[12/27 19:53:19     40s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:3700.6M
[12/27 19:53:19     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.10
[12/27 19:53:19     40s] OPERPROF: Starting RefinePlace at level 1, MEM:3700.6M
[12/27 19:53:19     40s] *** Starting refinePlace (0:00:41.0 mem=3700.6M) ***
[12/27 19:53:19     40s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:19     40s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     40s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3700.6M
[12/27 19:53:19     40s] Starting refinePlace ...
[12/27 19:53:19     40s] ** Cut row section cpu time 0:00:00.0.
[12/27 19:53:19     40s]    Spread Effort: high, pre-route mode, useDDP on.
[12/27 19:53:19     40s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3700.6MB) @(0:00:41.0 - 0:00:41.0).
[12/27 19:53:19     40s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     40s] wireLenOptFixPriorityInst 2 inst fixed
[12/27 19:53:19     40s] tweakage running in 16 threads.
[12/27 19:53:19     41s] Placement tweakage begins.
[12/27 19:53:19     41s] wire length = 4.337e+04
[12/27 19:53:19     41s] wire length = 4.337e+04
[12/27 19:53:19     41s] Placement tweakage ends.
[12/27 19:53:19     41s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:53:19     41s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     41s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3700.6MB) @(0:00:41.0 - 0:00:41.0).
[12/27 19:53:19     41s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     41s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3700.6MB
[12/27 19:53:19     41s] Statistics of distance of Instance movement in refine placement:
[12/27 19:53:19     41s]   maximum (X+Y) =         0.00 um
[12/27 19:53:19     41s]   mean    (X+Y) =         0.00 um
[12/27 19:53:19     41s] Summary Report:
[12/27 19:53:19     41s] Instances move: 0 (out of 8 movable)
[12/27 19:53:19     41s] Instances flipped: 0
[12/27 19:53:19     41s] Mean displacement: 0.00 um
[12/27 19:53:19     41s] Max displacement: 0.00 um 
[12/27 19:53:19     41s] Total instances moved : 0
[12/27 19:53:19     41s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:3700.6M
[12/27 19:53:19     41s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:19     41s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3700.6MB
[12/27 19:53:19     41s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3700.6MB) @(0:00:41.0 - 0:00:41.0).
[12/27 19:53:19     41s] *** Finished refinePlace (0:00:41.0 mem=3700.6M) ***
[12/27 19:53:19     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.10
[12/27 19:53:19     41s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.012, MEM:3700.6M
[12/27 19:53:19     41s] Ripped up 0 affected routes.
[12/27 19:53:19     41s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2988.67M, totSessionCpu=0:00:41).
[12/27 19:53:19     41s] All LLGs are deleted
[12/27 19:53:19     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2988.7M
[12/27 19:53:19     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2988.6M
[12/27 19:53:19     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.0 mem=2988.6M
[12/27 19:53:19     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.0 mem=2988.6M
[12/27 19:53:19     41s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Started Loading and Dumping File ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Reading DB...
[12/27 19:53:19     41s] (I)       Read data from FE... (mem=2988.6M)
[12/27 19:53:19     41s] (I)       Read nodes and places... (mem=2988.6M)
[12/27 19:53:19     41s] (I)       Done Read nodes and places (cpu=0.000s, mem=2988.6M)
[12/27 19:53:19     41s] (I)       Read nets... (mem=2988.6M)
[12/27 19:53:19     41s] (I)       Done Read nets (cpu=0.000s, mem=2988.6M)
[12/27 19:53:19     41s] (I)       Done Read data from FE (cpu=0.000s, mem=2988.6M)
[12/27 19:53:19     41s] (I)       before initializing RouteDB syMemory usage = 2988.6 MB
[12/27 19:53:19     41s] (I)       Honor MSV route constraint: false
[12/27 19:53:19     41s] (I)       Maximum routing layer  : 2
[12/27 19:53:19     41s] (I)       Minimum routing layer  : 1
[12/27 19:53:19     41s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:19     41s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:19     41s] (I)       Tracks used by clock wire: 0
[12/27 19:53:19     41s] (I)       Reverse direction      : 
[12/27 19:53:19     41s] (I)       Honor partition pin guides: true
[12/27 19:53:19     41s] (I)       Route selected nets only: false
[12/27 19:53:19     41s] (I)       Route secondary PG pins: false
[12/27 19:53:19     41s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:19     41s] (I)       Number threads         : 16
[12/27 19:53:19     41s] (I)       Apply function for special wires: true
[12/27 19:53:19     41s] (I)       Layer by layer blockage reading: true
[12/27 19:53:19     41s] (I)       Offset calculation fix : true
[12/27 19:53:19     41s] (I)       Route stripe layer range: 
[12/27 19:53:19     41s] (I)       Honor partition fences : 
[12/27 19:53:19     41s] (I)       Honor partition pin    : 
[12/27 19:53:19     41s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:19     41s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:19     41s] (I)       build grid graph
[12/27 19:53:19     41s] (I)       build grid graph start
[12/27 19:53:19     41s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:19     41s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:19     41s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:19     41s] (I)       build grid graph end
[12/27 19:53:19     41s] (I)       ===========================================================================
[12/27 19:53:19     41s] (I)       == Report All Rule Vias ==
[12/27 19:53:19     41s] (I)       ===========================================================================
[12/27 19:53:19     41s] (I)        Via Rule : (Default)
[12/27 19:53:19     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:19     41s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:19     41s] (I)        1    1 : M2_M1_HV                    4 : M2_M1_1x2_HV_N           
[12/27 19:53:19     41s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:19     41s] (I)       ===========================================================================
[12/27 19:53:19     41s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:19     41s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:19     41s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:19     41s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:19     41s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:19     41s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:19     41s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:19     41s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:19     41s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:19     41s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[12/27 19:53:19     41s] (I)       readDataFromPlaceDB
[12/27 19:53:19     41s] (I)       Read net information..
[12/27 19:53:19     41s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:19     41s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:19     41s] (I)       Start initializing grid graph
[12/27 19:53:19     41s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:19     41s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:19     41s] (I)       End initializing grid graph
[12/27 19:53:19     41s] (I)       Model blockages into capacity
[12/27 19:53:19     41s] (I)       Read Num Blocks=1103  Num Prerouted Wires=9  Num CS=0
[12/27 19:53:19     41s] (I)       Started Modeling ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Started Modeling Layer 1 ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 7
[12/27 19:53:19     41s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Started Modeling Layer 2 ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:19     41s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Number of ignored nets = 1
[12/27 19:53:19     41s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:19     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:19     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2988.6 MB
[12/27 19:53:19     41s] (I)       Ndr track 0 does not exist
[12/27 19:53:19     41s] (I)       Layer1  viaCost=100.00
[12/27 19:53:19     41s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:19     41s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:19     41s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:19     41s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:19     41s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:19     41s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:19     41s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:19     41s] (I)       Grid                :    16    10     2
[12/27 19:53:19     41s] (I)       Layer numbers       :     1     2
[12/27 19:53:19     41s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:19     41s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:19     41s] (I)       Default wire width  :  1200  1200
[12/27 19:53:19     41s] (I)       Default wire space  :   800   800
[12/27 19:53:19     41s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:19     41s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:19     41s] (I)       First track coord   :  1500  1500
[12/27 19:53:19     41s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:19     41s] (I)       Total num of tracks :   282   462
[12/27 19:53:19     41s] (I)       Num of masks        :     1     1
[12/27 19:53:19     41s] (I)       Num of trim masks   :     0     0
[12/27 19:53:19     41s] (I)       --------------------------------------------------------
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:19     41s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:19     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:19     41s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:19     41s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:19     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:19     41s] [NR-eGR] ========================================
[12/27 19:53:19     41s] [NR-eGR] 
[12/27 19:53:19     41s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:19     41s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:19     41s] (I)       After initializing earlyGlobalRoute syMemory usage = 2988.6 MB
[12/27 19:53:19     41s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Started Global Routing ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       ============= Initialization =============
[12/27 19:53:19     41s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:19     41s] (I)       Started Build MST ( Curr Mem: 2988.61 MB )
[12/27 19:53:19     41s] (I)       Generate topology with 16 threads
[12/27 19:53:19     41s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2996.62 MB )
[12/27 19:53:19     41s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:19     41s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:19     41s] (I)       ============  Phase 1a Route ============
[12/27 19:53:19     41s] (I)       Started Phase 1a ( Curr Mem: 2996.62 MB )
[12/27 19:53:19     41s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3004.63 MB )
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       ============  Phase 1b Route ============
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:19     41s] (I)       ============  Phase 1c Route ============
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       ============  Phase 1d Route ============
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       ============  Phase 1e Route ============
[12/27 19:53:19     41s] (I)       Started Phase 1e ( Curr Mem: 3012.64 MB )
[12/27 19:53:19     41s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3012.64 MB )
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:19     41s] [NR-eGR] 
[12/27 19:53:19     41s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3009.38 MB )
[12/27 19:53:19     41s] (I)       Running layer assignment with 16 threads
[12/27 19:53:19     41s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2990.10 MB )
[12/27 19:53:19     41s] (I)       ============  Phase 1l Route ============
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:19     41s] [NR-eGR]                        OverCon            
[12/27 19:53:19     41s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:19     41s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:19     41s] [NR-eGR] ----------------------------------------------
[12/27 19:53:19     41s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:19     41s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:19     41s] [NR-eGR] ----------------------------------------------
[12/27 19:53:19     41s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:19     41s] [NR-eGR] 
[12/27 19:53:19     41s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2990.10 MB )
[12/27 19:53:19     41s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:19     41s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:19     41s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:19     41s] (I)       ============= track Assignment ============
[12/27 19:53:19     41s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2990.10 MB )
[12/27 19:53:19     41s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2990.10 MB )
[12/27 19:53:19     41s] (I)       Started Greedy Track Assignment ( Curr Mem: 2990.10 MB )
[12/27 19:53:19     41s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:19     41s] (I)       Running track assignment with 16 threads
[12/27 19:53:19     41s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2990.10 MB )
[12/27 19:53:19     41s] (I)       Run Multi-thread track assignment
[12/27 19:53:19     41s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2990.10 MB )
[12/27 19:53:19     41s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:19     41s] [NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[12/27 19:53:19     41s] [NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[12/27 19:53:19     41s] [NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[12/27 19:53:19     41s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:19     41s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:53:19     41s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:19     41s] Saved RC grid cleaned up.
[12/27 19:53:19     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2975.89 MB )
[12/27 19:53:19     41s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:19     41s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:19     41s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:19     41s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:19     41s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:19     41s] RCMode: PreRoute
[12/27 19:53:19     41s]       RC Corner Indexes            0   
[12/27 19:53:19     41s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:19     41s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:19     41s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:19     41s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:19     41s] Shrink Factor                : 1.00000
[12/27 19:53:19     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:19     41s] LayerId::1 widthSet size::1
[12/27 19:53:19     41s] LayerId::2 widthSet size::1
[12/27 19:53:19     41s] Updating RC grid for preRoute extraction ...
[12/27 19:53:19     41s] Initializing multi-corner resistance tables ...
[12/27 19:53:19     41s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:19     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2975.895M)
[12/27 19:53:19     41s] Compute RC Scale Done ...
[12/27 19:53:19     41s] #################################################################################
[12/27 19:53:19     41s] # Design Stage: PreRoute
[12/27 19:53:19     41s] # Design Name: half_adder
[12/27 19:53:19     41s] # Design Mode: 250nm
[12/27 19:53:19     41s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:19     41s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:19     41s] # Signoff Settings: SI Off 
[12/27 19:53:19     41s] #################################################################################
[12/27 19:53:19     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 2973.9M, InitMEM = 2973.9M)
[12/27 19:53:19     41s] Calculate delays in Single mode...
[12/27 19:53:19     41s] Start delay calculation (fullDC) (16 T). (MEM=2973.89)
[12/27 19:53:19     41s] End AAE Lib Interpolated Model. (MEM=2990.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:19     41s] Total number of fetched objects 14
[12/27 19:53:19     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:19     41s] End delay calculation. (MEM=3144.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:19     41s] End delay calculation (fullDC). (MEM=3144.98 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 19:53:19     41s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3145.0M) ***
[12/27 19:53:19     41s] OPERPROF: Starting HotSpotCal at level 1, MEM:2961.0M
[12/27 19:53:19     41s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:19     41s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:53:19     41s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:19     41s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:53:19     41s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:19     41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:53:19     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:53:19     41s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2993.0M
[12/27 19:53:19     41s] Deleting Lib Analyzer.
[12/27 19:53:19     41s] **INFO: Flow update: Design timing is met.
[12/27 19:53:19     41s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/27 19:53:19     41s] **INFO: Flow update: Design timing is met.
[12/27 19:53:19     41s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/27 19:53:19     41s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:19     41s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:19     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.4 mem=2989.0M
[12/27 19:53:19     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.4 mem=2989.0M
[12/27 19:53:19     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:19     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.4 mem=3364.9M
[12/27 19:53:19     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:3364.9M
[12/27 19:53:19     41s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:19     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3364.9M
[12/27 19:53:19     41s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3364.9M
[12/27 19:53:19     41s] Core basic site is CoreSite
[12/27 19:53:19     41s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:19     41s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:19     41s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:19     41s] SiteArray: use 57,344 bytes
[12/27 19:53:19     41s] SiteArray: current memory after site array memory allocation 3364.9M
[12/27 19:53:19     41s] SiteArray: FP blocked sites are writable
[12/27 19:53:19     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:19     41s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3364.9M
[12/27 19:53:19     41s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:19     41s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:3396.9M
[12/27 19:53:19     41s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:19     41s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:3396.9M
[12/27 19:53:19     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:3396.9M
[12/27 19:53:19     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3396.9MB).
[12/27 19:53:19     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:3396.9M
[12/27 19:53:19     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.4 mem=3396.9M
[12/27 19:53:19     41s] Begin: Area Reclaim Optimization
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] Creating Lib Analyzer ...
[12/27 19:53:19     41s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:19     41s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:19     41s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.4 mem=3400.9M
[12/27 19:53:19     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.4 mem=3400.9M
[12/27 19:53:19     41s] Creating Lib Analyzer, finished. 
[12/27 19:53:19     41s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:41.4/0:01:50.4 (0.4), mem = 3400.9M
[12/27 19:53:19     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.13
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:19     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.4 mem=3400.9M
[12/27 19:53:19     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.4 mem=3400.9M
[12/27 19:53:19     41s] Usable buffer cells for single buffer setup transform:
[12/27 19:53:19     41s] BUFD2 BUFD4 BUFD8 
[12/27 19:53:19     41s] Number of usable buffer cells above: 3
[12/27 19:53:19     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3400.9M
[12/27 19:53:19     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3400.9M
[12/27 19:53:19     41s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:19     41s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:19     41s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/27 19:53:19     41s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:19     41s] |    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3400.9M|
[12/27 19:53:19     41s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3534.5M|
[12/27 19:53:19     41s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:19     41s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3534.5M|
[12/27 19:53:19     41s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3649.0M|
[12/27 19:53:19     41s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3706.2M|
[12/27 19:53:19     41s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 19:53:19     41s] |    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3706.2M|
[12/27 19:53:19     41s] +----------+---------+--------+--------+------------+--------+
[12/27 19:53:19     41s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/27 19:53:19     41s] --------------------------------------------------------------
[12/27 19:53:19     41s] |                                   | Total     | Sequential |
[12/27 19:53:19     41s] --------------------------------------------------------------
[12/27 19:53:19     41s] | Num insts resized                 |       0  |       0    |
[12/27 19:53:19     41s] | Num insts undone                  |       0  |       0    |
[12/27 19:53:19     41s] | Num insts Downsized               |       0  |       0    |
[12/27 19:53:19     41s] | Num insts Samesized               |       0  |       0    |
[12/27 19:53:19     41s] | Num insts Upsized                 |       0  |       0    |
[12/27 19:53:19     41s] | Num multiple commits+uncommits    |       0  |       -    |
[12/27 19:53:19     41s] --------------------------------------------------------------
[12/27 19:53:19     41s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/27 19:53:19     41s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:3706.2M
[12/27 19:53:19     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.11
[12/27 19:53:19     41s] OPERPROF: Starting RefinePlace at level 1, MEM:3706.2M
[12/27 19:53:19     41s] *** Starting refinePlace (0:00:41.6 mem=3706.2M) ***
[12/27 19:53:19     41s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:19     41s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     41s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3706.2M
[12/27 19:53:19     41s] Starting refinePlace ...
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 19:53:19     41s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     41s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3706.2MB) @(0:00:41.6 - 0:00:41.6).
[12/27 19:53:19     41s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:53:19     41s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3706.2MB
[12/27 19:53:19     41s] Statistics of distance of Instance movement in refine placement:
[12/27 19:53:19     41s]   maximum (X+Y) =         0.00 um
[12/27 19:53:19     41s]   mean    (X+Y) =         0.00 um
[12/27 19:53:19     41s] Summary Report:
[12/27 19:53:19     41s] Instances move: 0 (out of 8 movable)
[12/27 19:53:19     41s] Instances flipped: 0
[12/27 19:53:19     41s] Mean displacement: 0.00 um
[12/27 19:53:19     41s] Max displacement: 0.00 um 
[12/27 19:53:19     41s] Total instances moved : 0
[12/27 19:53:19     41s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:3706.2M
[12/27 19:53:19     41s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 19:53:19     41s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3706.2MB
[12/27 19:53:19     41s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3706.2MB) @(0:00:41.6 - 0:00:41.6).
[12/27 19:53:19     41s] *** Finished refinePlace (0:00:41.6 mem=3706.2M) ***
[12/27 19:53:19     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.11
[12/27 19:53:19     41s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.002, MEM:3706.2M
[12/27 19:53:19     41s] *** maximum move = 0.00 um ***
[12/27 19:53:19     41s] *** Finished re-routing un-routed nets (3706.2M) ***
[12/27 19:53:19     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3706.2M
[12/27 19:53:19     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:3706.2M
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3706.2M) ***
[12/27 19:53:19     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.13
[12/27 19:53:19     41s] *** AreaOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:00:41.6/0:01:50.6 (0.4), mem = 3706.2M
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] =============================================================================================
[12/27 19:53:19     41s]  Step TAT Report for AreaOpt #5
[12/27 19:53:19     41s] =============================================================================================
[12/27 19:53:19     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:19     41s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     41s] [ RefinePlace            ]      1   0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 19:53:19     41s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   119.2
[12/27 19:53:19     41s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 19:53:19     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    3.4
[12/27 19:53:19     41s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     41s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:53:19     41s] [ OptGetWeight           ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     41s] [ OptEval                ]     12   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    6.9
[12/27 19:53:19     41s] [ OptCommit              ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     41s] [ PostCommitDelayCalc    ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:19     41s] [ MISC                   ]          0:00:00.1  (  68.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/27 19:53:19     41s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     41s]  AreaOpt #5 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/27 19:53:19     41s] ---------------------------------------------------------------------------------------------
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2992.82M, totSessionCpu=0:00:42).
[12/27 19:53:19     41s] All LLGs are deleted
[12/27 19:53:19     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2992.8M
[12/27 19:53:19     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2992.8M
[12/27 19:53:19     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.6 mem=2992.8M
[12/27 19:53:19     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.6 mem=2992.8M
[12/27 19:53:19     41s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Started Loading and Dumping File ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Reading DB...
[12/27 19:53:19     41s] (I)       Read data from FE... (mem=2992.8M)
[12/27 19:53:19     41s] (I)       Read nodes and places... (mem=2992.8M)
[12/27 19:53:19     41s] (I)       Done Read nodes and places (cpu=0.000s, mem=2992.8M)
[12/27 19:53:19     41s] (I)       Read nets... (mem=2992.8M)
[12/27 19:53:19     41s] (I)       Done Read nets (cpu=0.000s, mem=2992.8M)
[12/27 19:53:19     41s] (I)       Done Read data from FE (cpu=0.000s, mem=2992.8M)
[12/27 19:53:19     41s] (I)       before initializing RouteDB syMemory usage = 2992.8 MB
[12/27 19:53:19     41s] (I)       Honor MSV route constraint: false
[12/27 19:53:19     41s] (I)       Maximum routing layer  : 2
[12/27 19:53:19     41s] (I)       Minimum routing layer  : 1
[12/27 19:53:19     41s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:19     41s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:19     41s] (I)       Tracks used by clock wire: 0
[12/27 19:53:19     41s] (I)       Reverse direction      : 
[12/27 19:53:19     41s] (I)       Honor partition pin guides: true
[12/27 19:53:19     41s] (I)       Route selected nets only: false
[12/27 19:53:19     41s] (I)       Route secondary PG pins: false
[12/27 19:53:19     41s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:19     41s] (I)       Number threads         : 16
[12/27 19:53:19     41s] (I)       Apply function for special wires: true
[12/27 19:53:19     41s] (I)       Layer by layer blockage reading: true
[12/27 19:53:19     41s] (I)       Offset calculation fix : true
[12/27 19:53:19     41s] (I)       Route stripe layer range: 
[12/27 19:53:19     41s] (I)       Honor partition fences : 
[12/27 19:53:19     41s] (I)       Honor partition pin    : 
[12/27 19:53:19     41s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:19     41s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:19     41s] (I)       build grid graph
[12/27 19:53:19     41s] (I)       build grid graph start
[12/27 19:53:19     41s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:19     41s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:19     41s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:19     41s] (I)       build grid graph end
[12/27 19:53:19     41s] (I)       ===========================================================================
[12/27 19:53:19     41s] (I)       == Report All Rule Vias ==
[12/27 19:53:19     41s] (I)       ===========================================================================
[12/27 19:53:19     41s] (I)        Via Rule : (Default)
[12/27 19:53:19     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:19     41s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:19     41s] (I)        1    1 : M2_M1_HV                    4 : M2_M1_1x2_HV_N           
[12/27 19:53:19     41s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:19     41s] (I)       ===========================================================================
[12/27 19:53:19     41s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:19     41s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:19     41s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:19     41s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:19     41s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:19     41s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:19     41s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:19     41s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:19     41s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:19     41s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[12/27 19:53:19     41s] (I)       readDataFromPlaceDB
[12/27 19:53:19     41s] (I)       Read net information..
[12/27 19:53:19     41s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:19     41s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:19     41s] (I)       Start initializing grid graph
[12/27 19:53:19     41s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:19     41s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:19     41s] (I)       End initializing grid graph
[12/27 19:53:19     41s] (I)       Model blockages into capacity
[12/27 19:53:19     41s] (I)       Read Num Blocks=1103  Num Prerouted Wires=9  Num CS=0
[12/27 19:53:19     41s] (I)       Started Modeling ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Started Modeling Layer 1 ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 7
[12/27 19:53:19     41s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Started Modeling Layer 2 ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:19     41s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Number of ignored nets = 1
[12/27 19:53:19     41s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:19     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:19     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:19     41s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2992.8 MB
[12/27 19:53:19     41s] (I)       Ndr track 0 does not exist
[12/27 19:53:19     41s] (I)       Layer1  viaCost=100.00
[12/27 19:53:19     41s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:19     41s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:19     41s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:19     41s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:19     41s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:19     41s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:19     41s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:19     41s] (I)       Grid                :    16    10     2
[12/27 19:53:19     41s] (I)       Layer numbers       :     1     2
[12/27 19:53:19     41s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:19     41s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:19     41s] (I)       Default wire width  :  1200  1200
[12/27 19:53:19     41s] (I)       Default wire space  :   800   800
[12/27 19:53:19     41s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:19     41s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:19     41s] (I)       First track coord   :  1500  1500
[12/27 19:53:19     41s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:19     41s] (I)       Total num of tracks :   282   462
[12/27 19:53:19     41s] (I)       Num of masks        :     1     1
[12/27 19:53:19     41s] (I)       Num of trim masks   :     0     0
[12/27 19:53:19     41s] (I)       --------------------------------------------------------
[12/27 19:53:19     41s] 
[12/27 19:53:19     41s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:19     41s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:19     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:19     41s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:19     41s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:19     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:19     41s] [NR-eGR] ========================================
[12/27 19:53:19     41s] [NR-eGR] 
[12/27 19:53:19     41s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:19     41s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:19     41s] (I)       After initializing earlyGlobalRoute syMemory usage = 2992.8 MB
[12/27 19:53:19     41s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Started Global Routing ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       ============= Initialization =============
[12/27 19:53:19     41s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:19     41s] (I)       Started Build MST ( Curr Mem: 2992.77 MB )
[12/27 19:53:19     41s] (I)       Generate topology with 16 threads
[12/27 19:53:19     41s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.78 MB )
[12/27 19:53:19     41s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:19     41s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:19     41s] (I)       ============  Phase 1a Route ============
[12/27 19:53:19     41s] (I)       Started Phase 1a ( Curr Mem: 3000.78 MB )
[12/27 19:53:19     41s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3008.79 MB )
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       ============  Phase 1b Route ============
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:19     41s] (I)       ============  Phase 1c Route ============
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       ============  Phase 1d Route ============
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] (I)       ============  Phase 1e Route ============
[12/27 19:53:19     41s] (I)       Started Phase 1e ( Curr Mem: 3016.79 MB )
[12/27 19:53:19     41s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3016.79 MB )
[12/27 19:53:19     41s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:19     41s] [NR-eGR] 
[12/27 19:53:19     41s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3028.80 MB )
[12/27 19:53:19     41s] (I)       Running layer assignment with 16 threads
[12/27 19:53:19     41s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2994.25 MB )
[12/27 19:53:19     41s] (I)       ============  Phase 1l Route ============
[12/27 19:53:19     41s] (I)       
[12/27 19:53:19     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:19     41s] [NR-eGR]                        OverCon            
[12/27 19:53:19     41s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:19     41s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:19     41s] [NR-eGR] ----------------------------------------------
[12/27 19:53:19     41s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:19     41s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:19     41s] [NR-eGR] ----------------------------------------------
[12/27 19:53:19     41s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:19     41s] [NR-eGR] 
[12/27 19:53:19     41s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2994.25 MB )
[12/27 19:53:19     41s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:19     41s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:19     41s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:19     41s] (I)       ============= track Assignment ============
[12/27 19:53:19     41s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2994.25 MB )
[12/27 19:53:19     41s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2994.25 MB )
[12/27 19:53:19     41s] (I)       Started Greedy Track Assignment ( Curr Mem: 2994.25 MB )
[12/27 19:53:19     41s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 19:53:19     41s] (I)       Running track assignment with 16 threads
[12/27 19:53:19     41s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2994.25 MB )
[12/27 19:53:19     41s] (I)       Run Multi-thread track assignment
[12/27 19:53:19     41s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2994.25 MB )
[12/27 19:53:19     41s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:19     41s] [NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[12/27 19:53:19     41s] [NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[12/27 19:53:19     41s] [NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[12/27 19:53:19     41s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:19     41s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 19:53:19     41s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:53:19     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2980.05 MB )
[12/27 19:53:19     41s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:19     41s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:19     41s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:19     41s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:19     41s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:19     41s] RCMode: PreRoute
[12/27 19:53:19     41s]       RC Corner Indexes            0   
[12/27 19:53:19     41s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:19     41s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:19     41s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:19     41s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:19     41s] Shrink Factor                : 1.00000
[12/27 19:53:19     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:19     41s] LayerId::1 widthSet size::1
[12/27 19:53:19     41s] LayerId::2 widthSet size::1
[12/27 19:53:19     41s] Updating RC grid for preRoute extraction ...
[12/27 19:53:19     41s] Initializing multi-corner resistance tables ...
[12/27 19:53:19     41s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:19     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2980.051M)
[12/27 19:53:19     41s] Compute RC Scale Done ...
[12/27 19:53:19     41s] OPERPROF: Starting HotSpotCal at level 1, MEM:2980.1M
[12/27 19:53:19     41s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:19     41s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:53:19     41s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:19     41s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:53:19     41s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:19     41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:53:19     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:53:19     41s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2980.0M
[12/27 19:53:19     41s] #################################################################################
[12/27 19:53:19     41s] # Design Stage: PreRoute
[12/27 19:53:19     41s] # Design Name: half_adder
[12/27 19:53:19     41s] # Design Mode: 250nm
[12/27 19:53:19     41s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:19     41s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:19     41s] # Signoff Settings: SI Off 
[12/27 19:53:19     41s] #################################################################################
[12/27 19:53:19     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 2978.0M, InitMEM = 2978.0M)
[12/27 19:53:19     41s] Calculate delays in Single mode...
[12/27 19:53:19     41s] Start delay calculation (fullDC) (16 T). (MEM=2978.04)
[12/27 19:53:20     41s] End AAE Lib Interpolated Model. (MEM=2994.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:20     41s] Total number of fetched objects 14
[12/27 19:53:20     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:20     41s] End delay calculation. (MEM=3148.13 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:20     41s] End delay calculation (fullDC). (MEM=3148.13 CPU=0:00:00.2 REAL=0:00:01.0)
[12/27 19:53:20     41s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3148.1M) ***
[12/27 19:53:20     41s] Begin: GigaOpt postEco DRV Optimization
[12/27 19:53:20     41s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -postCTS -max_fanout
[12/27 19:53:20     41s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:20     41s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:20     41s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:41.9/0:01:50.9 (0.4), mem = 3116.1M
[12/27 19:53:20     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.14
[12/27 19:53:20     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:20     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.9 mem=3116.1M
[12/27 19:53:20     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:3116.1M
[12/27 19:53:20     41s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:20     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3116.1M
[12/27 19:53:20     41s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3116.1M
[12/27 19:53:20     41s] Core basic site is CoreSite
[12/27 19:53:20     41s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:20     41s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:20     41s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:20     41s] SiteArray: use 57,344 bytes
[12/27 19:53:20     41s] SiteArray: current memory after site array memory allocation 3116.2M
[12/27 19:53:20     41s] SiteArray: FP blocked sites are writable
[12/27 19:53:20     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:20     41s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3116.2M
[12/27 19:53:20     41s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:20     41s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:3148.2M
[12/27 19:53:20     41s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:20     41s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:3148.2M
[12/27 19:53:20     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:3148.2M
[12/27 19:53:20     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3148.2MB).
[12/27 19:53:20     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:3148.2M
[12/27 19:53:20     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.9 mem=3148.2M
[12/27 19:53:20     41s] 
[12/27 19:53:20     41s] #optDebug: {2, 1.000, 0.8500} 
[12/27 19:53:20     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.9 mem=3148.2M
[12/27 19:53:20     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.9 mem=3148.2M
[12/27 19:53:20     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3554.6M
[12/27 19:53:20     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3554.6M
[12/27 19:53:20     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:20     42s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/27 19:53:20     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:20     42s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/27 19:53:20     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:20     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:53:20     42s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04|          |         |
[12/27 19:53:20     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 19:53:20     42s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3554.6M|
[12/27 19:53:20     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3554.6M) ***
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.14
[12/27 19:53:20     42s] *** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:42.3/0:01:51.3 (0.4), mem = 3146.7M
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] =============================================================================================
[12/27 19:53:20     42s]  Step TAT Report for DrvOpt #5
[12/27 19:53:20     42s] =============================================================================================
[12/27 19:53:20     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:20     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:20     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:20     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:20     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/27 19:53:20     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:20     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:20     42s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:20     42s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.5
[12/27 19:53:20     42s] [ MISC                   ]          0:00:00.4  (  93.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:53:20     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:20     42s]  DrvOpt #5 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 19:53:20     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] End: GigaOpt postEco DRV Optimization
[12/27 19:53:20     42s] **INFO: Flow update: Design timing is met.
[12/27 19:53:20     42s] **INFO: Flow update: Design timing is met.
[12/27 19:53:20     42s] **INFO: Flow update: Design timing is met.
[12/27 19:53:20     42s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[12/27 19:53:20     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.3 mem=3146.7M
[12/27 19:53:20     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.3 mem=3146.7M
[12/27 19:53:20     42s] Re-routed 0 nets
[12/27 19:53:20     42s] #optDebug: fT-D <X 1 0 0 0>
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] Active setup views:
[12/27 19:53:20     42s]  func_typical
[12/27 19:53:20     42s]   Dominating endpoints: 0
[12/27 19:53:20     42s]   Dominating TNS: -0.000
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 19:53:20     42s] PreRoute RC Extraction called for design half_adder.
[12/27 19:53:20     42s] RC Extraction called in multi-corner(1) mode.
[12/27 19:53:20     42s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 19:53:20     42s] Type 'man IMPEXT-6197' for more detail.
[12/27 19:53:20     42s] RCMode: PreRoute
[12/27 19:53:20     42s]       RC Corner Indexes            0   
[12/27 19:53:20     42s] Capacitance Scaling Factor   : 1.00000 
[12/27 19:53:20     42s] Resistance Scaling Factor    : 1.00000 
[12/27 19:53:20     42s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 19:53:20     42s] Clock Res. Scaling Factor    : 1.00000 
[12/27 19:53:20     42s] Shrink Factor                : 1.00000
[12/27 19:53:20     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 19:53:20     42s] RC Grid backup saved.
[12/27 19:53:20     42s] LayerId::1 widthSet size::1
[12/27 19:53:20     42s] LayerId::2 widthSet size::1
[12/27 19:53:20     42s] Skipped RC grid update for preRoute extraction.
[12/27 19:53:20     42s] Initializing multi-corner resistance tables ...
[12/27 19:53:20     42s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 19:53:20     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3132.512M)
[12/27 19:53:20     42s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Started Loading and Dumping File ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Reading DB...
[12/27 19:53:20     42s] (I)       Read data from FE... (mem=3132.5M)
[12/27 19:53:20     42s] (I)       Read nodes and places... (mem=3132.5M)
[12/27 19:53:20     42s] (I)       Done Read nodes and places (cpu=0.000s, mem=3132.5M)
[12/27 19:53:20     42s] (I)       Read nets... (mem=3132.5M)
[12/27 19:53:20     42s] (I)       Done Read nets (cpu=0.000s, mem=3132.5M)
[12/27 19:53:20     42s] (I)       Done Read data from FE (cpu=0.000s, mem=3132.5M)
[12/27 19:53:20     42s] (I)       before initializing RouteDB syMemory usage = 3132.5 MB
[12/27 19:53:20     42s] (I)       Build term to term wires: false
[12/27 19:53:20     42s] (I)       Honor MSV route constraint: false
[12/27 19:53:20     42s] (I)       Maximum routing layer  : 2
[12/27 19:53:20     42s] (I)       Minimum routing layer  : 1
[12/27 19:53:20     42s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:20     42s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:20     42s] (I)       Tracks used by clock wire: 0
[12/27 19:53:20     42s] (I)       Reverse direction      : 
[12/27 19:53:20     42s] (I)       Honor partition pin guides: true
[12/27 19:53:20     42s] (I)       Route selected nets only: false
[12/27 19:53:20     42s] (I)       Route secondary PG pins: false
[12/27 19:53:20     42s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:20     42s] (I)       Number threads         : 16
[12/27 19:53:20     42s] (I)       Apply function for special wires: true
[12/27 19:53:20     42s] (I)       Layer by layer blockage reading: true
[12/27 19:53:20     42s] (I)       Offset calculation fix : true
[12/27 19:53:20     42s] (I)       Route stripe layer range: 
[12/27 19:53:20     42s] (I)       Honor partition fences : 
[12/27 19:53:20     42s] (I)       Honor partition pin    : 
[12/27 19:53:20     42s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:20     42s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:20     42s] (I)       build grid graph
[12/27 19:53:20     42s] (I)       build grid graph start
[12/27 19:53:20     42s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:20     42s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:20     42s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:20     42s] (I)       build grid graph end
[12/27 19:53:20     42s] (I)       ===========================================================================
[12/27 19:53:20     42s] (I)       == Report All Rule Vias ==
[12/27 19:53:20     42s] (I)       ===========================================================================
[12/27 19:53:20     42s] (I)        Via Rule : (Default)
[12/27 19:53:20     42s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:20     42s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:20     42s] (I)        1    1 : M2_M1_HV                    4 : M2_M1_1x2_HV_N           
[12/27 19:53:20     42s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:20     42s] (I)       ===========================================================================
[12/27 19:53:20     42s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:20     42s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:20     42s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:20     42s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:20     42s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:20     42s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:20     42s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:20     42s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:20     42s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:20     42s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[12/27 19:53:20     42s] (I)       readDataFromPlaceDB
[12/27 19:53:20     42s] (I)       Read net information..
[12/27 19:53:20     42s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:20     42s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:20     42s] (I)       Start initializing grid graph
[12/27 19:53:20     42s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:20     42s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:20     42s] (I)       End initializing grid graph
[12/27 19:53:20     42s] (I)       Model blockages into capacity
[12/27 19:53:20     42s] (I)       Read Num Blocks=1103  Num Prerouted Wires=9  Num CS=0
[12/27 19:53:20     42s] (I)       Started Modeling ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Started Modeling Layer 1 ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 7
[12/27 19:53:20     42s] (I)       Finished Modeling Layer 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Started Modeling Layer 2 ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:20     42s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Number of ignored nets = 1
[12/27 19:53:20     42s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:20     42s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:20     42s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:20     42s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:20     42s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:20     42s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:20     42s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:20     42s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:20     42s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:20     42s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3132.5 MB
[12/27 19:53:20     42s] (I)       Ndr track 0 does not exist
[12/27 19:53:20     42s] (I)       Layer1  viaCost=100.00
[12/27 19:53:20     42s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:20     42s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:20     42s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:20     42s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:20     42s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:20     42s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:20     42s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:20     42s] (I)       Grid                :    16    10     2
[12/27 19:53:20     42s] (I)       Layer numbers       :     1     2
[12/27 19:53:20     42s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:20     42s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:20     42s] (I)       Default wire width  :  1200  1200
[12/27 19:53:20     42s] (I)       Default wire space  :   800   800
[12/27 19:53:20     42s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:20     42s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:20     42s] (I)       First track coord   :  1500  1500
[12/27 19:53:20     42s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:20     42s] (I)       Total num of tracks :   282   462
[12/27 19:53:20     42s] (I)       Num of masks        :     1     1
[12/27 19:53:20     42s] (I)       Num of trim masks   :     0     0
[12/27 19:53:20     42s] (I)       --------------------------------------------------------
[12/27 19:53:20     42s] 
[12/27 19:53:20     42s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:20     42s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:20     42s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:20     42s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:20     42s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:20     42s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:20     42s] [NR-eGR] ========================================
[12/27 19:53:20     42s] [NR-eGR] 
[12/27 19:53:20     42s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:20     42s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:20     42s] (I)       After initializing earlyGlobalRoute syMemory usage = 3132.5 MB
[12/27 19:53:20     42s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Started Global Routing ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       ============= Initialization =============
[12/27 19:53:20     42s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:20     42s] (I)       Started Build MST ( Curr Mem: 3132.51 MB )
[12/27 19:53:20     42s] (I)       Generate topology with 16 threads
[12/27 19:53:20     42s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3136.52 MB )
[12/27 19:53:20     42s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:20     42s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:20     42s] (I)       ============  Phase 1a Route ============
[12/27 19:53:20     42s] (I)       Started Phase 1a ( Curr Mem: 3140.52 MB )
[12/27 19:53:20     42s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3140.52 MB )
[12/27 19:53:20     42s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:20     42s] (I)       
[12/27 19:53:20     42s] (I)       ============  Phase 1b Route ============
[12/27 19:53:20     42s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:20     42s] (I)       
[12/27 19:53:20     42s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:20     42s] (I)       ============  Phase 1c Route ============
[12/27 19:53:20     42s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:20     42s] (I)       
[12/27 19:53:20     42s] (I)       ============  Phase 1d Route ============
[12/27 19:53:20     42s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:20     42s] (I)       
[12/27 19:53:20     42s] (I)       ============  Phase 1e Route ============
[12/27 19:53:20     42s] (I)       Started Phase 1e ( Curr Mem: 3156.54 MB )
[12/27 19:53:20     42s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3156.54 MB )
[12/27 19:53:20     42s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:20     42s] (I)       
[12/27 19:53:20     42s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:20     42s] [NR-eGR] 
[12/27 19:53:20     42s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3160.54 MB )
[12/27 19:53:20     42s] (I)       Running layer assignment with 16 threads
[12/27 19:53:20     42s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3134.00 MB )
[12/27 19:53:20     42s] (I)       ============  Phase 1l Route ============
[12/27 19:53:20     42s] (I)       
[12/27 19:53:20     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:20     42s] [NR-eGR]                        OverCon            
[12/27 19:53:20     42s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:20     42s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:20     42s] [NR-eGR] ----------------------------------------------
[12/27 19:53:20     42s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:20     42s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:20     42s] [NR-eGR] ----------------------------------------------
[12/27 19:53:20     42s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:20     42s] [NR-eGR] 
[12/27 19:53:20     42s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3134.00 MB )
[12/27 19:53:20     42s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:20     42s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:20     42s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:20     42s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 3134.00 MB )
[12/27 19:53:20     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:3134.0M
[12/27 19:53:20     42s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:20     42s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:53:20     42s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:20     42s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:53:20     42s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:20     42s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:53:20     42s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:53:20     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:3134.0M
[12/27 19:53:20     42s] Starting delay calculation for Setup views
[12/27 19:53:20     42s] #################################################################################
[12/27 19:53:20     42s] # Design Stage: PreRoute
[12/27 19:53:20     42s] # Design Name: half_adder
[12/27 19:53:20     42s] # Design Mode: 250nm
[12/27 19:53:20     42s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:20     42s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:20     42s] # Signoff Settings: SI Off 
[12/27 19:53:20     42s] #################################################################################
[12/27 19:53:20     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 3132.0M, InitMEM = 3132.0M)
[12/27 19:53:20     42s] Calculate delays in Single mode...
[12/27 19:53:20     42s] Start delay calculation (fullDC) (16 T). (MEM=3131.99)
[12/27 19:53:20     42s] End AAE Lib Interpolated Model. (MEM=3148.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:20     42s] Total number of fetched objects 14
[12/27 19:53:20     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:20     42s] End delay calculation. (MEM=3150.3 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:20     42s] End delay calculation (fullDC). (MEM=3150.3 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 19:53:20     42s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3150.3M) ***
[12/27 19:53:20     42s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:42.6 mem=3118.3M)
[12/27 19:53:20     42s] Reported timing to dir ./timingReports
[12/27 19:53:20     42s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1437.3M, totSessionCpu=0:00:43 **
[12/27 19:53:20     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2966.3M
[12/27 19:53:20     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:2966.3M
[12/27 19:53:22     42s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1439.2M, totSessionCpu=0:00:43 **
[12/27 19:53:22     42s] *** Finished optDesign ***
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.7 real=0:00:05.8)
[12/27 19:53:22     42s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/27 19:53:22     42s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.5 real=0:00:00.5)
[12/27 19:53:22     42s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[12/27 19:53:22     42s] Info: pop threads available for lower-level modules during optimization.
[12/27 19:53:22     42s] Deleting Lib Analyzer.
[12/27 19:53:22     42s] Info: Destroy the CCOpt slew target map.
[12/27 19:53:22     42s] clean pInstBBox. size 0
[12/27 19:53:22     42s] All LLGs are deleted
[12/27 19:53:22     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2998.3M
[12/27 19:53:22     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2998.2M
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] =============================================================================================
[12/27 19:53:22     42s]  Final TAT Report for optDesign
[12/27 19:53:22     42s] =============================================================================================
[12/27 19:53:22     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:22     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     42s] [ GlobalOpt              ]      1   0:00:01.6  (  30.1 % )     0:00:01.6 /  0:00:01.6    1.0
[12/27 19:53:22     42s] [ DrvOpt                 ]      2   0:00:00.9  (  16.8 % )     0:00:00.9 /  0:00:00.9    1.0
[12/27 19:53:22     42s] [ AreaOpt                ]      2   0:00:00.4  (   7.3 % )     0:00:00.4 /  0:00:00.4    1.1
[12/27 19:53:22     42s] [ ViewPruning            ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ RefinePlace            ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 19:53:22     42s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.2
[12/27 19:53:22     42s] [ FullDelayCalc          ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.1
[12/27 19:53:22     42s] [ TimingReport           ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 19:53:22     42s] [ DrvReport              ]      2   0:00:01.2  (  23.6 % )     0:00:01.2 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ MISC                   ]          0:00:00.9  (  17.4 % )     0:00:00.9 /  0:00:01.0    1.1
[12/27 19:53:22     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     42s]  optDesign TOTAL                    0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.1    0.8
[12/27 19:53:22     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] <CMD> optDesign -postCTS -hold
[12/27 19:53:22     42s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1411.6M, totSessionCpu=0:00:43 **
[12/27 19:53:22     42s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 19:53:22     42s] GigaOpt running with 16 threads.
[12/27 19:53:22     42s] Info: 16 threads available for lower-level modules during optimization.
[12/27 19:53:22     42s] Need call spDPlaceInit before registerPrioInstLoc.
[12/27 19:53:22     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2982.2M
[12/27 19:53:22     42s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:22     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2982.2M
[12/27 19:53:22     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2982.2M
[12/27 19:53:22     42s] Core basic site is CoreSite
[12/27 19:53:22     42s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:22     42s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:22     42s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:22     42s] SiteArray: use 57,344 bytes
[12/27 19:53:22     42s] SiteArray: current memory after site array memory allocation 2982.3M
[12/27 19:53:22     42s] SiteArray: FP blocked sites are writable
[12/27 19:53:22     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:22     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2982.3M
[12/27 19:53:22     42s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:22     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:2983.7M
[12/27 19:53:22     42s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:22     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.007, MEM:2983.7M
[12/27 19:53:22     42s] OPERPROF:     Starting CMU at level 3, MEM:2983.7M
[12/27 19:53:22     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2983.7M
[12/27 19:53:22     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.008, MEM:2983.7M
[12/27 19:53:22     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2983.7MB).
[12/27 19:53:22     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.009, MEM:2983.7M
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] Creating Lib Analyzer ...
[12/27 19:53:22     42s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:22     42s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:22     42s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.7 mem=2987.7M
[12/27 19:53:22     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.7 mem=2987.7M
[12/27 19:53:22     42s] Creating Lib Analyzer, finished. 
[12/27 19:53:22     42s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1415.8M, totSessionCpu=0:00:43 **
[12/27 19:53:22     42s] *** optDesign -postCTS ***
[12/27 19:53:22     42s] DRC Margin: user margin 0.0
[12/27 19:53:22     42s] Hold Target Slack: user slack 0
[12/27 19:53:22     42s] Setup Target Slack: user slack 0;
[12/27 19:53:22     42s] setUsefulSkewMode -ecoRoute false
[12/27 19:53:22     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2987.7M
[12/27 19:53:22     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:2987.7M
[12/27 19:53:22     42s] Deleting Cell Server ...
[12/27 19:53:22     42s] Deleting Lib Analyzer.
[12/27 19:53:22     42s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:22     42s] Summary for sequential cells identification: 
[12/27 19:53:22     42s]   Identified SBFF number: 1
[12/27 19:53:22     42s]   Identified MBFF number: 0
[12/27 19:53:22     42s]   Identified SB Latch number: 0
[12/27 19:53:22     42s]   Identified MB Latch number: 0
[12/27 19:53:22     42s]   Not identified SBFF number: 0
[12/27 19:53:22     42s]   Not identified MBFF number: 0
[12/27 19:53:22     42s]   Not identified SB Latch number: 0
[12/27 19:53:22     42s]   Not identified MB Latch number: 0
[12/27 19:53:22     42s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:22     42s]  Visiting view : func_typical
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     42s]  Visiting view : func_typical
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     42s]  Setting StdDelay to 3090452.80
[12/27 19:53:22     42s] Creating Cell Server, finished. 
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] Deleting Cell Server ...
[12/27 19:53:22     42s] All LLGs are deleted
[12/27 19:53:22     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2987.7M
[12/27 19:53:22     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2987.7M
[12/27 19:53:22     42s] Start to check current routing status for nets...
[12/27 19:53:22     42s] Using hname+ instead name for net compare
[12/27 19:53:22     42s] Activating lazyNetListOrdering
[12/27 19:53:22     42s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[12/27 19:53:22     42s] All nets are already routed correctly.
[12/27 19:53:22     42s] End to check current routing status for nets (mem=2987.7M)
[12/27 19:53:22     42s] Compute RC Scale Done ...
[12/27 19:53:22     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 19:53:22     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.7 mem=3023.6M
[12/27 19:53:22     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 19:53:22     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:3023.6M
[12/27 19:53:22     42s] #spOpts: N=250 mergeVia=F 
[12/27 19:53:22     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3023.6M
[12/27 19:53:22     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3023.6M
[12/27 19:53:22     42s] Core basic site is CoreSite
[12/27 19:53:22     42s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 19:53:22     42s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 19:53:22     42s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 19:53:22     42s] SiteArray: use 57,344 bytes
[12/27 19:53:22     42s] SiteArray: current memory after site array memory allocation 3023.7M
[12/27 19:53:22     42s] SiteArray: FP blocked sites are writable
[12/27 19:53:22     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:53:22     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3023.7M
[12/27 19:53:22     42s] Process 70 wires and vias for routing blockage analysis
[12/27 19:53:22     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:3023.7M
[12/27 19:53:22     42s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 19:53:22     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:3023.7M
[12/27 19:53:22     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:3023.7M
[12/27 19:53:22     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3023.7MB).
[12/27 19:53:22     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:3023.7M
[12/27 19:53:22     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.8 mem=3023.7M
[12/27 19:53:22     42s] GigaOpt Hold Optimizer is used
[12/27 19:53:22     42s] End AAE Lib Interpolated Model. (MEM=3023.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] Creating Lib Analyzer ...
[12/27 19:53:22     42s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:22     42s] Summary for sequential cells identification: 
[12/27 19:53:22     42s]   Identified SBFF number: 1
[12/27 19:53:22     42s]   Identified MBFF number: 0
[12/27 19:53:22     42s]   Identified SB Latch number: 0
[12/27 19:53:22     42s]   Identified MB Latch number: 0
[12/27 19:53:22     42s]   Not identified SBFF number: 0
[12/27 19:53:22     42s]   Not identified MBFF number: 0
[12/27 19:53:22     42s]   Not identified SB Latch number: 0
[12/27 19:53:22     42s]   Not identified MB Latch number: 0
[12/27 19:53:22     42s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:22     42s]  Visiting view : func_typical
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     42s]  Visiting view : func_typical
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     42s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     42s]  Setting StdDelay to 3090452.80
[12/27 19:53:22     42s] Creating Cell Server, finished. 
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:22     42s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:22     42s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.9 mem=3023.7M
[12/27 19:53:22     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.9 mem=3023.7M
[12/27 19:53:22     42s] Creating Lib Analyzer, finished. 
[12/27 19:53:22     42s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:42.9 mem=3023.7M ***
[12/27 19:53:22     42s] Effort level <high> specified for reg2reg path_group
[12/27 19:53:22     42s] End AAE Lib Interpolated Model. (MEM=2991.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:22     42s] **INFO: Starting Blocking QThread with 16 CPU
[12/27 19:53:22     42s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/27 19:53:22     42s] Multi-CPU acceleration using 16 CPU(s).
[12/27 19:53:22     42s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[12/27 19:53:22     42s] Multithreaded Timing Analysis is initialized with 16 threads
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] Starting delay calculation for Hold views
[12/27 19:53:22     42s] #################################################################################
[12/27 19:53:22     42s] # Design Stage: PreRoute
[12/27 19:53:22     42s] # Design Name: half_adder
[12/27 19:53:22     42s] # Design Mode: 250nm
[12/27 19:53:22     42s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:22     42s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:22     42s] # Signoff Settings: SI Off 
[12/27 19:53:22     42s] #################################################################################
[12/27 19:53:22     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/27 19:53:22     42s] Calculate delays in Single mode...
[12/27 19:53:22     42s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/27 19:53:22     42s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:22     42s] Total number of fetched objects 14
[12/27 19:53:22     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:22     42s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:22     42s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 19:53:22     42s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[12/27 19:53:22     42s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] Active hold views:
[12/27 19:53:22     42s]  func_typical
[12/27 19:53:22     42s]   Dominating endpoints: 0
[12/27 19:53:22     42s]   Dominating TNS: -0.000
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[12/27 19:53:22     42s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[12/27 19:53:22     42s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.3/0:00:00.2 (1.6), mem = 0.0M
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] =============================================================================================
[12/27 19:53:22     42s]  Step TAT Report for QThreadWorker #1
[12/27 19:53:22     42s] =============================================================================================
[12/27 19:53:22     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:22     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     42s] [ ViewPruning            ]      3   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ TimingUpdate           ]      2   0:00:00.0  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.7
[12/27 19:53:22     42s] [ FullDelayCalc          ]      1   0:00:00.1  (  47.3 % )     0:00:00.1 /  0:00:00.1    1.5
[12/27 19:53:22     42s] [ TimingReport           ]      2   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    1.3
[12/27 19:53:22     42s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ BuildHoldTimer         ]      3   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     42s] [ MISC                   ]          0:00:00.1  (  34.3 % )     0:00:00.1 /  0:00:00.1    1.9
[12/27 19:53:22     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     42s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.6
[12/27 19:53:22     42s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s]  
_______________________________________________________________________
[12/27 19:53:22     42s] Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:43.0 mem=2991.7M ***
[12/27 19:53:22     42s] *info: category slack lower bound [L 0.0] default
[12/27 19:53:22     42s] *info: category slack lower bound [H 0.0] reg2reg 
[12/27 19:53:22     42s] --------------------------------------------------- 
[12/27 19:53:22     42s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/27 19:53:22     42s] --------------------------------------------------- 
[12/27 19:53:22     42s]          WNS    reg2regWNS
[12/27 19:53:22     42s]  9809582.000 ns   9809582.000 ns
[12/27 19:53:22     42s] --------------------------------------------------- 
[12/27 19:53:22     42s] Restoring Auto Hold Views:  func_typical
[12/27 19:53:22     42s] Restoring Active Hold Views:  func_typical 
[12/27 19:53:22     42s] Restoring Hold Target Slack: 0
[12/27 19:53:22     42s] 
[12/27 19:53:22     42s] *Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 10656000000 (118.4)
[12/27 19:53:22     42s] *Info: worst delay setup view: func_typical
[12/27 19:53:22     42s] Footprint list for hold buffering (delay unit: ps)
[12/27 19:53:22     42s] =================================================================
[12/27 19:53:22     42s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/27 19:53:22     42s] ------------------------------------------------------------------
[12/27 19:53:22     42s] *Info:  1662546.6       1.00  118.4 4155.17 BUFD2 (IN,OUT)
[12/27 19:53:22     42s] *Info:  -706032.0       1.00  181.6 2155.17 BUFD4 (IN,OUT)
[12/27 19:53:22     42s] *Info:  -3296556.2       1.00  328.0 1172.41 BUFD8 (IN,OUT)
[12/27 19:53:22     42s] =================================================================
[12/27 19:53:22     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3096.0M
[12/27 19:53:22     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3096.0M
[12/27 19:53:22     43s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[12/27 19:53:22     43s] Deleting Lib Analyzer.
[12/27 19:53:22     43s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:22     43s] Summary for sequential cells identification: 
[12/27 19:53:22     43s]   Identified SBFF number: 1
[12/27 19:53:22     43s]   Identified MBFF number: 0
[12/27 19:53:22     43s]   Identified SB Latch number: 0
[12/27 19:53:22     43s]   Identified MB Latch number: 0
[12/27 19:53:22     43s]   Not identified SBFF number: 0
[12/27 19:53:22     43s]   Not identified MBFF number: 0
[12/27 19:53:22     43s]   Not identified SB Latch number: 0
[12/27 19:53:22     43s]   Not identified MB Latch number: 0
[12/27 19:53:22     43s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:22     43s]  Visiting view : func_typical
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     43s]  Visiting view : func_typical
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     43s]  Setting StdDelay to 3090452.80
[12/27 19:53:22     43s] Creating Cell Server, finished. 
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] Deleting Cell Server ...
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] Creating Lib Analyzer ...
[12/27 19:53:22     43s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 19:53:22     43s] Summary for sequential cells identification: 
[12/27 19:53:22     43s]   Identified SBFF number: 1
[12/27 19:53:22     43s]   Identified MBFF number: 0
[12/27 19:53:22     43s]   Identified SB Latch number: 0
[12/27 19:53:22     43s]   Identified MB Latch number: 0
[12/27 19:53:22     43s]   Not identified SBFF number: 0
[12/27 19:53:22     43s]   Not identified MBFF number: 0
[12/27 19:53:22     43s]   Not identified SB Latch number: 0
[12/27 19:53:22     43s]   Not identified MB Latch number: 0
[12/27 19:53:22     43s]   Number of sequential cells which are not FFs: 0
[12/27 19:53:22     43s]  Visiting view : func_typical
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     43s]  Visiting view : func_typical
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     43s]  Setting StdDelay to 3090452.80
[12/27 19:53:22     43s] Creating Cell Server, finished. 
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 19:53:22     43s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 19:53:22     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.0 mem=3118.5M
[12/27 19:53:22     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.0 mem=3118.5M
[12/27 19:53:22     43s] Creating Lib Analyzer, finished. 
[12/27 19:53:22     43s] Hold Timer stdDelay = 3090452.8ps
[12/27 19:53:22     43s]  Visiting view : func_typical
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 19:53:22     43s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 19:53:22     43s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1436.3M, totSessionCpu=0:00:43 **
[12/27 19:53:22     43s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.0/0:01:53.4 (0.4), mem = 3000.5M
[12/27 19:53:22     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.15
[12/27 19:53:22     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.0 mem=3000.5M
[12/27 19:53:22     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.0 mem=3000.5M
[12/27 19:53:22     43s] gigaOpt Hold fixing search radius: 36000.000000 Microns (40 stdCellHgt)
[12/27 19:53:22     43s] gigaOpt Hold fixing search radius on new term: 4500.000000 Microns (5 stdCellHgt)
[12/27 19:53:22     43s] gigaOpt Hold fixing search radius: 36000.000000 Microns (40 stdCellHgt)
[12/27 19:53:22     43s] gigaOpt Hold fixing search radius on new term: 4500.000000 Microns (5 stdCellHgt)
[12/27 19:53:22     43s] *info: Run optDesign holdfix with 16 threads.
[12/27 19:53:22     43s] Info: 1 net with fixed/cover wires excluded.
[12/27 19:53:22     43s] Info: 1 clock net  excluded from IPO operation.
[12/27 19:53:22     43s] --------------------------------------------------- 
[12/27 19:53:22     43s]    Hold Timing Summary  - Initial 
[12/27 19:53:22     43s] --------------------------------------------------- 
[12/27 19:53:22     43s]  Target slack:       0.0000 ns
[12/27 19:53:22     43s]  View: func_typical 
[12/27 19:53:22     43s]    WNS:  200000.0000
[12/27 19:53:22     43s]    TNS:       0.0000
[12/27 19:53:22     43s]    VP :            0
[12/27 19:53:22     43s]    Worst hold path end point: cout_reg/D 
[12/27 19:53:22     43s] --------------------------------------------------- 
[12/27 19:53:22     43s] *** Hold timing is met. Hold fixing is not needed 
[12/27 19:53:22     43s] **INFO: total 0 insts, 0 nets marked don't touch
[12/27 19:53:22     43s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[12/27 19:53:22     43s] **INFO: total 0 insts, 0 nets unmarked don't touch

[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] Capturing REF for hold ...
[12/27 19:53:22     43s]    Hold Timing Snapshot: (REF)
[12/27 19:53:22     43s]              All PG WNS: 0.000
[12/27 19:53:22     43s]              All PG TNS: 0.000
[12/27 19:53:22     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.15
[12/27 19:53:22     43s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.9), totSession cpu/real = 0:00:43.1/0:01:53.4 (0.4), mem = 3000.5M
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] =============================================================================================
[12/27 19:53:22     43s]  Step TAT Report for HoldOpt #1
[12/27 19:53:22     43s] =============================================================================================
[12/27 19:53:22     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:22     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     43s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ TimingUpdate           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.8
[12/27 19:53:22     43s] [ QThreadMaster          ]      1   0:00:00.2  (  48.3 % )     0:00:00.2 /  0:00:00.0    0.1
[12/27 19:53:22     43s] [ TimingReport           ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 19:53:22     43s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.5
[12/27 19:53:22     43s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ CellServerInit         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ LibAnalyzerInit        ]      2   0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/27 19:53:22     43s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    3.8
[12/27 19:53:22     43s] [ MISC                   ]          0:00:00.2  (  33.4 % )     0:00:00.2 /  0:00:00.2    1.1
[12/27 19:53:22     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     43s]  HoldOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.3    0.6
[12/27 19:53:22     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] Active setup views:
[12/27 19:53:22     43s]  func_typical
[12/27 19:53:22     43s]   Dominating endpoints: 0
[12/27 19:53:22     43s]   Dominating TNS: -0.000
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Started Loading and Dumping File ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Reading DB...
[12/27 19:53:22     43s] (I)       Read data from FE... (mem=3000.5M)
[12/27 19:53:22     43s] (I)       Read nodes and places... (mem=3000.5M)
[12/27 19:53:22     43s] (I)       Done Read nodes and places (cpu=0.000s, mem=3000.5M)
[12/27 19:53:22     43s] (I)       Read nets... (mem=3000.5M)
[12/27 19:53:22     43s] (I)       Done Read nets (cpu=0.000s, mem=3000.5M)
[12/27 19:53:22     43s] (I)       Done Read data from FE (cpu=0.000s, mem=3000.5M)
[12/27 19:53:22     43s] (I)       before initializing RouteDB syMemory usage = 3000.5 MB
[12/27 19:53:22     43s] (I)       Build term to term wires: false
[12/27 19:53:22     43s] (I)       Honor MSV route constraint: false
[12/27 19:53:22     43s] (I)       Maximum routing layer  : 2
[12/27 19:53:22     43s] (I)       Minimum routing layer  : 1
[12/27 19:53:22     43s] (I)       Supply scale factor H  : 1.00
[12/27 19:53:22     43s] (I)       Supply scale factor V  : 1.00
[12/27 19:53:22     43s] (I)       Tracks used by clock wire: 0
[12/27 19:53:22     43s] (I)       Reverse direction      : 
[12/27 19:53:22     43s] (I)       Honor partition pin guides: true
[12/27 19:53:22     43s] (I)       Route selected nets only: false
[12/27 19:53:22     43s] (I)       Route secondary PG pins: false
[12/27 19:53:22     43s] (I)       Second PG max fanout   : 2147483647
[12/27 19:53:22     43s] (I)       Number threads         : 16
[12/27 19:53:22     43s] (I)       Apply function for special wires: true
[12/27 19:53:22     43s] (I)       Layer by layer blockage reading: true
[12/27 19:53:22     43s] (I)       Offset calculation fix : true
[12/27 19:53:22     43s] (I)       Route stripe layer range: 
[12/27 19:53:22     43s] (I)       Honor partition fences : 
[12/27 19:53:22     43s] (I)       Honor partition pin    : 
[12/27 19:53:22     43s] (I)       Honor partition fences with feedthrough: 
[12/27 19:53:22     43s] (I)       Counted 70 PG shapes. We will not process PG shapes layer by layer.
[12/27 19:53:22     43s] (I)       build grid graph
[12/27 19:53:22     43s] (I)       build grid graph start
[12/27 19:53:22     43s] [NR-eGR] Track table information for default rule: 
[12/27 19:53:22     43s] [NR-eGR] M1 has single uniform track structure
[12/27 19:53:22     43s] [NR-eGR] M2 has single uniform track structure
[12/27 19:53:22     43s] (I)       build grid graph end
[12/27 19:53:22     43s] (I)       ===========================================================================
[12/27 19:53:22     43s] (I)       == Report All Rule Vias ==
[12/27 19:53:22     43s] (I)       ===========================================================================
[12/27 19:53:22     43s] (I)        Via Rule : (Default)
[12/27 19:53:22     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 19:53:22     43s] (I)       ---------------------------------------------------------------------------
[12/27 19:53:22     43s] (I)        1    1 : M2_M1_HV                    4 : M2_M1_1x2_HV_N           
[12/27 19:53:22     43s] (I)        2    0 : ---                         0 : ---                      
[12/27 19:53:22     43s] (I)       ===========================================================================
[12/27 19:53:22     43s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Num PG vias on layer 1 : 0
[12/27 19:53:22     43s] (I)       Num PG vias on layer 2 : 0
[12/27 19:53:22     43s] [NR-eGR] Read 120 PG shapes
[12/27 19:53:22     43s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] [NR-eGR] #Routing Blockages  : 0
[12/27 19:53:22     43s] [NR-eGR] #Instance Blockages : 111
[12/27 19:53:22     43s] [NR-eGR] #PG Blockages       : 120
[12/27 19:53:22     43s] [NR-eGR] #Bump Blockages     : 0
[12/27 19:53:22     43s] [NR-eGR] #Boundary Blockages : 0
[12/27 19:53:22     43s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 19:53:22     43s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[12/27 19:53:22     43s] (I)       readDataFromPlaceDB
[12/27 19:53:22     43s] (I)       Read net information..
[12/27 19:53:22     43s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[12/27 19:53:22     43s] (I)       Read testcase time = 0.000 seconds
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] (I)       early_global_route_priority property id does not exist.
[12/27 19:53:22     43s] (I)       Start initializing grid graph
[12/27 19:53:22     43s] (I)       Early Global GCell Via Thresholds = 
[12/27 19:53:22     43s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 19:53:22     43s] (I)       End initializing grid graph
[12/27 19:53:22     43s] (I)       Model blockages into capacity
[12/27 19:53:22     43s] (I)       Read Num Blocks=1103  Num Prerouted Wires=9  Num CS=0
[12/27 19:53:22     43s] (I)       Started Modeling ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Started Modeling Layer 1 ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Layer 0 (H) : #blockages 892 : #preroutes 7
[12/27 19:53:22     43s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Started Modeling Layer 2 ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Layer 1 (V) : #blockages 211 : #preroutes 2
[12/27 19:53:22     43s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Number of ignored nets = 1
[12/27 19:53:22     43s] (I)       Number of fixed nets = 1.  Ignored: Yes
[12/27 19:53:22     43s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 19:53:22     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:53:22     43s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:53:22     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:53:22     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:53:22     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:53:22     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:53:22     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:53:22     43s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3000.5 MB
[12/27 19:53:22     43s] (I)       Ndr track 0 does not exist
[12/27 19:53:22     43s] (I)       Layer1  viaCost=100.00
[12/27 19:53:22     43s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:53:22     43s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 19:53:22     43s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 19:53:22     43s] (I)       Site width          :  1000  (dbu)
[12/27 19:53:22     43s] (I)       Row height          : 90000  (dbu)
[12/27 19:53:22     43s] (I)       GCell width         : 90000  (dbu)
[12/27 19:53:22     43s] (I)       GCell height        : 90000  (dbu)
[12/27 19:53:22     43s] (I)       Grid                :    16    10     2
[12/27 19:53:22     43s] (I)       Layer numbers       :     1     2
[12/27 19:53:22     43s] (I)       Vertical capacity   :     0 90000
[12/27 19:53:22     43s] (I)       Horizontal capacity : 90000     0
[12/27 19:53:22     43s] (I)       Default wire width  :  1200  1200
[12/27 19:53:22     43s] (I)       Default wire space  :   800   800
[12/27 19:53:22     43s] (I)       Default wire pitch  :  2000  2000
[12/27 19:53:22     43s] (I)       Default pitch size  :  3000  3000
[12/27 19:53:22     43s] (I)       First track coord   :  1500  1500
[12/27 19:53:22     43s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 19:53:22     43s] (I)       Total num of tracks :   282   462
[12/27 19:53:22     43s] (I)       Num of masks        :     1     1
[12/27 19:53:22     43s] (I)       Num of trim masks   :     0     0
[12/27 19:53:22     43s] (I)       --------------------------------------------------------
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] [NR-eGR] ============ Routing rule table ============
[12/27 19:53:22     43s] [NR-eGR] Rule id: 0  Nets: 11 
[12/27 19:53:22     43s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 19:53:22     43s] (I)       Pitch:  L1=3000  L2=3000
[12/27 19:53:22     43s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 19:53:22     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 19:53:22     43s] [NR-eGR] ========================================
[12/27 19:53:22     43s] [NR-eGR] 
[12/27 19:53:22     43s] (I)       blocked tracks on layer1 : = 958 / 4512 (21.23%)
[12/27 19:53:22     43s] (I)       blocked tracks on layer2 : = 562 / 4620 (12.16%)
[12/27 19:53:22     43s] (I)       After initializing earlyGlobalRoute syMemory usage = 3000.5 MB
[12/27 19:53:22     43s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Started Global Routing ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       ============= Initialization =============
[12/27 19:53:22     43s] (I)       totalPins=26  totalGlobalPin=26 (100.00%)
[12/27 19:53:22     43s] (I)       Started Build MST ( Curr Mem: 3000.52 MB )
[12/27 19:53:22     43s] (I)       Generate topology with 16 threads
[12/27 19:53:22     43s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3008.53 MB )
[12/27 19:53:22     43s] (I)       total 2D Cap : 8218 = (3907 H, 4311 V)
[12/27 19:53:22     43s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[12/27 19:53:22     43s] (I)       ============  Phase 1a Route ============
[12/27 19:53:22     43s] (I)       Started Phase 1a ( Curr Mem: 3012.53 MB )
[12/27 19:53:22     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3016.54 MB )
[12/27 19:53:22     43s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:22     43s] (I)       
[12/27 19:53:22     43s] (I)       ============  Phase 1b Route ============
[12/27 19:53:22     43s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:22     43s] (I)       
[12/27 19:53:22     43s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:22     43s] (I)       ============  Phase 1c Route ============
[12/27 19:53:22     43s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:22     43s] (I)       
[12/27 19:53:22     43s] (I)       ============  Phase 1d Route ============
[12/27 19:53:22     43s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:22     43s] (I)       
[12/27 19:53:22     43s] (I)       ============  Phase 1e Route ============
[12/27 19:53:22     43s] (I)       Started Phase 1e ( Curr Mem: 3024.54 MB )
[12/27 19:53:22     43s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3036.55 MB )
[12/27 19:53:22     43s] (I)       Usage: 41 = (17 H, 24 V) = (0.44% H, 0.56% V) = (1.530e+04um H, 2.160e+04um V)
[12/27 19:53:22     43s] (I)       
[12/27 19:53:22     43s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[12/27 19:53:22     43s] [NR-eGR] 
[12/27 19:53:22     43s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3021.29 MB )
[12/27 19:53:22     43s] (I)       Running layer assignment with 16 threads
[12/27 19:53:22     43s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 3002.00 MB )
[12/27 19:53:22     43s] (I)       ============  Phase 1l Route ============
[12/27 19:53:22     43s] (I)       
[12/27 19:53:22     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 19:53:22     43s] [NR-eGR]                        OverCon            
[12/27 19:53:22     43s] [NR-eGR]                         #Gcell     %Gcell
[12/27 19:53:22     43s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 19:53:22     43s] [NR-eGR] ----------------------------------------------
[12/27 19:53:22     43s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:22     43s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 19:53:22     43s] [NR-eGR] ----------------------------------------------
[12/27 19:53:22     43s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 19:53:22     43s] [NR-eGR] 
[12/27 19:53:22     43s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3002.00 MB )
[12/27 19:53:22     43s] (I)       total 2D Cap : 8262 = (3929 H, 4333 V)
[12/27 19:53:22     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:53:22     43s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:53:22     43s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3002.00 MB )
[12/27 19:53:22     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:3002.0M
[12/27 19:53:22     43s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:22     43s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:53:22     43s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:22     43s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:53:22     43s] [hotspot] +------------+---------------+---------------+
[12/27 19:53:22     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:53:22     43s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:53:22     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:3002.0M
[12/27 19:53:22     43s] Reported timing to dir ./timingReports
[12/27 19:53:22     43s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1436.2M, totSessionCpu=0:00:43 **
[12/27 19:53:22     43s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3002.0M
[12/27 19:53:22     43s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3002.0M
[12/27 19:53:22     43s] End AAE Lib Interpolated Model. (MEM=3002.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:22     43s] **INFO: Starting Blocking QThread with 16 CPU
[12/27 19:53:22     43s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/27 19:53:22     43s] Multi-CPU acceleration using 16 CPU(s).
[12/27 19:53:22     43s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[12/27 19:53:22     43s] Multithreaded Timing Analysis is initialized with 16 threads
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] Starting delay calculation for Hold views
[12/27 19:53:22     43s] #################################################################################
[12/27 19:53:22     43s] # Design Stage: PreRoute
[12/27 19:53:22     43s] # Design Name: half_adder
[12/27 19:53:22     43s] # Design Mode: 250nm
[12/27 19:53:22     43s] # Analysis Mode: MMMC Non-OCV 
[12/27 19:53:22     43s] # Parasitics Mode: No SPEF/RCDB
[12/27 19:53:22     43s] # Signoff Settings: SI Off 
[12/27 19:53:22     43s] #################################################################################
[12/27 19:53:22     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 15.8M, InitMEM = 15.8M)
[12/27 19:53:22     43s] Calculate delays in Single mode...
[12/27 19:53:22     43s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/27 19:53:22     43s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:22     43s] Total number of fetched objects 14
[12/27 19:53:22     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:53:22     43s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 19:53:22     43s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 19:53:22     43s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[12/27 19:53:22     43s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[12/27 19:53:22     43s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.5), mem = 0.0M
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s] =============================================================================================
[12/27 19:53:22     43s]  Step TAT Report for QThreadWorker #1
[12/27 19:53:22     43s] =============================================================================================
[12/27 19:53:22     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:22     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     43s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:22     43s] [ TimingUpdate           ]      1   0:00:00.0  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.5
[12/27 19:53:22     43s] [ FullDelayCalc          ]      1   0:00:00.1  (  49.1 % )     0:00:00.1 /  0:00:00.1    1.4
[12/27 19:53:22     43s] [ TimingReport           ]      2   0:00:00.0  (   9.7 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 19:53:22     43s] [ MISC                   ]          0:00:00.1  (  38.6 % )     0:00:00.1 /  0:00:00.1    1.8
[12/27 19:53:22     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     43s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.5
[12/27 19:53:22     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:22     43s] 
[12/27 19:53:22     43s]  
_______________________________________________________________________
[12/27 19:53:24     43s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:02.0, MEM=3000.0M
[12/27 19:53:24     43s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1436.7M, totSessionCpu=0:00:43 **
[12/27 19:53:24     43s] *** Finished optDesign ***
[12/27 19:53:24     43s] 
[12/27 19:53:24     43s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.5 real=0:00:02.1)
[12/27 19:53:24     43s] Info: pop threads available for lower-level modules during optimization.
[12/27 19:53:24     43s] Deleting Lib Analyzer.
[12/27 19:53:24     43s] Info: Destroy the CCOpt slew target map.
[12/27 19:53:24     43s] clean pInstBBox. size 0
[12/27 19:53:24     43s] All LLGs are deleted
[12/27 19:53:24     43s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2999.9M
[12/27 19:53:24     43s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2999.9M
[12/27 19:53:24     43s] 
[12/27 19:53:24     43s] =============================================================================================
[12/27 19:53:24     43s]  Final TAT Report for optDesign
[12/27 19:53:24     43s] =============================================================================================
[12/27 19:53:24     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 19:53:24     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:24     43s] [ HoldOpt                ]      1   0:00:00.2  (  10.5 % )     0:00:00.5 /  0:00:00.3    0.6
[12/27 19:53:24     43s] [ ViewPruning            ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 19:53:24     43s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.2
[12/27 19:53:24     43s] [ QThreadMaster          ]      2   0:00:00.4  (  21.4 % )     0:00:00.4 /  0:00:00.0    0.1
[12/27 19:53:24     43s] [ TimingReport           ]      4   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 19:53:24     43s] [ DrvReport              ]      2   0:00:01.2  (  58.2 % )     0:00:01.2 /  0:00:00.0    0.0
[12/27 19:53:24     43s] [ MISC                   ]          0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/27 19:53:24     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:24     43s]  optDesign TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.5    0.3
[12/27 19:53:24     43s] ---------------------------------------------------------------------------------------------
[12/27 19:53:24     43s] 
[12/27 19:53:24     43s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc
[12/27 19:53:24     43s] #% Begin save design ... (date=12/27 19:53:24, mem=1414.9M)
[12/27 19:53:24     43s] % Begin Save ccopt configuration ... (date=12/27 19:53:24, mem=1414.9M)
[12/27 19:53:24     43s] % End Save ccopt configuration ... (date=12/27 19:53:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1415.9M, current mem=1415.9M)
[12/27 19:53:24     43s] % Begin Save netlist data ... (date=12/27 19:53:24, mem=1415.9M)
[12/27 19:53:24     43s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat/vbin/half_adder.v.bin in multi-threaded mode...
[12/27 19:53:24     43s] % End Save netlist data ... (date=12/27 19:53:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.1M, current mem=1417.1M)
[12/27 19:53:24     43s] Saving symbol-table file in separate thread ...
[12/27 19:53:24     43s] Saving congestion map file in separate thread ...
[12/27 19:53:24     43s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat/half_adder.route.congmap.gz ...
[12/27 19:53:24     43s] % Begin Save AAE data ... (date=12/27 19:53:24, mem=1417.6M)
[12/27 19:53:24     43s] Saving AAE Data ...
[12/27 19:53:24     43s] % End Save AAE data ... (date=12/27 19:53:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.6M, current mem=1417.6M)
[12/27 19:53:24     43s] % Begin Save clock tree data ... (date=12/27 19:53:24, mem=1417.7M)
[12/27 19:53:24     43s] % End Save clock tree data ... (date=12/27 19:53:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.7M, current mem=1417.7M)
[12/27 19:53:24     43s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat/gui.pref.tcl ...
[12/27 19:53:24     43s] Saving mode setting ...
[12/27 19:53:24     43s] Saving global file ...
[12/27 19:53:24     43s] Saving Drc markers ...
[12/27 19:53:24     43s] ... 2 markers are saved ...
[12/27 19:53:24     43s] ... 0 geometry drc markers are saved ...
[12/27 19:53:24     43s] ... 0 antenna drc markers are saved ...
[12/27 19:53:24     43s] Saving floorplan file in separate thread ...
[12/27 19:53:24     43s] Saving PG file in separate thread ...
[12/27 19:53:24     43s] Saving placement file in separate thread ...
[12/27 19:53:24     43s] Saving route file in separate thread ...
[12/27 19:53:24     43s] Saving property file in separate thread ...
[12/27 19:53:24     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 19:53:24     43s] Save Adaptive View Pruing View Names to Binary file
[12/27 19:53:24     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3015.4M) ***
[12/27 19:53:24     43s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:53:24     43s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat/half_adder.pg.gz
[12/27 19:53:24     43s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat/half_adder.prop
[12/27 19:53:24     43s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3015.4M) ***
[12/27 19:53:24     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3015.4M) ***
[12/27 19:53:24     43s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:53:24     43s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:53:24     43s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3015.4M) ***
[12/27 19:53:24     43s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:53:24     43s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:53:24     43s] #Saving pin access data to file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat/half_adder.apa ...
[12/27 19:53:25     43s] #
[12/27 19:53:25     43s] Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat/half_adder.congmap.gz ...
[12/27 19:53:25     43s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:53:25     43s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/27 19:53:25     43s] % Begin Save power constraints data ... (date=12/27 19:53:25, mem=1419.0M)
[12/27 19:53:25     43s] % End Save power constraints data ... (date=12/27 19:53:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1419.0M, current mem=1419.0M)
[12/27 19:53:26     44s] Generated self-contained design cts.enc.dat
[12/27 19:53:26     44s] #% End save design ... (date=12/27 19:53:26, total cpu=0:00:01.1, real=0:00:02.0, peak res=1419.4M, current mem=1419.4M)
[12/27 19:53:26     44s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 19:53:26     44s] 
[12/27 19:53:51     45s] <CMD> fit
[12/27 19:55:10     48s] <CMD> ctd_win -id ctd_window
[12/27 19:55:10     48s] Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 19:55:10     48s] End AAE Lib Interpolated Model. (MEM=3352.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 19:55:10     48s] Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:00:48     60s] couldn't read file "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/scripts/05_route": no such file or directory
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 1
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 1
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 2
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/27 20:01:09     61s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/27 20:01:09     61s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/27 20:01:09     61s] #% Begin routeDesign (date=12/27 20:01:09, mem=1714.7M)
[12/27 20:01:09     61s] ### Time Record (routeDesign) is installed.
[12/27 20:01:09     61s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.70 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/27 20:01:09     61s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/27 20:01:09     61s] #typical has no qx tech file defined
[12/27 20:01:09     61s] #No active RC corner or QRC tech file is missing.
[12/27 20:01:09     61s] #**INFO: setDesignMode -flowEffort standard
[12/27 20:01:09     61s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/27 20:01:09     61s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/27 20:01:09     61s] OPERPROF: Starting checkPlace at level 1, MEM:3336.9M
[12/27 20:01:09     61s] #spOpts: N=250 
[12/27 20:01:09     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3336.9M
[12/27 20:01:09     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3336.9M
[12/27 20:01:09     61s] Core basic site is CoreSite
[12/27 20:01:09     61s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 20:01:09     61s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 20:01:09     61s] SiteArray: use 57,344 bytes
[12/27 20:01:09     61s] SiteArray: current memory after site array memory allocation 3337.0M
[12/27 20:01:09     61s] SiteArray: FP blocked sites are writable
[12/27 20:01:09     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.000, MEM:3337.0M
[12/27 20:01:09     61s] Begin checking placement ... (start mem=3336.9M, init mem=3337.0M)
[12/27 20:01:09     61s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3337.0M
[12/27 20:01:09     61s] *info: Placed = 26             (Fixed = 18)
[12/27 20:01:09     61s] *info: Unplaced = 0           
[12/27 20:01:09     61s] Placement Density:12.04%(13149000/109188000)
[12/27 20:01:09     61s] Placement Density (including fixed std cells):12.17%(13311000/109350000)
[12/27 20:01:09     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3337.0M
[12/27 20:01:09     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3336.9M
[12/27 20:01:09     61s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3336.9M)
[12/27 20:01:09     61s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.003, MEM:3336.9M
[12/27 20:01:09     61s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/27 20:01:09     61s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/27 20:01:09     61s] 
[12/27 20:01:09     61s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/27 20:01:09     61s] *** Changed status on (1) nets in Clock.
[12/27 20:01:09     61s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3336.9M) ***
[12/27 20:01:09     61s] % Begin globalDetailRoute (date=12/27 20:01:09, mem=1714.8M)
[12/27 20:01:09     61s] 
[12/27 20:01:09     61s] globalDetailRoute
[12/27 20:01:09     61s] 
[12/27 20:01:09     61s] #setNanoRouteMode -droutePostRouteLithoRepair true
[12/27 20:01:09     61s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/27 20:01:09     61s] #setNanoRouteMode -routeBottomRoutingLayer 1
[12/27 20:01:09     61s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/27 20:01:09     61s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/27 20:01:09     61s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/27 20:01:09     61s] #setNanoRouteMode -routeTopRoutingLayer 2
[12/27 20:01:09     61s] #setNanoRouteMode -routeWithLithoDriven true
[12/27 20:01:09     61s] #setNanoRouteMode -routeWithSiDriven true
[12/27 20:01:09     61s] #setNanoRouteMode -routeWithTimingDriven true
[12/27 20:01:09     61s] ### Time Record (globalDetailRoute) is installed.
[12/27 20:01:09     61s] #Start globalDetailRoute on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### Time Record (Pre Callback) is installed.
[12/27 20:01:09     61s] ### Time Record (Pre Callback) is uninstalled.
[12/27 20:01:09     61s] ### Time Record (DB Import) is installed.
[12/27 20:01:09     61s] ### Time Record (Timing Data Generation) is installed.
[12/27 20:01:09     61s] #Generating timing data, please wait...
[12/27 20:01:09     61s] #12 total nets, 1 already routed, 1 will ignore in trialRoute
[12/27 20:01:09     61s] ### run_trial_route starts on Sat Dec 27 20:01:09 2025 with memory = 1721.39 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.27 [16]--
[12/27 20:01:09     61s] ### dump_timing_file starts on Sat Dec 27 20:01:09 2025 with memory = 1710.24 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### extractRC starts on Sat Dec 27 20:01:09 2025 with memory = 1710.24 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 20:01:09     61s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] #Dump tif for version 2.1
[12/27 20:01:09     61s] End AAE Lib Interpolated Model. (MEM=3464.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:09     61s] Total number of fetched objects 14
[12/27 20:01:09     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:09     61s] End delay calculation. (MEM=3613.95 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:09     61s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.56 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.37 [16]--
[12/27 20:01:09     61s] #Done generating timing data.
[12/27 20:01:09     61s] ### Time Record (Timing Data Generation) is uninstalled.
[12/27 20:01:09     61s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/27 20:01:09     61s] ### Net info: total nets: 14
[12/27 20:01:09     61s] ### Net info: dirty nets: 0
[12/27 20:01:09     61s] ### Net info: marked as disconnected nets: 0
[12/27 20:01:09     61s] #num needed restored net=0
[12/27 20:01:09     61s] #need_extraction net=0 (total=14)
[12/27 20:01:09     61s] ### Net info: fully routed nets: 1
[12/27 20:01:09     61s] ### Net info: trivial (< 2 pins) nets: 2
[12/27 20:01:09     61s] ### Net info: unrouted nets: 11
[12/27 20:01:09     61s] ### Net info: re-extraction nets: 0
[12/27 20:01:09     61s] ### Net info: ignored nets: 0
[12/27 20:01:09     61s] ### Net info: skip routing nets: 0
[12/27 20:01:09     61s] #Start reading timing information from file .timing_file_64914.tif.gz ...
[12/27 20:01:09     61s] #Read in timing information for 6 ports, 8 instances from timing file .timing_file_64914.tif.gz.
[12/27 20:01:09     61s] ### Time Record (DB Import) is uninstalled.
[12/27 20:01:09     61s] #NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
[12/27 20:01:09     61s] #RTESIG:78da8dd14d8bc230100660cffe8a217aa8e0c74ca6cdc755f0ea2eb2eb552ac45a282d24
[12/27 20:01:09     61s] #       e9c17f6f76f75a9acd259079987798acd6d7d30504d93df12ea0c11bc1f9221109ed8ed2
[12/27 20:01:09     61s] #       75207b4ba5efa358aed61f9f5f6c2420146d1f5de3fc16c6e03c041763db379b3f522905
[12/27 20:01:09     61s] #       d18f0e8afb3074d344530a155084e8d3eba451c820ea310e8945e7fbdabf269d91253cea
[12/27 20:01:09     61s] #       2ecce59134088c16cb4aee0dfe1c281edd50c769ce293bdb9395c9a35231d0fcbe92d120
[12/27 20:01:09     61s] #       9e6df39c5f086932b9c592e612c4ef54b966e90b6466306daa7ca0c57f189e318b3760a4
[12/27 20:01:09     61s] #       c122
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #RTESIG:78da8dd14d8bc230100660cffe8a217aa8e0c74ca6cdc755f0ea2eb2eb552ac45a282d24
[12/27 20:01:09     61s] #       e9c17f6f76f75a9acd259079987798acd6d7d30504d93df12ea0c11bc1f9221109ed8ed2
[12/27 20:01:09     61s] #       75207b4ba5efa358aed61f9f5f6c2420146d1f5de3fc16c6e03c041763db379b3f522905
[12/27 20:01:09     61s] #       d18f0e8afb3074d344530a155084e8d3eba451c820ea310e8945e7fbdabf269d91253cea
[12/27 20:01:09     61s] #       2ecce59134088c16cb4aee0dfe1c281edd50c769ce293bdb9395c9a35231d0fcbe92d120
[12/27 20:01:09     61s] #       9e6df39c5f086932b9c592e612c4ef54b966e90b6466306daa7ca0c57f189e318b3760a4
[12/27 20:01:09     61s] #       c122
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Using multithreading with 16 threads.
[12/27 20:01:09     61s] ### Time Record (Data Preparation) is installed.
[12/27 20:01:09     61s] #Start routing data preparation on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Minimum voltage of a net in the design = 0.000.
[12/27 20:01:09     61s] #Maximum voltage of a net in the design = 40.000.
[12/27 20:01:09     61s] #Voltage range [0.000 - 40.000] has 12 nets.
[12/27 20:01:09     61s] #Voltage range [40.000 - 40.000] has 1 net.
[12/27 20:01:09     61s] #Voltage range [0.000 - 0.000] has 1 net.
[12/27 20:01:09     61s] ### Time Record (Cell Pin Access) is installed.
[12/27 20:01:09     61s] ### Time Record (Cell Pin Access) is uninstalled.
[12/27 20:01:09     61s] # M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:01:09     61s] # M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:01:09     61s] #Regenerating Ggrids automatically.
[12/27 20:01:09     61s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
[12/27 20:01:09     61s] #Using automatically generated G-grids.
[12/27 20:01:09     61s] #Done routing data preparation.
[12/27 20:01:09     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1695.66 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### Time Record (Data Preparation) is uninstalled.
[12/27 20:01:09     61s] ### Time Record (Special Wire Merging) is installed.
[12/27 20:01:09     61s] #Merging special wires: starts on Sat Dec 27 20:01:09 2025 with memory = 1695.67 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.38 [16]--
[12/27 20:01:09     61s] ### Time Record (Special Wire Merging) is uninstalled.
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Finished routing data preparation on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Cpu time = 00:00:00
[12/27 20:01:09     61s] #Elapsed time = 00:00:00
[12/27 20:01:09     61s] #Increased memory = 3.79 (MB)
[12/27 20:01:09     61s] #Total memory = 1695.67 (MB)
[12/27 20:01:09     61s] #Peak memory = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### Time Record (Global Routing) is installed.
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Start global routing on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Start global routing initialization on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Number of eco nets is 0
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Start global routing data preparation on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### build_merged_routing_blockage_rect_list starts on Sat Dec 27 20:01:09 2025 with memory = 1695.67 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] #Start routing resource analysis on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### init_is_bin_blocked starts on Sat Dec 27 20:01:09 2025 with memory = 1695.67 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec 27 20:01:09 2025 with memory = 1695.67 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.47 [16]--
[12/27 20:01:09     61s] ### adjust_flow_cap starts on Sat Dec 27 20:01:09 2025 with memory = 1697.18 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.01 [16]--
[12/27 20:01:09     61s] ### adjust_partial_route_blockage starts on Sat Dec 27 20:01:09 2025 with memory = 1697.19 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.01 [16]--
[12/27 20:01:09     61s] ### set_via_blocked starts on Sat Dec 27 20:01:09 2025 with memory = 1697.19 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### copy_flow starts on Sat Dec 27 20:01:09 2025 with memory = 1697.19 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.11 [16]--
[12/27 20:01:09     61s] #Routing resource analysis is done on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### report_flow_cap starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #  Resource Analysis:
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/27 20:01:09     61s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/27 20:01:09     61s] #  --------------------------------------------------------------
[12/27 20:01:09     61s] #  M1             H         282           0         322     5.59%
[12/27 20:01:09     61s] #  M2             V         462           0         322     0.93%
[12/27 20:01:09     61s] #  --------------------------------------------------------------
[12/27 20:01:09     61s] #  Total                    744       0.00%         644     3.26%
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --0.95 [16]--
[12/27 20:01:09     61s] ### analyze_m2_tracks starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### report_initial_resource starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### mark_pg_pins_accessibility starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### set_net_region starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --0.98 [16]--
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Global routing data preparation is done on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### prepare_level starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init level 1 starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### Level 1 hgrid = 23 X 14
[12/27 20:01:09     61s] ### prepare_level_flow starts on Sat Dec 27 20:01:09 2025 with memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Global routing initialization is done on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.77 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #start global routing iteration 1...
[12/27 20:01:09     61s] ### init_flow_edge starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### routing at level 1 (topmost level) iter 0
[12/27 20:01:09     61s] ### measure_qor starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### measure_congestion starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.28 [16]--
[12/27 20:01:09     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #start global routing iteration 2...
[12/27 20:01:09     61s] ### routing at level 1 (topmost level) iter 1
[12/27 20:01:09     61s] ### measure_qor starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### measure_congestion starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.27 [16]--
[12/27 20:01:09     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #start global routing iteration 3...
[12/27 20:01:09     61s] ### routing at level 1 (topmost level) iter 2
[12/27 20:01:09     61s] ### measure_qor starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### measure_congestion starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.27 [16]--
[12/27 20:01:09     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### route_end starts on Sat Dec 27 20:01:09 2025 with memory = 1696.99 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[12/27 20:01:09     61s] #Total number of routable nets = 12.
[12/27 20:01:09     61s] #Total number of nets in the design = 14.
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #11 routable nets have only global wires.
[12/27 20:01:09     61s] #1 routable net has only detail routed wires.
[12/27 20:01:09     61s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Routed nets constraints summary:
[12/27 20:01:09     61s] #-----------------------------
[12/27 20:01:09     61s] #        Rules   Unconstrained  
[12/27 20:01:09     61s] #-----------------------------
[12/27 20:01:09     61s] #      Default              11  
[12/27 20:01:09     61s] #-----------------------------
[12/27 20:01:09     61s] #        Total              11  
[12/27 20:01:09     61s] #-----------------------------
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Routing constraints summary of the whole design:
[12/27 20:01:09     61s] #------------------------------------------
[12/27 20:01:09     61s] #        Rules   Pref Layer   Unconstrained  
[12/27 20:01:09     61s] #------------------------------------------
[12/27 20:01:09     61s] #      Default            1              11  
[12/27 20:01:09     61s] #------------------------------------------
[12/27 20:01:09     61s] #        Total            1              11  
[12/27 20:01:09     61s] #------------------------------------------
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### cal_base_flow starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init_flow_edge starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### cal_flow starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.00 [16]--
[12/27 20:01:09     61s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### report_overcon starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #                 OverCon          
[12/27 20:01:09     61s] #                  #Gcell    %Gcell
[12/27 20:01:09     61s] #     Layer           (1)   OverCon  Flow/Cap
[12/27 20:01:09     61s] #  ----------------------------------------------
[12/27 20:01:09     61s] #  M1            0(0.00%)   (0.00%)     0.19  
[12/27 20:01:09     61s] #  M2            0(0.00%)   (0.00%)     0.14  
[12/27 20:01:09     61s] #  ----------------------------------------------
[12/27 20:01:09     61s] #     Total      0(0.00%)   (0.00%)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/27 20:01:09     61s] #  Overflow after GR: 0.00% H + 0.00% V
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --0.75 [16]--
[12/27 20:01:09     61s] ### cal_base_flow starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init_flow_edge starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### cal_flow starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --0.99 [16]--
[12/27 20:01:09     61s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### export_cong_map starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### PDZT_Export::export_cong_map starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.05 [16]--
[12/27 20:01:09     61s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### import_cong_map starts on Sat Dec 27 20:01:09 2025 with memory = 1697.00 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #Hotspot report including placement blocked areas
[12/27 20:01:09     61s] OPERPROF: Starting HotSpotCal at level 1, MEM:3469.5M
[12/27 20:01:09     61s] [hotspot] +------------+---------------+---------------+
[12/27 20:01:09     61s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[12/27 20:01:09     61s] [hotspot] +------------+---------------+---------------+
[12/27 20:01:09     61s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[12/27 20:01:09     61s] [hotspot] |    M2(V)   |          0.00 |          0.00 |
[12/27 20:01:09     61s] [hotspot] +------------+---------------+---------------+
[12/27 20:01:09     61s] [hotspot] |   worst    |          0.00 |          0.00 |
[12/27 20:01:09     61s] [hotspot] +------------+---------------+---------------+
[12/27 20:01:09     61s] [hotspot] | all layers |          0.00 |          0.00 |
[12/27 20:01:09     61s] [hotspot] +------------+---------------+---------------+
[12/27 20:01:09     61s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 20:01:09     61s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/27 20:01:09     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 20:01:09     61s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:3469.5M
[12/27 20:01:09     61s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.23 [16]--
[12/27 20:01:09     61s] ### update starts on Sat Dec 27 20:01:09 2025 with memory = 1697.41 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #Complete Global Routing.
[12/27 20:01:09     61s] #Total wire length = 44327 um.
[12/27 20:01:09     61s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:09     61s] #Total wire length on LAYER M1 = 14297 um.
[12/27 20:01:09     61s] #Total wire length on LAYER M2 = 30030 um.
[12/27 20:01:09     61s] #Total number of vias = 24
[12/27 20:01:09     61s] #Up-Via Summary (total 24):
[12/27 20:01:09     61s] #           
[12/27 20:01:09     61s] #-----------------------
[12/27 20:01:09     61s] # M1                 24
[12/27 20:01:09     61s] #-----------------------
[12/27 20:01:09     61s] #                    24 
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.02 [16]--
[12/27 20:01:09     61s] ### report_overcon starts on Sat Dec 27 20:01:09 2025 with memory = 1704.58 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --0.98 [16]--
[12/27 20:01:09     61s] ### report_overcon starts on Sat Dec 27 20:01:09 2025 with memory = 1704.58 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] #Max overcon = 0 track.
[12/27 20:01:09     61s] #Total overcon = 0.00%.
[12/27 20:01:09     61s] #Worst layer Gcell overcon rate = 0.00%.
[12/27 20:01:09     61s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --0.88 [16]--
[12/27 20:01:09     61s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.08 [16]--
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Global routing statistics:
[12/27 20:01:09     61s] #Cpu time = 00:00:00
[12/27 20:01:09     61s] #Elapsed time = 00:00:00
[12/27 20:01:09     61s] #Increased memory = 8.91 (MB)
[12/27 20:01:09     61s] #Total memory = 1704.58 (MB)
[12/27 20:01:09     61s] #Peak memory = 1788.11 (MB)
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #Finished global routing on Sat Dec 27 20:01:09 2025
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] #
[12/27 20:01:09     61s] ### Time Record (Global Routing) is uninstalled.
[12/27 20:01:09     61s] ### Time Record (Track Assignment) is installed.
[12/27 20:01:09     61s] ### Time Record (Track Assignment) is uninstalled.
[12/27 20:01:09     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1697.25 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     61s] ### Time Record (Track Assignment) is installed.
[12/27 20:01:09     61s] #Start Track Assignment.
[12/27 20:01:09     61s] #Done with 9 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
[12/27 20:01:09     61s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[12/27 20:01:09     62s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #Track assignment summary:
[12/27 20:01:09     62s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/27 20:01:09     62s] #------------------------------------------------------------------------
[12/27 20:01:09     62s] # M1         13803.05 	  0.00%  	  0.00% 	  0.00%
[12/27 20:01:09     62s] # M2         24714.00 	  0.05%  	  0.00% 	  0.00%
[12/27 20:01:09     62s] #------------------------------------------------------------------------
[12/27 20:01:09     62s] # All       38517.05  	  0.03% 	  0.00% 	  0.00%
[12/27 20:01:09     62s] #Complete Track Assignment.
[12/27 20:01:09     62s] #Total wire length = 46352 um.
[12/27 20:01:09     62s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:09     62s] #Total wire length on LAYER M1 = 14792 um.
[12/27 20:01:09     62s] #Total wire length on LAYER M2 = 31560 um.
[12/27 20:01:09     62s] #Total number of vias = 24
[12/27 20:01:09     62s] #Up-Via Summary (total 24):
[12/27 20:01:09     62s] #           
[12/27 20:01:09     62s] #-----------------------
[12/27 20:01:09     62s] # M1                 24
[12/27 20:01:09     62s] #-----------------------
[12/27 20:01:09     62s] #                    24 
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] ### Time Record (Track Assignment) is uninstalled.
[12/27 20:01:09     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1705.46 (MB), peak = 1788.11 (MB)
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #number of short segments in preferred routing layers
[12/27 20:01:09     62s] #	
[12/27 20:01:09     62s] #	
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/27 20:01:09     62s] #Cpu time = 00:00:00
[12/27 20:01:09     62s] #Elapsed time = 00:00:00
[12/27 20:01:09     62s] #Increased memory = 13.82 (MB)
[12/27 20:01:09     62s] #Total memory = 1705.70 (MB)
[12/27 20:01:09     62s] #Peak memory = 1788.11 (MB)
[12/27 20:01:09     62s] #Using multithreading with 16 threads.
[12/27 20:01:09     62s] ### Time Record (Detail Routing) is installed.
[12/27 20:01:09     62s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #Start Detail Routing..
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #Start litho driven routing to prevent litho hotspot patterns.
[12/27 20:01:09     62s] #start initial detail routing ...
[12/27 20:01:09     62s] ### Design has 0 dirty nets, 11 dirty-areas)
[12/27 20:01:09     62s] #   number of violations = 2
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #    By Layer and Type :
[12/27 20:01:09     62s] #	          Short   Totals
[12/27 20:01:09     62s] #	M1            1        1
[12/27 20:01:09     62s] #	M2            1        1
[12/27 20:01:09     62s] #	Totals        2        2
[12/27 20:01:09     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1852.14 (MB), peak = 1852.16 (MB)
[12/27 20:01:09     62s] #start 1st optimization iteration ...
[12/27 20:01:09     62s] #   number of violations = 1
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #    By Layer and Type :
[12/27 20:01:09     62s] #	          Short   Totals
[12/27 20:01:09     62s] #	M1            1        1
[12/27 20:01:09     62s] #	Totals        1        1
[12/27 20:01:09     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.97 (MB), peak = 1853.97 (MB)
[12/27 20:01:09     62s] #start 2nd optimization iteration ...
[12/27 20:01:09     62s] #   number of violations = 1
[12/27 20:01:09     62s] #
[12/27 20:01:09     62s] #    By Layer and Type :
[12/27 20:01:09     62s] #	          Short   Totals
[12/27 20:01:09     62s] #	M1            1        1
[12/27 20:01:09     62s] #	Totals        1        1
[12/27 20:01:09     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.04 (MB), peak = 1854.04 (MB)
[12/27 20:01:09     62s] #start 3rd optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.85 (MB), peak = 1854.85 (MB)
[12/27 20:01:10     62s] #start 4th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.70 (MB), peak = 1856.70 (MB)
[12/27 20:01:10     62s] #start 5th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.88 (MB), peak = 1857.88 (MB)
[12/27 20:01:10     62s] #start 6th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.13 (MB), peak = 1858.13 (MB)
[12/27 20:01:10     62s] #start 7th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.14 (MB), peak = 1858.14 (MB)
[12/27 20:01:10     62s] #start 8th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.14 (MB), peak = 1858.14 (MB)
[12/27 20:01:10     62s] #start 9th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.29 (MB), peak = 1858.29 (MB)
[12/27 20:01:10     62s] #start 10th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.79 (MB), peak = 1858.79 (MB)
[12/27 20:01:10     62s] #start 11th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.02 (MB), peak = 1859.02 (MB)
[12/27 20:01:10     62s] #start 12th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.07 (MB), peak = 1859.07 (MB)
[12/27 20:01:10     62s] #start 13th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.32 (MB), peak = 1859.32 (MB)
[12/27 20:01:10     62s] #start 14th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.32 (MB), peak = 1859.32 (MB)
[12/27 20:01:10     62s] #start 15th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.34 (MB), peak = 1859.34 (MB)
[12/27 20:01:10     62s] #start 16th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.36 (MB), peak = 1859.36 (MB)
[12/27 20:01:10     62s] #Complete Detail Routing.
[12/27 20:01:10     62s] #Total wire length = 42928 um.
[12/27 20:01:10     62s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M1 = 15958 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M2 = 26970 um.
[12/27 20:01:10     62s] #Total number of vias = 14
[12/27 20:01:10     62s] #Up-Via Summary (total 14):
[12/27 20:01:10     62s] #           
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] # M1                 14
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] #                    14 
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Total number of DRC violations = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M1 = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M2 = 0
[12/27 20:01:10     62s] ### Time Record (Detail Routing) is uninstalled.
[12/27 20:01:10     62s] #Cpu time = 00:00:01
[12/27 20:01:10     62s] #Elapsed time = 00:00:00
[12/27 20:01:10     62s] #Increased memory = -0.30 (MB)
[12/27 20:01:10     62s] #Total memory = 1705.39 (MB)
[12/27 20:01:10     62s] #Peak memory = 1859.50 (MB)
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Start litho Repair
[12/27 20:01:10     62s] #WARNING (NRDR-222) When litho repair was started, DRC violations were found. Litho repair is applied only for DRC clean designs. Before the litho repair process, please make sure the design is routed and has no DRC violations.
[12/27 20:01:10     62s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Start litho driven routing to prevent litho hotspot patterns.
[12/27 20:01:10     62s] #start 1st optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.10 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #start 2nd optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.50 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #start 3rd optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.48 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #start 4th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.31 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #start 5th optimization iteration ...
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.38 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #Complete Detail Routing.
[12/27 20:01:10     62s] #Total wire length = 42748 um.
[12/27 20:01:10     62s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M1 = 15778 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M2 = 26970 um.
[12/27 20:01:10     62s] #Total number of vias = 14
[12/27 20:01:10     62s] #Up-Via Summary (total 14):
[12/27 20:01:10     62s] #           
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] # M1                 14
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] #                    14 
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Total number of DRC violations = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M1 = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M2 = 0
[12/27 20:01:10     62s] #Complete litho Repair.
[12/27 20:01:10     62s] ### Time Record (Post Route Wire Spreading) is installed.
[12/27 20:01:10     62s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Start Post Route wire spreading..
[12/27 20:01:10     62s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Start DRC checking..
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.36 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #CELL_VIEW half_adder,init has 1 DRC violations
[12/27 20:01:10     62s] #Total number of DRC violations = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M1 = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M2 = 0
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Start data preparation for wire spreading...
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Data preparation is done on Sat Dec 27 20:01:10 2025
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Start Post Route Wire Spread.
[12/27 20:01:10     62s] #Done with 1 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[12/27 20:01:10     62s] #Complete Post Route Wire Spread.
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Total wire length = 42988 um.
[12/27 20:01:10     62s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M1 = 15778 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M2 = 27210 um.
[12/27 20:01:10     62s] #Total number of vias = 14
[12/27 20:01:10     62s] #Up-Via Summary (total 14):
[12/27 20:01:10     62s] #           
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] # M1                 14
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] #                    14 
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #Start DRC checking..
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1794.81 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #CELL_VIEW half_adder,init has 1 DRC violations
[12/27 20:01:10     62s] #Total number of DRC violations = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M1 = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M2 = 0
[12/27 20:01:10     62s] #   number of violations = 1
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #    By Layer and Type :
[12/27 20:01:10     62s] #	          Short   Totals
[12/27 20:01:10     62s] #	M1            1        1
[12/27 20:01:10     62s] #	Totals        1        1
[12/27 20:01:10     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.46 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     62s] #CELL_VIEW half_adder,init has 1 DRC violations
[12/27 20:01:10     62s] #Total number of DRC violations = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M1 = 1
[12/27 20:01:10     62s] #Total number of violations on LAYER M2 = 0
[12/27 20:01:10     62s] #Post Route wire spread is done.
[12/27 20:01:10     62s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/27 20:01:10     62s] #Total wire length = 42988 um.
[12/27 20:01:10     62s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M1 = 15778 um.
[12/27 20:01:10     62s] #Total wire length on LAYER M2 = 27210 um.
[12/27 20:01:10     62s] #Total number of vias = 14
[12/27 20:01:10     62s] #Up-Via Summary (total 14):
[12/27 20:01:10     62s] #           
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] # M1                 14
[12/27 20:01:10     62s] #-----------------------
[12/27 20:01:10     62s] #                    14 
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #detailRoute Statistics:
[12/27 20:01:10     62s] #Cpu time = 00:00:01
[12/27 20:01:10     62s] #Elapsed time = 00:00:01
[12/27 20:01:10     62s] #Increased memory = 4.19 (MB)
[12/27 20:01:10     62s] #Total memory = 1709.88 (MB)
[12/27 20:01:10     62s] #Peak memory = 1859.50 (MB)
[12/27 20:01:10     62s] ### Time Record (DB Export) is installed.
[12/27 20:01:10     62s] ### Time Record (DB Export) is uninstalled.
[12/27 20:01:10     62s] ### Time Record (Post Callback) is installed.
[12/27 20:01:10     62s] ### Time Record (Post Callback) is uninstalled.
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] #globalDetailRoute statistics:
[12/27 20:01:10     62s] #Cpu time = 00:00:01
[12/27 20:01:10     62s] #Elapsed time = 00:00:01
[12/27 20:01:10     62s] #Increased memory = -11.47 (MB)
[12/27 20:01:10     62s] #Total memory = 1703.30 (MB)
[12/27 20:01:10     62s] #Peak memory = 1859.50 (MB)
[12/27 20:01:10     62s] #Number of warnings = 2
[12/27 20:01:10     62s] #Total number of warnings = 11
[12/27 20:01:10     62s] #Number of fails = 0
[12/27 20:01:10     62s] #Total number of fails = 0
[12/27 20:01:10     62s] #Complete globalDetailRoute on Sat Dec 27 20:01:10 2025
[12/27 20:01:10     62s] #
[12/27 20:01:10     62s] ### Time Record (globalDetailRoute) is uninstalled.
[12/27 20:01:10     62s] % End globalDetailRoute (date=12/27 20:01:10, total cpu=0:00:01.3, real=0:00:01.0, peak res=1859.5M, current mem=1685.6M)
[12/27 20:01:10     63s] #Default setup view is reset to func_typical.
[12/27 20:01:10     63s] % Begin detailRoute (date=12/27 20:01:10, mem=1684.2M)
[12/27 20:01:10     63s] 
[12/27 20:01:10     63s] detailRoute
[12/27 20:01:10     63s] 
[12/27 20:01:10     63s] #setNanoRouteMode -droutePostRouteLithoRepair true
[12/27 20:01:10     63s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/27 20:01:10     63s] #setNanoRouteMode -routeBottomRoutingLayer 1
[12/27 20:01:10     63s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/27 20:01:10     63s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/27 20:01:10     63s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/27 20:01:10     63s] #setNanoRouteMode -routeTopRoutingLayer 2
[12/27 20:01:10     63s] #setNanoRouteMode -routeWithLithoDriven true
[12/27 20:01:10     63s] #setNanoRouteMode -routeWithSiDriven true
[12/27 20:01:10     63s] #setNanoRouteMode -routeWithTimingDriven true
[12/27 20:01:10     63s] ### Time Record (detailRoute) is installed.
[12/27 20:01:10     63s] #Start detailRoute on Sat Dec 27 20:01:10 2025
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] ### Time Record (Pre Callback) is installed.
[12/27 20:01:10     63s] ### Time Record (Pre Callback) is uninstalled.
[12/27 20:01:10     63s] ### Time Record (DB Import) is installed.
[12/27 20:01:10     63s] ### Time Record (Timing Data Generation) is installed.
[12/27 20:01:10     63s] ### Time Record (Timing Data Generation) is uninstalled.
[12/27 20:01:10     63s] LayerId::1 widthSet size::1
[12/27 20:01:10     63s] LayerId::2 widthSet size::1
[12/27 20:01:10     63s] Updating RC grid for preRoute extraction ...
[12/27 20:01:10     63s] Initializing multi-corner resistance tables ...
[12/27 20:01:10     63s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:10     63s] ### Net info: total nets: 14
[12/27 20:01:10     63s] ### Net info: dirty nets: 0
[12/27 20:01:10     63s] ### Net info: marked as disconnected nets: 0
[12/27 20:01:10     63s] #num needed restored net=0
[12/27 20:01:10     63s] #need_extraction net=0 (total=14)
[12/27 20:01:10     63s] ### Net info: fully routed nets: 12
[12/27 20:01:10     63s] ### Net info: trivial (< 2 pins) nets: 2
[12/27 20:01:10     63s] ### Net info: unrouted nets: 0
[12/27 20:01:10     63s] ### Net info: re-extraction nets: 0
[12/27 20:01:10     63s] ### Net info: ignored nets: 0
[12/27 20:01:10     63s] ### Net info: skip routing nets: 0
[12/27 20:01:10     63s] #Start reading timing information from file .timing_file_64914.tif.gz ...
[12/27 20:01:10     63s] #Read in timing information for 6 ports, 8 instances from timing file .timing_file_64914.tif.gz.
[12/27 20:01:10     63s] ### Time Record (DB Import) is uninstalled.
[12/27 20:01:10     63s] #NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
[12/27 20:01:10     63s] #RTESIG:78da8dd14d6bc3300c06e09df72b84db43066b2659893fae835db751b65d4b0a6e1a0809
[12/27 20:01:10     63s] #       d8ce61ff7ea2bb86b8be18ec07f995bcdbffbc1d4191af890f091d9e08de8f1a91d01f48
[12/27 20:01:10     63s] #       b617f227b9fa7e558fbbfdc7e717e906a8c6db82ea32ce5d7e8625850829e43c4cfdd3bf
[12/27 20:01:10     63s] #       63a741c030e5d087b84a5a6320c72540759ee7719d5892700aaa94a39cae1a830caa5bf2
[12/27 20:01:10     63s] #       2c2c873875f177d539497ee9c6b4f51e6987c0e8b16975ed8a4d12cbdbc59a6c5c193586
[12/27 20:01:10     63s] #       81b6e725c682ba0efd757b2064c995064b56df598b1b50b7f425285fa50b0d58d7968379
[12/27 20:01:10     63s] #       bcc3f08679f803a8d6d896
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #WARNING (NRDR-247) Option droutePostRouteLithoRepair was disabled by option droutePostRouteSpreadWire . Please set them to false for doing litho repair.
[12/27 20:01:10     63s] ### Time Record (Special Wire Merging) is installed.
[12/27 20:01:10     63s] #Merging special wires: starts on Sat Dec 27 20:01:10 2025 with memory = 1691.93 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.41 [16]--
[12/27 20:01:10     63s] ### Time Record (Special Wire Merging) is uninstalled.
[12/27 20:01:10     63s] ### Time Record (Data Preparation) is installed.
[12/27 20:01:10     63s] #Start routing data preparation on Sat Dec 27 20:01:10 2025
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #Minimum voltage of a net in the design = 0.000.
[12/27 20:01:10     63s] #Maximum voltage of a net in the design = 40.000.
[12/27 20:01:10     63s] #Voltage range [0.000 - 40.000] has 12 nets.
[12/27 20:01:10     63s] #Voltage range [40.000 - 40.000] has 1 net.
[12/27 20:01:10     63s] #Voltage range [0.000 - 0.000] has 1 net.
[12/27 20:01:10     63s] ### Time Record (Cell Pin Access) is installed.
[12/27 20:01:10     63s] ### Time Record (Cell Pin Access) is uninstalled.
[12/27 20:01:10     63s] # M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:01:10     63s] # M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:01:10     63s] #Regenerating Ggrids automatically.
[12/27 20:01:10     63s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
[12/27 20:01:10     63s] #Using automatically generated G-grids.
[12/27 20:01:10     63s] #Done routing data preparation.
[12/27 20:01:10     63s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1695.76 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     63s] ### Time Record (Data Preparation) is uninstalled.
[12/27 20:01:10     63s] ### Time Record (Post Route Wire Spreading) is installed.
[12/27 20:01:10     63s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #Start Post Route wire spreading..
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #Start data preparation for wire spreading...
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #Data preparation is done on Sat Dec 27 20:01:10 2025
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #Start Post Route Wire Spread.
[12/27 20:01:10     63s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/27 20:01:10     63s] #Complete Post Route Wire Spread.
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #Total wire length = 42988 um.
[12/27 20:01:10     63s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:10     63s] #Total wire length on LAYER M1 = 15778 um.
[12/27 20:01:10     63s] #Total wire length on LAYER M2 = 27210 um.
[12/27 20:01:10     63s] #Total number of vias = 14
[12/27 20:01:10     63s] #Up-Via Summary (total 14):
[12/27 20:01:10     63s] #           
[12/27 20:01:10     63s] #-----------------------
[12/27 20:01:10     63s] # M1                 14
[12/27 20:01:10     63s] #-----------------------
[12/27 20:01:10     63s] #                    14 
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #   number of violations = 1
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #    By Layer and Type :
[12/27 20:01:10     63s] #	          Short   Totals
[12/27 20:01:10     63s] #	M1            1        1
[12/27 20:01:10     63s] #	Totals        1        1
[12/27 20:01:10     63s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1705.26 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     63s] #CELL_VIEW half_adder,init has 1 DRC violations
[12/27 20:01:10     63s] #Total number of DRC violations = 1
[12/27 20:01:10     63s] #Total number of violations on LAYER M1 = 1
[12/27 20:01:10     63s] #Total number of violations on LAYER M2 = 0
[12/27 20:01:10     63s] #Post Route wire spread is done.
[12/27 20:01:10     63s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/27 20:01:10     63s] #Total wire length = 42988 um.
[12/27 20:01:10     63s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:10     63s] #Total wire length on LAYER M1 = 15778 um.
[12/27 20:01:10     63s] #Total wire length on LAYER M2 = 27210 um.
[12/27 20:01:10     63s] #Total number of vias = 14
[12/27 20:01:10     63s] #Up-Via Summary (total 14):
[12/27 20:01:10     63s] #           
[12/27 20:01:10     63s] #-----------------------
[12/27 20:01:10     63s] # M1                 14
[12/27 20:01:10     63s] #-----------------------
[12/27 20:01:10     63s] #                    14 
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] ### Time Record (DB Export) is installed.
[12/27 20:01:10     63s] ### Time Record (DB Export) is uninstalled.
[12/27 20:01:10     63s] ### Time Record (Post Callback) is installed.
[12/27 20:01:10     63s] ### Time Record (Post Callback) is uninstalled.
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] #detailRoute statistics:
[12/27 20:01:10     63s] #Cpu time = 00:00:00
[12/27 20:01:10     63s] #Elapsed time = 00:00:00
[12/27 20:01:10     63s] #Increased memory = 12.68 (MB)
[12/27 20:01:10     63s] #Total memory = 1696.87 (MB)
[12/27 20:01:10     63s] #Peak memory = 1859.50 (MB)
[12/27 20:01:10     63s] #Number of warnings = 1
[12/27 20:01:10     63s] #Total number of warnings = 12
[12/27 20:01:10     63s] #Number of fails = 0
[12/27 20:01:10     63s] #Total number of fails = 0
[12/27 20:01:10     63s] #Complete detailRoute on Sat Dec 27 20:01:10 2025
[12/27 20:01:10     63s] #
[12/27 20:01:10     63s] ### Time Record (detailRoute) is uninstalled.
[12/27 20:01:10     63s] % End detailRoute (date=12/27 20:01:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1688.1M, current mem=1688.1M)
[12/27 20:01:10     63s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1688.11 (MB), peak = 1859.50 (MB)
[12/27 20:01:10     63s] 
[12/27 20:01:10     63s] *** Summary of all messages that are not suppressed in this session:
[12/27 20:01:10     63s] Severity  ID               Count  Summary                                  
[12/27 20:01:10     63s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/27 20:01:10     63s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/27 20:01:10     63s] *** Message Summary: 2 warning(s), 0 error(s)
[12/27 20:01:10     63s] 
[12/27 20:01:10     63s] ### Time Record (routeDesign) is uninstalled.
[12/27 20:01:10     63s] ### 
[12/27 20:01:10     63s] ###   Scalability Statistics
[12/27 20:01:10     63s] ### 
[12/27 20:01:10     63s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:01:10     63s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/27 20:01:10     63s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:01:10     63s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:10     63s] ###   Entire Command                |        00:00:02|        00:00:01|             1.1|
[12/27 20:01:10     63s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:01:10     63s] ### 
[12/27 20:01:10     63s] #% End routeDesign (date=12/27 20:01:10, total cpu=0:00:01.6, real=0:00:01.0, peak res=1859.5M, current mem=1688.1M)
[12/27 20:01:10     63s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/27 20:01:10     63s] <CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 20:01:10     63s] Setting releaseMultiCpuLicenseMode to false.
[12/27 20:01:10     63s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/27 20:01:10     63s] <CMD> optDesign -postRoute
[12/27 20:01:10     63s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1688.1M, totSessionCpu=0:01:03 **
[12/27 20:01:10     63s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 20:01:10     63s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/27 20:01:10     63s] Need call spDPlaceInit before registerPrioInstLoc.
[12/27 20:01:10     63s] Switching SI Aware to true by default in postroute mode   
[12/27 20:01:10     63s] GigaOpt running with 16 threads.
[12/27 20:01:10     63s] Info: 16 threads available for lower-level modules during optimization.
[12/27 20:01:10     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:3346.2M
[12/27 20:01:10     63s] #spOpts: N=250 
[12/27 20:01:10     63s] All LLGs are deleted
[12/27 20:01:10     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3346.2M
[12/27 20:01:10     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3346.2M
[12/27 20:01:10     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3346.2M
[12/27 20:01:10     63s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3346.2M
[12/27 20:01:10     63s] Core basic site is CoreSite
[12/27 20:01:10     63s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:10     63s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 20:01:10     63s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 20:01:10     63s] SiteArray: use 57,344 bytes
[12/27 20:01:10     63s] SiteArray: current memory after site array memory allocation 3346.2M
[12/27 20:01:10     63s] SiteArray: FP blocked sites are writable
[12/27 20:01:10     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 20:01:10     63s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3346.2M
[12/27 20:01:10     63s] Process 70 wires and vias for routing blockage analysis
[12/27 20:01:10     63s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:3346.2M
[12/27 20:01:10     63s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 20:01:10     63s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:3346.2M
[12/27 20:01:10     63s] OPERPROF:     Starting CMU at level 3, MEM:3346.2M
[12/27 20:01:10     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3346.2M
[12/27 20:01:10     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3346.2M
[12/27 20:01:10     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3346.2MB).
[12/27 20:01:10     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3346.2M
[12/27 20:01:10     63s] 
[12/27 20:01:10     63s] Creating Lib Analyzer ...
[12/27 20:01:10     63s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:10     63s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:10     63s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:10     63s] 
[12/27 20:01:10     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=3350.3M
[12/27 20:01:10     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=3350.3M
[12/27 20:01:10     63s] Creating Lib Analyzer, finished. 
[12/27 20:01:11     63s] Effort level <high> specified for reg2reg path_group
[12/27 20:01:11     63s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1702.2M, totSessionCpu=0:01:03 **
[12/27 20:01:11     63s] Existing Dirty Nets : 0
[12/27 20:01:11     63s] New Signature Flow (optDesignCheckOptions) ....
[12/27 20:01:11     63s] #Taking db snapshot
[12/27 20:01:11     63s] #Taking db snapshot ... done
[12/27 20:01:11     63s] OPERPROF: Starting checkPlace at level 1, MEM:3304.7M
[12/27 20:01:11     63s] #spOpts: N=250 
[12/27 20:01:11     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3304.7M
[12/27 20:01:11     63s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:11     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3304.7M
[12/27 20:01:11     63s] Begin checking placement ... (start mem=3304.7M, init mem=3304.7M)
[12/27 20:01:11     63s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3304.7M
[12/27 20:01:11     63s] *info: Placed = 26             (Fixed = 18)
[12/27 20:01:11     63s] *info: Unplaced = 0           
[12/27 20:01:11     63s] Placement Density:12.04%(13149000/109188000)
[12/27 20:01:11     63s] Placement Density (including fixed std cells):12.17%(13311000/109350000)
[12/27 20:01:11     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3304.7M
[12/27 20:01:11     63s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3304.7M)
[12/27 20:01:11     63s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.004, MEM:3304.7M
[12/27 20:01:11     63s]  Initial DC engine is -> aae
[12/27 20:01:11     63s]  
[12/27 20:01:11     63s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/27 20:01:11     63s]  
[12/27 20:01:11     63s]  
[12/27 20:01:11     63s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/27 20:01:11     63s]  
[12/27 20:01:11     63s] Reset EOS DB
[12/27 20:01:11     63s] Ignoring AAE DB Resetting ...
[12/27 20:01:11     63s]  Set Options for AAE Based Opt flow 
[12/27 20:01:11     63s] *** optDesign -postRoute ***
[12/27 20:01:11     63s] DRC Margin: user margin 0.0; extra margin 0
[12/27 20:01:11     63s] Setup Target Slack: user slack 0
[12/27 20:01:11     63s] Hold Target Slack: user slack 0
[12/27 20:01:11     63s] Opt: RC extraction mode changed to 'detail'
[12/27 20:01:11     63s] All LLGs are deleted
[12/27 20:01:11     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:3304.7M
[12/27 20:01:11     63s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:3304.7M
[12/27 20:01:11     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:3304.7M
[12/27 20:01:11     63s] Multi-VT timing optimization disabled based on library information.
[12/27 20:01:11     63s] Deleting Cell Server ...
[12/27 20:01:11     63s] Deleting Lib Analyzer.
[12/27 20:01:11     63s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:11     63s] Summary for sequential cells identification: 
[12/27 20:01:11     63s]   Identified SBFF number: 1
[12/27 20:01:11     63s]   Identified MBFF number: 0
[12/27 20:01:11     63s]   Identified SB Latch number: 0
[12/27 20:01:11     63s]   Identified MB Latch number: 0
[12/27 20:01:11     63s]   Not identified SBFF number: 0
[12/27 20:01:11     63s]   Not identified MBFF number: 0
[12/27 20:01:11     63s]   Not identified SB Latch number: 0
[12/27 20:01:11     63s]   Not identified MB Latch number: 0
[12/27 20:01:11     63s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:11     63s]  Visiting view : func_typical
[12/27 20:01:11     63s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:11     63s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:11     63s]  Visiting view : func_typical
[12/27 20:01:11     63s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:11     63s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:11     63s]  Setting StdDelay to 3090452.80
[12/27 20:01:11     63s] Creating Cell Server, finished. 
[12/27 20:01:11     63s] 
[12/27 20:01:11     63s] Deleting Cell Server ...
[12/27 20:01:11     63s] ** INFO : this run is activating 'postRoute' automaton
[12/27 20:01:11     63s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
[12/27 20:01:11     63s] PostRoute (effortLevel low) RC Extraction called for design half_adder.
[12/27 20:01:11     63s] RC Extraction called in multi-corner(1) mode.
[12/27 20:01:11     63s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 20:01:11     63s] Type 'man IMPEXT-6197' for more detail.
[12/27 20:01:11     63s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/27 20:01:11     63s] * Layer Id             : 1 - M1
[12/27 20:01:11     63s]       Thickness        : 0.6
[12/27 20:01:11     63s]       Min Width        : 12
[12/27 20:01:11     63s]       Layer Dielectric : 4.1
[12/27 20:01:11     63s] * Layer Id             : 2 - M2
[12/27 20:01:11     63s]       Thickness        : 1
[12/27 20:01:11     63s]       Min Width        : 12
[12/27 20:01:11     63s]       Layer Dielectric : 4.1
[12/27 20:01:11     63s] extractDetailRC Option : -outfile /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d  -basic
[12/27 20:01:11     63s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/27 20:01:11     63s]       RC Corner Indexes            0   
[12/27 20:01:11     63s] Capacitance Scaling Factor   : 1.00000 
[12/27 20:01:11     63s] Coupling Cap. Scaling Factor : 1.00000 
[12/27 20:01:11     63s] Resistance Scaling Factor    : 1.00000 
[12/27 20:01:11     63s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 20:01:11     63s] Clock Res. Scaling Factor    : 1.00000 
[12/27 20:01:11     63s] Shrink Factor                : 1.00000
[12/27 20:01:11     63s] LayerId::1 widthSet size::1
[12/27 20:01:11     63s] LayerId::2 widthSet size::1
[12/27 20:01:11     63s] Initializing multi-corner resistance tables ...
[12/27 20:01:11     63s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:11     63s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3304.7M)
[12/27 20:01:11     63s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for storing RC.
[12/27 20:01:11     63s] Extracted 11.3924% (CPU Time= 0:00:00.0  MEM= 3328.7M)
[12/27 20:01:11     63s] Extracted 21.519% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 31.6456% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 41.7722% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 51.8987% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 62.0253% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 72.1519% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 82.2785% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 92.4051% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3352.7M)
[12/27 20:01:11     63s] Number of Extracted Resistors     : 279
[12/27 20:01:11     63s] Number of Extracted Ground Cap.   : 291
[12/27 20:01:11     63s] Number of Extracted Coupling Cap. : 32
[12/27 20:01:11     63s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3320.719M)
[12/27 20:01:11     63s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/27 20:01:11     63s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3320.7M)
[12/27 20:01:11     63s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb_Filter.rcdb.d' for storing RC.
[12/27 20:01:11     63s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3324.723M)
[12/27 20:01:11     63s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3320.723M)
[12/27 20:01:11     63s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3320.723M)
[12/27 20:01:11     63s] processing rcdb (/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d) for hinst (top) of cell (half_adder);
[12/27 20:01:11     63s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 0 access done (mem: 3320.723M)
[12/27 20:01:11     63s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3320.723M)
[12/27 20:01:11     63s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 3320.723M)
[12/27 20:01:11     63s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3320.723M)
[12/27 20:01:11     63s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3320.7M)
[12/27 20:01:11     63s] LayerId::1 widthSet size::1
[12/27 20:01:11     63s] LayerId::2 widthSet size::1
[12/27 20:01:11     63s] Initializing multi-corner resistance tables ...
[12/27 20:01:11     63s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:11     63s] AAE DB initialization (MEM=3339.8 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/27 20:01:12     63s] Start AAE Lib Loading. (MEM=3339.8)
[12/27 20:01:12     63s] End AAE Lib Loading. (MEM=3349.34 CPU=0:00:00.0 Real=0:00:00.0)
[12/27 20:01:12     63s] End AAE Lib Interpolated Model. (MEM=3349.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     63s] **INFO: Starting Blocking QThread with 16 CPU
[12/27 20:01:12     63s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/27 20:01:12     63s] Multi-CPU acceleration using 16 CPU(s).
[12/27 20:01:12     63s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[12/27 20:01:12     63s] Multithreaded Timing Analysis is initialized with 16 threads
[12/27 20:01:12     63s] 
[12/27 20:01:12     63s] Starting delay calculation for Hold views
[12/27 20:01:12     63s] #################################################################################
[12/27 20:01:12     63s] # Design Stage: PostRoute
[12/27 20:01:12     63s] # Design Name: half_adder
[12/27 20:01:12     63s] # Design Mode: 250nm
[12/27 20:01:12     63s] # Analysis Mode: MMMC OCV 
[12/27 20:01:12     63s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:12     63s] # Signoff Settings: SI Off 
[12/27 20:01:12     63s] #################################################################################
[12/27 20:01:12     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 14.3M, InitMEM = 14.3M)
[12/27 20:01:12     63s] Calculate late delays in OCV mode...
[12/27 20:01:12     63s] Calculate early delays in OCV mode...
[12/27 20:01:12     63s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/27 20:01:12     63s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     63s] First Iteration Infinite Tw... 
[12/27 20:01:12     63s] Total number of fetched objects 14
[12/27 20:01:12     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     63s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:12     63s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 20:01:12     63s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[12/27 20:01:12     63s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[12/27 20:01:12     63s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[12/27 20:01:12     63s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/27 20:01:12     63s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.3), mem = 0.0M
[12/27 20:01:12     63s] 
[12/27 20:01:12     63s] =============================================================================================
[12/27 20:01:12     63s]  Step TAT Report for QThreadWorker #1
[12/27 20:01:12     63s] =============================================================================================
[12/27 20:01:12     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:12     63s] ---------------------------------------------------------------------------------------------
[12/27 20:01:12     63s] [ ViewPruning            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:12     63s] [ TimingUpdate           ]      1   0:00:00.0  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.2
[12/27 20:01:12     63s] [ FullDelayCalc          ]      1   0:00:00.1  (  59.6 % )     0:00:00.1 /  0:00:00.1    1.2
[12/27 20:01:12     63s] [ BuildHoldTimer         ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.8
[12/27 20:01:12     63s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:12     63s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:12     63s] [ MISC                   ]          0:00:00.1  (  32.4 % )     0:00:00.1 /  0:00:00.1    1.3
[12/27 20:01:12     63s] ---------------------------------------------------------------------------------------------
[12/27 20:01:12     63s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.3
[12/27 20:01:12     63s] ---------------------------------------------------------------------------------------------
[12/27 20:01:12     63s] 
[12/27 20:01:12     63s]  
_______________________________________________________________________
[12/27 20:01:12     64s] Starting delay calculation for Setup views
[12/27 20:01:12     64s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:12     64s] #################################################################################
[12/27 20:01:12     64s] # Design Stage: PostRoute
[12/27 20:01:12     64s] # Design Name: half_adder
[12/27 20:01:12     64s] # Design Mode: 250nm
[12/27 20:01:12     64s] # Analysis Mode: MMMC OCV 
[12/27 20:01:12     64s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:12     64s] # Signoff Settings: SI On 
[12/27 20:01:12     64s] #################################################################################
[12/27 20:01:12     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 3347.3M, InitMEM = 3347.3M)
[12/27 20:01:12     64s] Setting infinite Tws ...
[12/27 20:01:12     64s] First Iteration Infinite Tw... 
[12/27 20:01:12     64s] Calculate early delays in OCV mode...
[12/27 20:01:12     64s] Calculate late delays in OCV mode...
[12/27 20:01:12     64s] Start delay calculation (fullDC) (16 T). (MEM=3347.34)
[12/27 20:01:12     64s] End AAE Lib Interpolated Model. (MEM=3363.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     64s] Total number of fetched objects 14
[12/27 20:01:12     64s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:12     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     64s] End delay calculation. (MEM=3506.67 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:12     64s] End delay calculation (fullDC). (MEM=3473.13 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 20:01:12     64s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3473.1M) ***
[12/27 20:01:12     64s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3441.1M)
[12/27 20:01:12     64s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:12     64s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3473.1M)
[12/27 20:01:12     64s] 
[12/27 20:01:12     64s] Executing IPO callback for view pruning ..
[12/27 20:01:12     64s] Starting SI iteration 2
[12/27 20:01:12     64s] Calculate early delays in OCV mode...
[12/27 20:01:12     64s] Calculate late delays in OCV mode...
[12/27 20:01:12     64s] Start delay calculation (fullDC) (16 T). (MEM=3350.25)
[12/27 20:01:12     64s] End AAE Lib Interpolated Model. (MEM=3350.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     64s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:12     64s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:12     64s] Total number of fetched objects 14
[12/27 20:01:12     64s] AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
[12/27 20:01:12     64s] End delay calculation. (MEM=3852.43 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:12     64s] End delay calculation (fullDC). (MEM=3852.43 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:12     64s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3852.4M) ***
[12/27 20:01:12     64s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:05 mem=3852.4M)
[12/27 20:01:12     64s] End AAE Lib Interpolated Model. (MEM=3852.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3852.4M
[12/27 20:01:12     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3852.4M
[12/27 20:01:12     64s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1755.4M, totSessionCpu=0:01:05 **
[12/27 20:01:12     64s] Setting latch borrow mode to budget during optimization.
[12/27 20:01:12     64s] Info: Done creating the CCOpt slew target map.
[12/27 20:01:12     64s] Glitch fixing enabled
[12/27 20:01:12     64s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/27 20:01:12     64s] Running CCOpt-PRO on entire clock network
[12/27 20:01:12     64s] Net route status summary:
[12/27 20:01:12     64s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 20:01:12     64s]   Non-clock:    13 (unrouted=2, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 20:01:12     64s] Clock tree cells fixed by user: 0 out of 0
[12/27 20:01:12     64s] PRO...
[12/27 20:01:12     64s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/27 20:01:12     64s] Initializing clock structures...
[12/27 20:01:12     64s]   Creating own balancer
[12/27 20:01:12     64s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/27 20:01:12     64s]   Removing CTS place status from clock tree and sinks.
[12/27 20:01:12     64s] Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[12/27 20:01:12     64s]   Initializing legalizer
[12/27 20:01:12     64s]   Using cell based legalization.
[12/27 20:01:12     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:3337.0M
[12/27 20:01:12     64s] #spOpts: N=250 mergeVia=F 
[12/27 20:01:12     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3337.0M
[12/27 20:01:12     64s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:12     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3337.0M
[12/27 20:01:12     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3337.0MB).
[12/27 20:01:12     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:3337.0M
[12/27 20:01:12     64s] (I)       Load db... (mem=3337.0M)
[12/27 20:01:12     64s] (I)       Read data from FE... (mem=3337.0M)
[12/27 20:01:12     64s] (I)       Read nodes and places... (mem=3337.0M)
[12/27 20:01:12     64s] (I)       Number of ignored instance 0
[12/27 20:01:12     64s] (I)       Number of inbound cells 0
[12/27 20:01:12     64s] (I)       numMoveCells=8, numMacros=0  numPads=6  numMultiRowHeightInsts=0
[12/27 20:01:12     64s] (I)       cell height: 90000, count: 8
[12/27 20:01:12     64s] (I)       Done Read nodes and places (cpu=0.000s, mem=3337.0M)
[12/27 20:01:12     64s] (I)       Read rows... (mem=3337.0M)
[12/27 20:01:12     64s] (I)       Done Read rows (cpu=0.000s, mem=3337.0M)
[12/27 20:01:12     64s] (I)       Done Read data from FE (cpu=0.000s, mem=3337.0M)
[12/27 20:01:12     64s] (I)       Done Load db (cpu=0.000s, mem=3337.0M)
[12/27 20:01:12     64s] (I)       Constructing placeable region... (mem=3337.0M)
[12/27 20:01:12     64s] (I)       Constructing bin map
[12/27 20:01:12     64s] (I)       Initialize bin information with width=900000 height=900000
[12/27 20:01:12     64s] (I)       Done constructing bin map
[12/27 20:01:12     64s] (I)       Removing 0 blocked bin with high fixed inst density
[12/27 20:01:12     64s] (I)       Compute region effective width... (mem=3337.0M)
[12/27 20:01:12     64s] (I)       Done Compute region effective width (cpu=0.000s, mem=3337.0M)
[12/27 20:01:12     64s] (I)       Done Constructing placeable region (cpu=0.000s, mem=3337.0M)
[12/27 20:01:12     64s]   Reconstructing clock tree datastructures...
[12/27 20:01:12     64s]     Validating CTS configuration...
[12/27 20:01:12     64s]     Checking module port directions...
[12/27 20:01:12     64s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:12     64s]     Non-default CCOpt properties:
[12/27 20:01:12     64s]     adjacent_rows_legal: true (default: false)
[12/27 20:01:12     64s]     allow_non_fterm_identical_swaps: 0 (default: true)
[12/27 20:01:12     64s]     buffer_cells is set for at least one key
[12/27 20:01:12     64s]     cell_density is set for at least one key
[12/27 20:01:12     64s]     cell_halo_rows: 0 (default: 1)
[12/27 20:01:12     64s]     cell_halo_sites: 0 (default: 4)
[12/27 20:01:12     64s]     clock_nets_detailed_routed: 1 (default: false)
[12/27 20:01:12     64s]     cluster_when_starting_skewing: 1 (default: false)
[12/27 20:01:12     64s]     fast_path_multiple: 1 (default: false)
[12/27 20:01:12     64s]     force_design_routing_status: 1 (default: auto)
[12/27 20:01:12     64s]     inverter_cells is set for at least one key
[12/27 20:01:12     64s]     mini_not_full_band_size_factor: 0 (default: 100)
[12/27 20:01:12     64s]     primary_delay_corner: typical (default: )
[12/27 20:01:12     64s]     r2r_iterations: 5 (default: 1)
[12/27 20:01:12     64s]     route_type is set for at least one key
[12/27 20:01:12     64s]     source_driver is set for at least one key
[12/27 20:01:12     64s]     target_insertion_delay is set for at least one key
[12/27 20:01:12     64s]     target_insertion_delay_wire is set for at least one key
[12/27 20:01:12     64s]     target_max_trans is set for at least one key
[12/27 20:01:12     64s]     target_skew is set for at least one key
[12/27 20:01:12     64s]     target_skew_wire is set for at least one key
[12/27 20:01:12     64s]     Route type trimming info:
[12/27 20:01:12     64s]       No route type modifications were made.
[12/27 20:01:12     64s] Accumulated time to calculate placeable region: 0
[12/27 20:01:12     64s] (I)       Initializing Steiner engine. 
[12/27 20:01:12     64s] End AAE Lib Interpolated Model. (MEM=3336.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:12     64s]     Library trimming buffers in power domain auto-default and half-corner typical:setup.late removed 0 of 3 cells
[12/27 20:01:12     64s]     Original list had 3 cells:
[12/27 20:01:12     64s]     BUFD8 BUFD4 BUFD2 
[12/27 20:01:12     64s]     Library trimming was not able to trim any cells:
[12/27 20:01:12     64s]     BUFD8 BUFD4 BUFD2 
[12/27 20:01:12     64s] Accumulated time to calculate placeable region: 0
[12/27 20:01:12     64s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/27 20:01:15     66s]     Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
[12/27 20:01:15     66s]     Original list had 4 cells:
[12/27 20:01:15     66s]     INVD8 INVD4 INVD2 INVD1 
[12/27 20:01:15     66s]     New trimmed list has 3 cells:
[12/27 20:01:15     66s]     INVD8 INVD4 INVD2 
[12/27 20:01:15     66s]     Clock tree balancer configuration for clock_tree CLK:
[12/27 20:01:15     66s]     Non-default CCOpt properties:
[12/27 20:01:15     66s]       cell_density: 1 (default: 0.75)
[12/27 20:01:15     66s]       route_type (leaf): leaf_rule (default: default)
[12/27 20:01:15     66s]       route_type (trunk): trunk_rule (default: default)
[12/27 20:01:15     66s]       route_type (top): default_route_type_nonleaf (default: default)
[12/27 20:01:15     66s]       source_driver: INVD1/IN INVD1/OUT (default: )
[12/27 20:01:15     66s]     For power domain auto-default:
[12/27 20:01:15     66s]       Buffers:     BUFD8 BUFD4 BUFD2 
[12/27 20:01:15     66s]       Inverters:   {INVD8 INVD4 INVD2}
[12/27 20:01:15     66s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
[12/27 20:01:15     66s]     Top Routing info:
[12/27 20:01:15     66s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M2/M1; 
[12/27 20:01:15     66s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 20:01:15     66s]     Trunk Routing info:
[12/27 20:01:15     66s]       Route-type name: trunk_rule; Top/bottom preferred layer name: M2/M1; 
[12/27 20:01:15     66s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 20:01:15     66s]     Leaf Routing info:
[12/27 20:01:15     66s]       Route-type name: leaf_rule; Top/bottom preferred layer name: M2/M1; 
[12/27 20:01:15     66s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/27 20:01:15     66s]     In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
[12/27 20:01:15     66s]     The following issues might be contributing to this problem:
[12/27 20:01:15     66s]      * The wire data in the loaded LEF file(s) might be missing or broken.
[12/27 20:01:15     66s]      * lib_cell BUFD8 might be incorrectly characterized.
[12/27 20:01:15     66s]      * The SDC file and .lib files may be in different time or capacitance units.
[12/27 20:01:15     66s]     For timing_corner typical:setup, late and power domain auto-default:
[12/27 20:01:15     66s]       Slew time target (leaf):    1000000.000ns
[12/27 20:01:15     66s]       Slew time target (trunk):   1000000.000ns
[12/27 20:01:15     66s]       Slew time target (top):     26300.000ns (Note: no nets are considered top nets in this clock tree)
[12/27 20:01:15     66s]       Buffer unit delay: 536498.893ns
[12/27 20:01:15     66s]       Buffer max distance: 20000.000um
[12/27 20:01:15     66s]     Fastest wire driving cells and distances:
[12/27 20:01:15     66s]       Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[12/27 20:01:15     66s]       Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s]     Logic Sizing Table:
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s]     ----------------------------------------------------------
[12/27 20:01:15     66s]     Cell    Instance count    Source    Eligible library cells
[12/27 20:01:15     66s]     ----------------------------------------------------------
[12/27 20:01:15     66s]       (empty table)
[12/27 20:01:15     66s]     ----------------------------------------------------------
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 20:01:15     66s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 20:01:15     66s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 20:01:15     66s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 20:01:15     66s]     Clock tree balancer configuration for skew_group CLK/function:
[12/27 20:01:15     66s]       Sources:                     pin CLK
[12/27 20:01:15     66s]       Total number of sinks:       2
[12/27 20:01:15     66s]       Delay constrained sinks:     2
[12/27 20:01:15     66s]       Non-leaf sinks:              0
[12/27 20:01:15     66s]       Ignore pins:                 0
[12/27 20:01:15     66s]      Timing corner typical:setup.late:
[12/27 20:01:15     66s]       Skew target:                 536000.000ns
[12/27 20:01:15     66s]     Primary reporting skew groups are:
[12/27 20:01:15     66s]     skew_group CLK/function with 2 clock sinks
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s]     Via Selection for Estimated Routes (rule default):
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s]     ------------------------------------------------------------
[12/27 20:01:15     66s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/27 20:01:15     66s]     Range                (Ohm)    (fF)     (fs)     Only
[12/27 20:01:15     66s]     ------------------------------------------------------------
[12/27 20:01:15     66s]     M1-M2    M2_M1_HV    4.000    0.000    0.000    false
[12/27 20:01:15     66s]     ------------------------------------------------------------
[12/27 20:01:15     66s]     
[12/27 20:01:15     66s]     Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/27 20:01:15     66s]     No ideal or dont_touch nets found in the clock tree
[12/27 20:01:15     66s]     No dont_touch hnets found in the clock tree
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] Filtering reasons for cell type: inverter
[12/27 20:01:15     66s] =========================================
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] ----------------------------------------------------------------
[12/27 20:01:15     66s] Clock trees    Power domain    Reason              Library cells
[12/27 20:01:15     66s] ----------------------------------------------------------------
[12/27 20:01:15     66s] all            auto-default    Library trimming    { INVD1 }
[12/27 20:01:15     66s] ----------------------------------------------------------------
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s]     Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/27 20:01:15     66s]     CCOpt configuration status: all checks passed.
[12/27 20:01:15     66s]     CCOpt has not previously been run
[12/27 20:01:15     66s] **WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/27 20:01:15     66s] Type 'man IMPCCOPT-1261' for more detail.
[12/27 20:01:15     66s]   Reconstructing clock tree datastructures done.
[12/27 20:01:15     66s] Initializing clock structures done.
[12/27 20:01:15     66s] PRO...
[12/27 20:01:15     66s]   PRO active optimizations:
[12/27 20:01:15     66s]    - DRV fixing with cell sizing
[12/27 20:01:15     66s]   
[12/27 20:01:15     66s] **WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
[12/27 20:01:15     66s]   Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 20:01:15     66s]   Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:15     66s]   Clock DAG stats PRO initial state:
[12/27 20:01:15     66s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 20:01:15     66s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 20:01:15     66s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 20:01:15     66s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 20:01:15     66s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.533pF, total=5.533pF
[12/27 20:01:15     66s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 20:01:15     66s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 20:01:15     66s]   Clock DAG net violations PRO initial state: none
[12/27 20:01:15     66s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/27 20:01:15     66s]     Leaf : target=1000000.000ns count=1 avg=20830.781ns sd=0.000ns min=20830.781ns max=20830.781ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 20:01:15     66s]   Primary reporting skew groups PRO initial state:
[12/27 20:01:15     66s]     skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
[12/27 20:01:15     66s]       min path sink: cout_reg/CK
[12/27 20:01:15     66s]       max path sink: sum_reg/CK
[12/27 20:01:15     66s]   Skew group summary PRO initial state:
[12/27 20:01:15     66s]     skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
[12/27 20:01:15     66s]   Fixing DRVs...
[12/27 20:01:15     66s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/27 20:01:15     66s]   CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/27 20:01:15     66s]   
[12/27 20:01:15     66s]   PRO Statistics: Fix DRVs (cell sizing):
[12/27 20:01:15     66s]   =======================================
[12/27 20:01:15     66s]   
[12/27 20:01:15     66s]   Cell changes by Net Type:
[12/27 20:01:15     66s]   
[12/27 20:01:15     66s]   -------------------------------------------------------------------------------------------------
[12/27 20:01:15     66s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/27 20:01:15     66s]   -------------------------------------------------------------------------------------------------
[12/27 20:01:15     66s]   top                0            0           0            0                    0                0
[12/27 20:01:15     66s]   trunk              0            0           0            0                    0                0
[12/27 20:01:15     66s]   leaf               0            0           0            0                    0                0
[12/27 20:01:15     66s]   -------------------------------------------------------------------------------------------------
[12/27 20:01:15     66s]   Total              0            0           0            0                    0                0
[12/27 20:01:15     66s]   -------------------------------------------------------------------------------------------------
[12/27 20:01:15     66s]   
[12/27 20:01:15     66s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/27 20:01:15     66s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/27 20:01:15     66s]   
[12/27 20:01:15     66s]   Clock DAG stats PRO after DRV fixing:
[12/27 20:01:15     66s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 20:01:15     66s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 20:01:15     66s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 20:01:15     66s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 20:01:15     66s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.533pF, total=5.533pF
[12/27 20:01:15     66s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 20:01:15     66s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 20:01:15     66s]   Clock DAG net violations PRO after DRV fixing: none
[12/27 20:01:15     66s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[12/27 20:01:15     66s]     Leaf : target=1000000.000ns count=1 avg=20830.781ns sd=0.000ns min=20830.781ns max=20830.781ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 20:01:15     66s]   Primary reporting skew groups PRO after DRV fixing:
[12/27 20:01:15     66s]     skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
[12/27 20:01:15     66s]       min path sink: cout_reg/CK
[12/27 20:01:15     66s]       max path sink: sum_reg/CK
[12/27 20:01:15     66s]   Skew group summary PRO after DRV fixing:
[12/27 20:01:15     66s]     skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
[12/27 20:01:15     66s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] Slew Diagnostics: After DRV fixing
[12/27 20:01:15     66s] ==================================
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] Global Causes:
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] -------------------------------------
[12/27 20:01:15     66s] Cause
[12/27 20:01:15     66s] -------------------------------------
[12/27 20:01:15     66s] DRV fixing with buffering is disabled
[12/27 20:01:15     66s] -------------------------------------
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] Top 5 overslews:
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] ---------------------------------
[12/27 20:01:15     66s] Overslew    Causes    Driving Pin
[12/27 20:01:15     66s] ---------------------------------
[12/27 20:01:15     66s]   (empty table)
[12/27 20:01:15     66s] ---------------------------------
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] -------------------
[12/27 20:01:15     66s] Cause    Occurences
[12/27 20:01:15     66s] -------------------
[12/27 20:01:15     66s]   (empty table)
[12/27 20:01:15     66s] -------------------
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] Violation diagnostics counts from the 0 nodes that have violations:
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s] -------------------
[12/27 20:01:15     66s] Cause    Occurences
[12/27 20:01:15     66s] -------------------
[12/27 20:01:15     66s]   (empty table)
[12/27 20:01:15     66s] -------------------
[12/27 20:01:15     66s] 
[12/27 20:01:15     66s]   Reconnecting optimized routes...
[12/27 20:01:15     66s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:15     66s]   Set dirty flag on 0 insts, 0 nets
[12/27 20:01:15     66s]   Clock tree timing engine global stage delay update for typical:setup.late...
[12/27 20:01:15     66s] End AAE Lib Interpolated Model. (MEM=3375.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:15     66s]   Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:15     66s]   Clock DAG stats PRO final:
[12/27 20:01:15     66s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/27 20:01:15     66s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/27 20:01:15     66s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[12/27 20:01:15     66s]     sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
[12/27 20:01:15     66s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.533pF, total=5.533pF
[12/27 20:01:15     66s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
[12/27 20:01:15     66s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/27 20:01:15     66s]   Clock DAG net violations PRO final: none
[12/27 20:01:15     66s]   Clock DAG primary half-corner transition distribution PRO final:
[12/27 20:01:15     66s]     Leaf : target=1000000.000ns count=1 avg=20830.781ns sd=0.000ns min=20830.781ns max=20830.781ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
[12/27 20:01:15     66s]   Primary reporting skew groups PRO final:
[12/27 20:01:15     66s]     skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
[12/27 20:01:15     66s]       min path sink: cout_reg/CK
[12/27 20:01:15     66s]       max path sink: sum_reg/CK
[12/27 20:01:15     66s]   Skew group summary PRO final:
[12/27 20:01:15     66s]     skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
[12/27 20:01:15     66s] PRO done.
[12/27 20:01:15     66s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/27 20:01:15     66s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/27 20:01:15     66s] Net route status summary:
[12/27 20:01:15     66s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 20:01:15     66s]   Non-clock:    13 (unrouted=2, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/27 20:01:15     66s] Updating delays...
[12/27 20:01:15     66s] Updating delays done.
[12/27 20:01:15     66s] PRO done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/27 20:01:15     66s] **INFO: Start fixing DRV (Mem = 3367.82M) ...
[12/27 20:01:15     66s] Begin: GigaOpt DRV Optimization
[12/27 20:01:15     66s] Glitch fixing enabled
[12/27 20:01:15     66s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 16  -glitch
[12/27 20:01:15     66s] Info: 1 clock net  excluded from IPO operation.
[12/27 20:01:15     66s] End AAE Lib Interpolated Model. (MEM=3367.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:15     66s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.0/0:09:46.0 (0.1), mem = 3367.8M
[12/27 20:01:15     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.16
[12/27 20:01:15     66s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 20:01:15     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:07 mem=3367.8M
[12/27 20:01:15     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:3367.8M
[12/27 20:01:15     66s] #spOpts: N=250 mergeVia=F 
[12/27 20:01:15     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3367.8M
[12/27 20:01:15     66s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:15     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3367.8M
[12/27 20:01:15     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3367.8MB).
[12/27 20:01:15     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:3367.8M
[12/27 20:01:15     67s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=3369.3M
[12/27 20:01:15     67s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=3405.2M
[12/27 20:01:15     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=3405.2M
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] Creating Lib Analyzer ...
[12/27 20:01:15     67s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:15     67s] Summary for sequential cells identification: 
[12/27 20:01:15     67s]   Identified SBFF number: 1
[12/27 20:01:15     67s]   Identified MBFF number: 0
[12/27 20:01:15     67s]   Identified SB Latch number: 0
[12/27 20:01:15     67s]   Identified MB Latch number: 0
[12/27 20:01:15     67s]   Not identified SBFF number: 0
[12/27 20:01:15     67s]   Not identified MBFF number: 0
[12/27 20:01:15     67s]   Not identified SB Latch number: 0
[12/27 20:01:15     67s]   Not identified MB Latch number: 0
[12/27 20:01:15     67s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:15     67s]  Visiting view : func_typical
[12/27 20:01:15     67s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:15     67s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:15     67s]  Visiting view : func_typical
[12/27 20:01:15     67s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:15     67s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:15     67s]  Setting StdDelay to 3090452.80
[12/27 20:01:15     67s] Creating Cell Server, finished. 
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:15     67s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:15     67s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=3405.2M
[12/27 20:01:15     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=3405.2M
[12/27 20:01:15     67s] Creating Lib Analyzer, finished. 
[12/27 20:01:15     67s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[12/27 20:01:15     67s] **INFO: Disabling fanout fix in postRoute stage.
[12/27 20:01:15     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3811.7M
[12/27 20:01:15     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:3811.7M
[12/27 20:01:15     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 20:01:15     67s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/27 20:01:15     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 20:01:15     67s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/27 20:01:15     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 20:01:15     67s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 20:01:15     67s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|9812075.00|     0.00|       0|       0|       0|  12.04|          |         |
[12/27 20:01:15     67s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 20:01:15     67s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|9812075.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3811.7M|
[12/27 20:01:15     67s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3811.7M) ***
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] Begin: glitch net info
[12/27 20:01:15     67s] glitch slack range: number of glitch nets
[12/27 20:01:15     67s] glitch slack < -0.32 : 0
[12/27 20:01:15     67s] -0.32 < glitch slack < -0.28 : 0
[12/27 20:01:15     67s] -0.28 < glitch slack < -0.24 : 0
[12/27 20:01:15     67s] -0.24 < glitch slack < -0.2 : 0
[12/27 20:01:15     67s] -0.2 < glitch slack < -0.16 : 0
[12/27 20:01:15     67s] -0.16 < glitch slack < -0.12 : 0
[12/27 20:01:15     67s] -0.12 < glitch slack < -0.08 : 0
[12/27 20:01:15     67s] -0.08 < glitch slack < -0.04 : 0
[12/27 20:01:15     67s] -0.04 < glitch slack : 0
[12/27 20:01:15     67s] End: glitch net info
[12/27 20:01:15     67s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.16
[12/27 20:01:15     67s] *** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:07.4/0:09:46.4 (0.1), mem = 3403.8M
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] =============================================================================================
[12/27 20:01:15     67s]  Step TAT Report for DrvOpt #6
[12/27 20:01:15     67s] =============================================================================================
[12/27 20:01:15     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:15     67s] ---------------------------------------------------------------------------------------------
[12/27 20:01:15     67s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:15     67s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:15     67s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 20:01:15     67s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:15     67s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 20:01:15     67s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:15     67s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 20:01:15     67s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:15     67s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:15     67s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:15     67s] [ MISC                   ]          0:00:00.4  (  82.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 20:01:15     67s] ---------------------------------------------------------------------------------------------
[12/27 20:01:15     67s]  DrvOpt #6 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 20:01:15     67s] ---------------------------------------------------------------------------------------------
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] drv optimizer changes nothing and skips refinePlace
[12/27 20:01:15     67s] End: GigaOpt DRV Optimization
[12/27 20:01:15     67s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1779.7M, totSessionCpu=0:01:07 **
[12/27 20:01:15     67s] *info:
[12/27 20:01:15     67s] **INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 3387.75M).
[12/27 20:01:15     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3387.8M
[12/27 20:01:15     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3387.8M
[12/27 20:01:15     67s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=3387.8M)                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1779.4M, totSessionCpu=0:01:07 **
[12/27 20:01:15     67s]   DRV Snapshot: (REF)
[12/27 20:01:15     67s]          Tran DRV: 0
[12/27 20:01:15     67s]           Cap DRV: 0
[12/27 20:01:15     67s]        Fanout DRV: 0
[12/27 20:01:15     67s]            Glitch: 0
[12/27 20:01:15     67s] *** Timing Is met
[12/27 20:01:15     67s] *** Check timing (0:00:00.0)
[12/27 20:01:15     67s] *** Setup timing is met (target slack 0ns)
[12/27 20:01:15     67s]   Timing Snapshot: (REF)
[12/27 20:01:15     67s]      Weighted WNS: 0.000
[12/27 20:01:15     67s]       All  PG WNS: 0.000
[12/27 20:01:15     67s]       High PG WNS: 0.000
[12/27 20:01:15     67s]       All  PG TNS: 0.000
[12/27 20:01:15     67s]       High PG TNS: 0.000
[12/27 20:01:15     67s]    Category Slack: { [L, 9812075.000] }
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] Running postRoute recovery in preEcoRoute mode
[12/27 20:01:15     67s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1779.2M, totSessionCpu=0:01:07 **
[12/27 20:01:15     67s]   DRV Snapshot: (TGT)
[12/27 20:01:15     67s]          Tran DRV: 0
[12/27 20:01:15     67s]           Cap DRV: 0
[12/27 20:01:15     67s]        Fanout DRV: 0
[12/27 20:01:15     67s]            Glitch: 0
[12/27 20:01:15     67s] Checking DRV degradation...
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] Recovery Manager:
[12/27 20:01:15     67s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/27 20:01:15     67s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/27 20:01:15     67s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/27 20:01:15     67s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/27 20:01:15     67s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3379.64M, totSessionCpu=0:01:07).
[12/27 20:01:15     67s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1779.1M, totSessionCpu=0:01:07 **
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s]   DRV Snapshot: (REF)
[12/27 20:01:15     67s]          Tran DRV: 0
[12/27 20:01:15     67s]           Cap DRV: 0
[12/27 20:01:15     67s]        Fanout DRV: 0
[12/27 20:01:15     67s]            Glitch: 0
[12/27 20:01:15     67s] Skipping post route harden opt
[12/27 20:01:15     67s] Max routing layer is set too low at 2, unable to procedd with layer assignment
[12/27 20:01:15     67s] Max routing layer is set too low at 2, unable to procedd with layer assignment
[12/27 20:01:15     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3379.6M
[12/27 20:01:15     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3379.6M
[12/27 20:01:15     67s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1778.9M, totSessionCpu=0:01:08 **
[12/27 20:01:15     67s] Running refinePlace -preserveRouting true -hardFence false
[12/27 20:01:15     67s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 20:01:15     67s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3380.1M
[12/27 20:01:15     67s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3380.1M
[12/27 20:01:15     67s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3380.1M
[12/27 20:01:15     67s] #spOpts: N=250 
[12/27 20:01:15     67s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3380.1M
[12/27 20:01:15     67s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:15     67s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.002, MEM:3380.1M
[12/27 20:01:15     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3380.1MB).
[12/27 20:01:15     67s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.003, MEM:3380.1M
[12/27 20:01:15     67s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.003, MEM:3380.1M
[12/27 20:01:15     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.64914.12
[12/27 20:01:15     67s] OPERPROF:   Starting RefinePlace at level 2, MEM:3380.1M
[12/27 20:01:15     67s] *** Starting refinePlace (0:01:08 mem=3380.1M) ***
[12/27 20:01:15     67s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 20:01:15     67s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3380.1M
[12/27 20:01:15     67s] Starting refinePlace ...
[12/27 20:01:15     67s] ** Cut row section cpu time 0:00:00.0.
[12/27 20:01:15     67s]    Spread Effort: high, post-route mode, useDDP on.
[12/27 20:01:15     67s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3388.1MB) @(0:01:08 - 0:01:08).
[12/27 20:01:15     67s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 20:01:15     67s] wireLenOptFixPriorityInst 2 inst fixed
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 20:01:15     67s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 20:01:15     67s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3388.1MB) @(0:01:08 - 0:01:08).
[12/27 20:01:15     67s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 20:01:15     67s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3388.1MB
[12/27 20:01:15     67s] Statistics of distance of Instance movement in refine placement:
[12/27 20:01:15     67s]   maximum (X+Y) =         0.00 um
[12/27 20:01:15     67s]   mean    (X+Y) =         0.00 um
[12/27 20:01:15     67s] Summary Report:
[12/27 20:01:15     67s] Instances move: 0 (out of 8 movable)
[12/27 20:01:15     67s] Instances flipped: 0
[12/27 20:01:15     67s] Mean displacement: 0.00 um
[12/27 20:01:15     67s] Max displacement: 0.00 um 
[12/27 20:01:15     67s] Total instances moved : 0
[12/27 20:01:15     67s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.006, MEM:3388.1M
[12/27 20:01:15     67s] Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
[12/27 20:01:15     67s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3388.1MB
[12/27 20:01:15     67s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3388.1MB) @(0:01:08 - 0:01:08).
[12/27 20:01:15     67s] *** Finished refinePlace (0:01:08 mem=3388.1M) ***
[12/27 20:01:15     67s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.64914.12
[12/27 20:01:15     67s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.007, MEM:3388.1M
[12/27 20:01:15     67s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.010, MEM:3388.1M
[12/27 20:01:15     67s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[12/27 20:01:15     67s] -routeWithEco true                        # bool, default=false, user setting
[12/27 20:01:15     67s] -routeSelectedNetOnly false               # bool, default=false
[12/27 20:01:15     67s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/27 20:01:15     67s] -routeWithTimingDriven false              # bool, default=false
[12/27 20:01:15     67s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/27 20:01:15     67s] -routeWithSiDriven false                  # bool, default=false, user setting
[12/27 20:01:15     67s] Existing Dirty Nets : 0
[12/27 20:01:15     67s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/27 20:01:15     67s] Reset Dirty Nets : 0
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] globalDetailRoute
[12/27 20:01:15     67s] 
[12/27 20:01:15     67s] #setNanoRouteMode -droutePostRouteLithoRepair true
[12/27 20:01:15     67s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/27 20:01:15     67s] #setNanoRouteMode -routeBottomRoutingLayer 1
[12/27 20:01:15     67s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/27 20:01:15     67s] #setNanoRouteMode -routeTopRoutingLayer 2
[12/27 20:01:15     67s] #setNanoRouteMode -routeWithEco true
[12/27 20:01:15     67s] #setNanoRouteMode -routeWithLithoDriven true
[12/27 20:01:15     67s] #setNanoRouteMode -routeWithSiDriven false
[12/27 20:01:15     67s] ### Time Record (globalDetailRoute) is installed.
[12/27 20:01:15     67s] #Start globalDetailRoute on Sat Dec 27 20:01:15 2025
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] ### Time Record (Pre Callback) is installed.
[12/27 20:01:15     67s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3492.129M)
[12/27 20:01:15     67s] ### Time Record (Pre Callback) is uninstalled.
[12/27 20:01:15     67s] ### Time Record (DB Import) is installed.
[12/27 20:01:15     67s] ### Time Record (Timing Data Generation) is installed.
[12/27 20:01:15     67s] ### Time Record (Timing Data Generation) is uninstalled.
[12/27 20:01:15     67s] ### Net info: total nets: 14
[12/27 20:01:15     67s] ### Net info: dirty nets: 0
[12/27 20:01:15     67s] ### Net info: marked as disconnected nets: 0
[12/27 20:01:15     67s] #num needed restored net=0
[12/27 20:01:15     67s] #need_extraction net=0 (total=14)
[12/27 20:01:15     67s] ### Net info: fully routed nets: 12
[12/27 20:01:15     67s] ### Net info: trivial (< 2 pins) nets: 2
[12/27 20:01:15     67s] ### Net info: unrouted nets: 0
[12/27 20:01:15     67s] ### Net info: re-extraction nets: 0
[12/27 20:01:15     67s] ### Net info: ignored nets: 0
[12/27 20:01:15     67s] ### Net info: skip routing nets: 0
[12/27 20:01:15     67s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[12/27 20:01:15     67s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/27 20:01:15     67s] ### Time Record (DB Import) is uninstalled.
[12/27 20:01:15     67s] #NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
[12/27 20:01:15     67s] #RTESIG:78da8dd14b6b02311000e09efd1543f4b005b53399cdeb2af4da16697b952d4411965d48
[12/27 20:01:15     67s] #       b207ffbdb1f4b875cc25907ccc73b9fa7edd83a2b025de64f4782078db6b44c2b0a17abd
[12/27 20:01:15     67s] #       5038d4afaf9d5a2c57ef1f9fc65a28698ad0fc8c63bf8629c7043996721e4ecf7fc4518d
[12/27 20:01:15     67s] #       a8a0c925d5d7596391417553192b2b310d5dbacc3aaf5b38767dbe978fb447600cd81abd
[12/27 20:01:15     67s] #       f5783bd01cfbb12bf39c6b6e3126937f00d907506b19089af350e229a67963d849532513
[12/27 20:01:15     67s] #       82682c7bd1386e41fd567d7f45e4ea1eb550b8f32427f4463601e549baa0c5405e3b50ff
[12/27 20:01:15     67s] #       36f6740591e5e24d
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Skip comparing routing design signature in db-snapshot flow
[12/27 20:01:15     67s] #RTESIG:78da8dd14b6b02311000e09efd1543f4b005b53399cdeb2af4da16697b952d4411965d48
[12/27 20:01:15     67s] #       b207ffbdb1f4b875cc25907ccc73b9fa7edd83a2b025de64f4782078db6b44c2b0a17abd
[12/27 20:01:15     67s] #       5038d4afaf9d5a2c57ef1f9fc65a28698ad0fc8c63bf8629c7043996721e4ecf7fc4518d
[12/27 20:01:15     67s] #       a8a0c925d5d7596391417553192b2b310d5dbacc3aaf5b38767dbe978fb447600cd81abd
[12/27 20:01:15     67s] #       f5783bd01cfbb12bf39c6b6e3126937f00d907506b19089af350e229a67963d849532513
[12/27 20:01:15     67s] #       82682c7bd1386e41fd567d7f45e4ea1eb550b8f32427f4463601e549baa0c5405e3b50ff
[12/27 20:01:15     67s] #       36f6740591e5e24d
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Using multithreading with 16 threads.
[12/27 20:01:15     67s] ### Time Record (Data Preparation) is installed.
[12/27 20:01:15     67s] #Start routing data preparation on Sat Dec 27 20:01:15 2025
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Minimum voltage of a net in the design = 0.000.
[12/27 20:01:15     67s] #Maximum voltage of a net in the design = 40.000.
[12/27 20:01:15     67s] #Voltage range [0.000 - 40.000] has 12 nets.
[12/27 20:01:15     67s] #Voltage range [40.000 - 40.000] has 1 net.
[12/27 20:01:15     67s] #Voltage range [0.000 - 0.000] has 1 net.
[12/27 20:01:15     67s] ### Time Record (Cell Pin Access) is installed.
[12/27 20:01:15     67s] ### Time Record (Cell Pin Access) is uninstalled.
[12/27 20:01:15     67s] # M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:01:15     67s] # M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:01:15     67s] #Regenerating Ggrids automatically.
[12/27 20:01:15     67s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
[12/27 20:01:15     67s] #Using automatically generated G-grids.
[12/27 20:01:15     67s] #Done routing data preparation.
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.71 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] ### Time Record (Data Preparation) is uninstalled.
[12/27 20:01:15     67s] ### Time Record (Special Wire Merging) is installed.
[12/27 20:01:15     67s] #Merging special wires: starts on Sat Dec 27 20:01:15 2025 with memory = 1789.71 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.39 [16]--
[12/27 20:01:15     67s] ### Time Record (Special Wire Merging) is uninstalled.
[12/27 20:01:15     67s] #Found 0 nets for post-route si or timing fixing.
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Finished routing data preparation on Sat Dec 27 20:01:15 2025
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Cpu time = 00:00:00
[12/27 20:01:15     67s] #Elapsed time = 00:00:00
[12/27 20:01:15     67s] #Increased memory = 3.84 (MB)
[12/27 20:01:15     67s] #Total memory = 1789.71 (MB)
[12/27 20:01:15     67s] #Peak memory = 1859.50 (MB)
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] ### Time Record (Global Routing) is installed.
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start global routing on Sat Dec 27 20:01:15 2025
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start global routing initialization on Sat Dec 27 20:01:15 2025
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #WARNING (NRGR-22) Design is already detail routed.
[12/27 20:01:15     67s] ### Time Record (Global Routing) is uninstalled.
[12/27 20:01:15     67s] ### Time Record (Track Assignment) is installed.
[12/27 20:01:15     67s] ### Time Record (Track Assignment) is uninstalled.
[12/27 20:01:15     67s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/27 20:01:15     67s] #Cpu time = 00:00:00
[12/27 20:01:15     67s] #Elapsed time = 00:00:00
[12/27 20:01:15     67s] #Increased memory = 3.84 (MB)
[12/27 20:01:15     67s] #Total memory = 1789.71 (MB)
[12/27 20:01:15     67s] #Peak memory = 1859.50 (MB)
[12/27 20:01:15     67s] #Using multithreading with 16 threads.
[12/27 20:01:15     67s] ### Time Record (Detail Routing) is installed.
[12/27 20:01:15     67s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start Detail Routing..
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start litho driven routing to prevent litho hotspot patterns.
[12/27 20:01:15     67s] #start initial detail routing ...
[12/27 20:01:15     67s] ### Design has 0 dirty nets, has valid drcs
[12/27 20:01:15     67s] #   number of violations = 1
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #    By Layer and Type :
[12/27 20:01:15     67s] #	          Short   Totals
[12/27 20:01:15     67s] #	M1            1        1
[12/27 20:01:15     67s] #	Totals        1        1
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1790.29 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #start 1st optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 1
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #    By Layer and Type :
[12/27 20:01:15     67s] #	          Short   Totals
[12/27 20:01:15     67s] #	M1            1        1
[12/27 20:01:15     67s] #	Totals        1        1
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.89 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #start 2nd optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 1
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #    By Layer and Type :
[12/27 20:01:15     67s] #	          Short   Totals
[12/27 20:01:15     67s] #	M1            1        1
[12/27 20:01:15     67s] #	Totals        1        1
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.05 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #start 3rd optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 1
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #    By Layer and Type :
[12/27 20:01:15     67s] #	          Short   Totals
[12/27 20:01:15     67s] #	M1            1        1
[12/27 20:01:15     67s] #	Totals        1        1
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.60 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #start 4th optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 1
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #    By Layer and Type :
[12/27 20:01:15     67s] #	          Short   Totals
[12/27 20:01:15     67s] #	M1            1        1
[12/27 20:01:15     67s] #	Totals        1        1
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.83 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #start 5th optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 1
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #    By Layer and Type :
[12/27 20:01:15     67s] #	          Short   Totals
[12/27 20:01:15     67s] #	M1            1        1
[12/27 20:01:15     67s] #	Totals        1        1
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.13 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #start 6th optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 1
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #    By Layer and Type :
[12/27 20:01:15     67s] #	          Short   Totals
[12/27 20:01:15     67s] #	M1            1        1
[12/27 20:01:15     67s] #	Totals        1        1
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.15 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #start 7th optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 0
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.16 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #Complete Detail Routing.
[12/27 20:01:15     67s] #Total wire length = 43168 um.
[12/27 20:01:15     67s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M1 = 15868 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M2 = 27300 um.
[12/27 20:01:15     67s] #Total number of vias = 14
[12/27 20:01:15     67s] #Up-Via Summary (total 14):
[12/27 20:01:15     67s] #           
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] # M1                 14
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] #                    14 
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Total number of DRC violations = 0
[12/27 20:01:15     67s] ### Time Record (Detail Routing) is uninstalled.
[12/27 20:01:15     67s] #Cpu time = 00:00:00
[12/27 20:01:15     67s] #Elapsed time = 00:00:00
[12/27 20:01:15     67s] #Increased memory = 3.59 (MB)
[12/27 20:01:15     67s] #Total memory = 1793.30 (MB)
[12/27 20:01:15     67s] #Peak memory = 1859.50 (MB)
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start litho Repair
[12/27 20:01:15     67s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start litho driven routing to prevent litho hotspot patterns.
[12/27 20:01:15     67s] #start 1st optimization iteration ...
[12/27 20:01:15     67s] #   number of violations = 0
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.88 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #Complete Detail Routing.
[12/27 20:01:15     67s] #Total wire length = 43168 um.
[12/27 20:01:15     67s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M1 = 15868 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M2 = 27300 um.
[12/27 20:01:15     67s] #Total number of vias = 14
[12/27 20:01:15     67s] #Up-Via Summary (total 14):
[12/27 20:01:15     67s] #           
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] # M1                 14
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] #                    14 
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Total number of DRC violations = 0
[12/27 20:01:15     67s] #Complete litho Repair.
[12/27 20:01:15     67s] ### Time Record (Post Route Wire Spreading) is installed.
[12/27 20:01:15     67s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start Post Route wire spreading..
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start data preparation for wire spreading...
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Data preparation is done on Sat Dec 27 20:01:15 2025
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Start Post Route Wire Spread.
[12/27 20:01:15     67s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/27 20:01:15     67s] #Complete Post Route Wire Spread.
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #Total wire length = 43108 um.
[12/27 20:01:15     67s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M1 = 15808 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M2 = 27300 um.
[12/27 20:01:15     67s] #Total number of vias = 14
[12/27 20:01:15     67s] #Up-Via Summary (total 14):
[12/27 20:01:15     67s] #           
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] # M1                 14
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] #                    14 
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #   number of violations = 0
[12/27 20:01:15     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.07 (MB), peak = 1859.50 (MB)
[12/27 20:01:15     67s] #CELL_VIEW half_adder,init has no DRC violation.
[12/27 20:01:15     67s] #Total number of DRC violations = 0
[12/27 20:01:15     67s] #Post Route wire spread is done.
[12/27 20:01:15     67s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/27 20:01:15     67s] #Total wire length = 43108 um.
[12/27 20:01:15     67s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M1 = 15808 um.
[12/27 20:01:15     67s] #Total wire length on LAYER M2 = 27300 um.
[12/27 20:01:15     67s] #Total number of vias = 14
[12/27 20:01:15     67s] #Up-Via Summary (total 14):
[12/27 20:01:15     67s] #           
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] # M1                 14
[12/27 20:01:15     67s] #-----------------------
[12/27 20:01:15     67s] #                    14 
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #detailRoute Statistics:
[12/27 20:01:15     67s] #Cpu time = 00:00:00
[12/27 20:01:15     67s] #Elapsed time = 00:00:00
[12/27 20:01:15     67s] #Increased memory = 5.34 (MB)
[12/27 20:01:15     67s] #Total memory = 1795.05 (MB)
[12/27 20:01:15     67s] #Peak memory = 1859.50 (MB)
[12/27 20:01:15     67s] #Skip updating routing design signature in db-snapshot flow
[12/27 20:01:15     67s] ### Time Record (DB Export) is installed.
[12/27 20:01:15     67s] ### Time Record (DB Export) is uninstalled.
[12/27 20:01:15     67s] ### Time Record (Post Callback) is installed.
[12/27 20:01:15     67s] ### Time Record (Post Callback) is uninstalled.
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] #globalDetailRoute statistics:
[12/27 20:01:15     67s] #Cpu time = 00:00:00
[12/27 20:01:15     67s] #Elapsed time = 00:00:00
[12/27 20:01:15     67s] #Increased memory = -7.51 (MB)
[12/27 20:01:15     67s] #Total memory = 1772.15 (MB)
[12/27 20:01:15     67s] #Peak memory = 1859.50 (MB)
[12/27 20:01:15     67s] #Number of warnings = 1
[12/27 20:01:15     67s] #Total number of warnings = 13
[12/27 20:01:15     67s] #Number of fails = 0
[12/27 20:01:15     67s] #Total number of fails = 0
[12/27 20:01:15     67s] #Complete globalDetailRoute on Sat Dec 27 20:01:15 2025
[12/27 20:01:15     67s] #
[12/27 20:01:15     67s] ### Time Record (globalDetailRoute) is uninstalled.
[12/27 20:01:15     67s] ### 
[12/27 20:01:15     67s] ###   Scalability Statistics
[12/27 20:01:15     67s] ### 
[12/27 20:01:15     67s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:01:15     67s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/27 20:01:16     67s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:01:16     67s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/27 20:01:16     67s] ###   Entire Command                |        00:00:00|        00:00:00|             1.1|
[12/27 20:01:16     67s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:01:16     67s] ### 
[12/27 20:01:16     67s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1736.9M, totSessionCpu=0:01:08 **
[12/27 20:01:16     67s] -routeWithEco false                       # bool, default=false
[12/27 20:01:16     67s] -routeSelectedNetOnly false               # bool, default=false
[12/27 20:01:16     67s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/27 20:01:16     67s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/27 20:01:16     67s] New Signature Flow (restoreNanoRouteOptions) ....
[12/27 20:01:16     67s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
[12/27 20:01:16     67s] PostRoute (effortLevel low) RC Extraction called for design half_adder.
[12/27 20:01:16     67s] RC Extraction called in multi-corner(1) mode.
[12/27 20:01:16     67s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 20:01:16     67s] Type 'man IMPEXT-6197' for more detail.
[12/27 20:01:16     67s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/27 20:01:16     67s] * Layer Id             : 1 - M1
[12/27 20:01:16     67s]       Thickness        : 0.6
[12/27 20:01:16     67s]       Min Width        : 12
[12/27 20:01:16     67s]       Layer Dielectric : 4.1
[12/27 20:01:16     67s] * Layer Id             : 2 - M2
[12/27 20:01:16     67s]       Thickness        : 1
[12/27 20:01:16     67s]       Min Width        : 12
[12/27 20:01:16     67s]       Layer Dielectric : 4.1
[12/27 20:01:16     67s] extractDetailRC Option : -outfile /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d -maxResLength 200  -basic
[12/27 20:01:16     67s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/27 20:01:16     67s]       RC Corner Indexes            0   
[12/27 20:01:16     67s] Capacitance Scaling Factor   : 1.00000 
[12/27 20:01:16     67s] Coupling Cap. Scaling Factor : 1.00000 
[12/27 20:01:16     67s] Resistance Scaling Factor    : 1.00000 
[12/27 20:01:16     67s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 20:01:16     67s] Clock Res. Scaling Factor    : 1.00000 
[12/27 20:01:16     67s] Shrink Factor                : 1.00000
[12/27 20:01:16     67s] LayerId::1 widthSet size::1
[12/27 20:01:16     67s] LayerId::2 widthSet size::1
[12/27 20:01:16     67s] Initializing multi-corner resistance tables ...
[12/27 20:01:16     67s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:16     67s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3364.2M)
[12/27 20:01:16     67s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for storing RC.
[12/27 20:01:16     67s] Extracted 11.8421% (CPU Time= 0:00:00.0  MEM= 3376.2M)
[12/27 20:01:16     67s] Extracted 22.3684% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 31.5789% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 42.1053% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 52.6316% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 61.8421% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 72.3684% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 81.5789% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 92.1053% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3400.2M)
[12/27 20:01:16     67s] Number of Extracted Resistors     : 277
[12/27 20:01:16     67s] Number of Extracted Ground Cap.   : 289
[12/27 20:01:16     67s] Number of Extracted Coupling Cap. : 24
[12/27 20:01:16     67s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3384.195M)
[12/27 20:01:16     67s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/27 20:01:16     67s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3384.2M)
[12/27 20:01:16     67s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb_Filter.rcdb.d' for storing RC.
[12/27 20:01:16     67s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3384.934M)
[12/27 20:01:16     67s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3384.934M)
[12/27 20:01:16     67s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3384.934M)
[12/27 20:01:16     67s] processing rcdb (/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d) for hinst (top) of cell (half_adder);
[12/27 20:01:16     68s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 0 access done (mem: 3384.934M)
[12/27 20:01:16     68s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3384.934M)
[12/27 20:01:16     68s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 3384.934M)
[12/27 20:01:16     68s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1736.9M, totSessionCpu=0:01:08 **
[12/27 20:01:16     68s] Starting delay calculation for Setup views
[12/27 20:01:16     68s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:16     68s] #################################################################################
[12/27 20:01:16     68s] # Design Stage: PostRoute
[12/27 20:01:16     68s] # Design Name: half_adder
[12/27 20:01:16     68s] # Design Mode: 250nm
[12/27 20:01:16     68s] # Analysis Mode: MMMC OCV 
[12/27 20:01:16     68s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:16     68s] # Signoff Settings: SI On 
[12/27 20:01:16     68s] #################################################################################
[12/27 20:01:16     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 3357.9M, InitMEM = 3357.9M)
[12/27 20:01:16     68s] Setting infinite Tws ...
[12/27 20:01:16     68s] First Iteration Infinite Tw... 
[12/27 20:01:16     68s] Calculate early delays in OCV mode...
[12/27 20:01:16     68s] Calculate late delays in OCV mode...
[12/27 20:01:16     68s] Start delay calculation (fullDC) (16 T). (MEM=3357.95)
[12/27 20:01:16     68s] LayerId::1 widthSet size::1
[12/27 20:01:16     68s] LayerId::2 widthSet size::1
[12/27 20:01:16     68s] Initializing multi-corner resistance tables ...
[12/27 20:01:16     68s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:17     68s] End AAE Lib Interpolated Model. (MEM=3374.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:17     68s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3374.246M)
[12/27 20:01:17     68s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3376.2M)
[12/27 20:01:17     68s] AAE_INFO: 16 threads acquired from CTE.
[12/27 20:01:17     68s] Total number of fetched objects 14
[12/27 20:01:17     68s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:17     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:17     68s] End delay calculation. (MEM=3981.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:17     68s] End delay calculation (fullDC). (MEM=3981.73 CPU=0:00:00.2 REAL=0:00:01.0)
[12/27 20:01:17     68s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3981.7M) ***
[12/27 20:01:17     68s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3351.7M)
[12/27 20:01:17     68s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:17     68s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3383.7M)
[12/27 20:01:17     68s] Starting SI iteration 2
[12/27 20:01:17     68s] Calculate early delays in OCV mode...
[12/27 20:01:17     68s] Calculate late delays in OCV mode...
[12/27 20:01:17     68s] Start delay calculation (fullDC) (16 T). (MEM=3391.86)
[12/27 20:01:17     68s] End AAE Lib Interpolated Model. (MEM=3391.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:17     68s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:17     68s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:17     68s] Total number of fetched objects 14
[12/27 20:01:17     68s] AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
[12/27 20:01:17     68s] End delay calculation. (MEM=3894.04 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:17     68s] End delay calculation (fullDC). (MEM=3894.04 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 20:01:17     68s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3894.0M) ***
[12/27 20:01:17     68s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:09 mem=3894.0M)
[12/27 20:01:17     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3894.0M
[12/27 20:01:17     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3894.0M
[12/27 20:01:17     68s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1823.1M, totSessionCpu=0:01:09 **
[12/27 20:01:17     68s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1823.1M, totSessionCpu=0:01:09 **
[12/27 20:01:17     68s] Executing marking Critical Nets1
[12/27 20:01:17     68s] Footprint NOR2D1 has at least 2 pins...
[12/27 20:01:17     68s] Footprint NAND2D2 has at least 3 pins...
[12/27 20:01:17     68s] Footprint DFFD1 has at least 4 pins...
[12/27 20:01:17     68s] *** Number of Vt Cells Partition = 1
[12/27 20:01:17     68s] Running postRoute recovery in postEcoRoute mode
[12/27 20:01:17     68s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1823.1M, totSessionCpu=0:01:09 **
[12/27 20:01:17     68s]   Timing/DRV Snapshot: (TGT)
[12/27 20:01:17     68s]      Weighted WNS: 0.000
[12/27 20:01:17     68s]       All  PG WNS: 0.000
[12/27 20:01:17     68s]       High PG WNS: 0.000
[12/27 20:01:17     68s]       All  PG TNS: 0.000
[12/27 20:01:17     68s]       High PG TNS: 0.000
[12/27 20:01:17     68s]          Tran DRV: 0
[12/27 20:01:17     68s]           Cap DRV: 0
[12/27 20:01:17     68s]        Fanout DRV: 0
[12/27 20:01:17     68s]            Glitch: 0
[12/27 20:01:17     68s]    Category Slack: { [L, 9812075.000] }
[12/27 20:01:17     68s] 
[12/27 20:01:17     68s] Checking setup slack degradation ...
[12/27 20:01:17     68s] 
[12/27 20:01:17     68s] Recovery Manager:
[12/27 20:01:17     68s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/27 20:01:17     68s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[12/27 20:01:17     68s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/27 20:01:17     68s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/27 20:01:17     68s] 
[12/27 20:01:17     68s] Checking DRV degradation...
[12/27 20:01:17     68s] 
[12/27 20:01:17     68s] Recovery Manager:
[12/27 20:01:17     68s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/27 20:01:17     68s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/27 20:01:17     68s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/27 20:01:17     68s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/27 20:01:17     68s] 
[12/27 20:01:17     68s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/27 20:01:17     68s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3391.57M, totSessionCpu=0:01:09).
[12/27 20:01:17     68s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1823.4M, totSessionCpu=0:01:09 **
[12/27 20:01:17     68s] 
[12/27 20:01:17     68s] Latch borrow mode reset to max_borrow
[12/27 20:01:17     68s] Reported timing to dir ./timingReports
[12/27 20:01:17     68s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1822.2M, totSessionCpu=0:01:09 **
[12/27 20:01:17     68s] End AAE Lib Interpolated Model. (MEM=3361.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:17     68s] Begin: glitch net info
[12/27 20:01:17     68s] glitch slack range: number of glitch nets
[12/27 20:01:17     68s] glitch slack < -0.32 : 0
[12/27 20:01:17     68s] -0.32 < glitch slack < -0.28 : 0
[12/27 20:01:17     68s] -0.28 < glitch slack < -0.24 : 0
[12/27 20:01:17     68s] -0.24 < glitch slack < -0.2 : 0
[12/27 20:01:17     68s] -0.2 < glitch slack < -0.16 : 0
[12/27 20:01:17     68s] -0.16 < glitch slack < -0.12 : 0
[12/27 20:01:17     68s] -0.12 < glitch slack < -0.08 : 0
[12/27 20:01:17     68s] -0.08 < glitch slack < -0.04 : 0
[12/27 20:01:17     68s] -0.04 < glitch slack : 0
[12/27 20:01:17     68s] End: glitch net info
[12/27 20:01:17     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3361.1M
[12/27 20:01:17     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3361.1M
[12/27 20:01:18     68s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 1823.7M, totSessionCpu=0:01:09 **
[12/27 20:01:18     68s]  ReSet Options after AAE Based Opt flow 
[12/27 20:01:18     68s] Opt: RC extraction mode changed to 'detail'
[12/27 20:01:18     68s] *** Finished optDesign ***
[12/27 20:01:18     68s] 
[12/27 20:01:18     68s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.7 real=0:00:07.8)
[12/27 20:01:18     68s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:18     68s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.8 real=0:00:01.5)
[12/27 20:01:18     68s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.9 real=0:00:01.1)
[12/27 20:01:18     68s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:18     68s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[12/27 20:01:18     68s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[12/27 20:01:18     68s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:18     68s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:18     68s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[12/27 20:01:18     68s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.5)
[12/27 20:01:18     68s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:18     68s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:18     68s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:18     68s] Info: pop threads available for lower-level modules during optimization.
[12/27 20:01:18     68s] Deleting Lib Analyzer.
[12/27 20:01:18     68s] Info: Destroy the CCOpt slew target map.
[12/27 20:01:18     68s] clean pInstBBox. size 0
[12/27 20:01:18     68s] All LLGs are deleted
[12/27 20:01:18     68s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3392.0M
[12/27 20:01:18     68s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3391.9M
[12/27 20:01:18     68s] 
[12/27 20:01:18     68s] =============================================================================================
[12/27 20:01:18     68s]  Final TAT Report for optDesign
[12/27 20:01:18     68s] =============================================================================================
[12/27 20:01:18     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:18     68s] ---------------------------------------------------------------------------------------------
[12/27 20:01:18     68s] [ DrvOpt                 ]      1   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/27 20:01:18     68s] [ ClockDrv               ]      1   0:00:02.3  (  30.1 % )     0:00:02.3 /  0:00:02.3    1.0
[12/27 20:01:18     68s] [ ViewPruning            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   27.3
[12/27 20:01:18     68s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:18     68s] [ RefinePlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/27 20:01:18     68s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:18     68s] [ EcoRoute               ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.1
[12/27 20:01:18     68s] [ ExtractRC              ]      2   0:00:01.5  (  19.0 % )     0:00:01.5 /  0:00:00.8    0.5
[12/27 20:01:18     68s] [ TimingUpdate           ]     10   0:00:00.0  (   0.4 % )     0:00:01.0 /  0:00:01.1    1.1
[12/27 20:01:18     68s] [ FullDelayCalc          ]      2   0:00:01.0  (  13.1 % )     0:00:01.0 /  0:00:01.1    1.1
[12/27 20:01:18     68s] [ QThreadMaster          ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.0    0.1
[12/27 20:01:18     68s] [ TimingReport           ]     10   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.4
[12/27 20:01:18     68s] [ DrvReport              ]      5   0:00:01.2  (  15.1 % )     0:00:01.2 /  0:00:00.0    0.0
[12/27 20:01:18     68s] [ MISC                   ]          0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.6    0.8
[12/27 20:01:18     68s] ---------------------------------------------------------------------------------------------
[12/27 20:01:18     68s]  optDesign TOTAL                    0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:05.7    0.7
[12/27 20:01:18     68s] ---------------------------------------------------------------------------------------------
[12/27 20:01:18     68s] 
[12/27 20:01:18     68s] <CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 20:01:18     68s] Setting releaseMultiCpuLicenseMode to false.
[12/27 20:01:18     68s] <CMD> optDesign -postRoute -hold
[12/27 20:01:18     68s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1802.0M, totSessionCpu=0:01:09 **
[12/27 20:01:18     68s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 20:01:18     68s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/27 20:01:18     68s] GigaOpt running with 16 threads.
[12/27 20:01:18     68s] Info: 16 threads available for lower-level modules during optimization.
[12/27 20:01:18     68s] Need call spDPlaceInit before registerPrioInstLoc.
[12/27 20:01:18     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:3375.9M
[12/27 20:01:18     68s] #spOpts: N=250 mergeVia=F 
[12/27 20:01:18     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3375.9M
[12/27 20:01:18     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3375.9M
[12/27 20:01:18     68s] Core basic site is CoreSite
[12/27 20:01:18     68s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:18     68s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 20:01:18     68s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 20:01:18     68s] SiteArray: use 57,344 bytes
[12/27 20:01:18     68s] SiteArray: current memory after site array memory allocation 3376.0M
[12/27 20:01:18     68s] SiteArray: FP blocked sites are writable
[12/27 20:01:18     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 20:01:18     68s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3376.0M
[12/27 20:01:18     68s] Process 70 wires and vias for routing blockage analysis
[12/27 20:01:18     68s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:3377.5M
[12/27 20:01:18     68s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 20:01:18     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:3377.5M
[12/27 20:01:18     68s] OPERPROF:     Starting CMU at level 3, MEM:3377.5M
[12/27 20:01:18     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3377.5M
[12/27 20:01:18     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3377.5M
[12/27 20:01:18     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3377.5MB).
[12/27 20:01:18     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3377.5M
[12/27 20:01:18     68s] 
[12/27 20:01:18     68s] Creating Lib Analyzer ...
[12/27 20:01:18     68s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:18     68s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:18     68s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:18     68s] 
[12/27 20:01:18     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=3381.5M
[12/27 20:01:18     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=3381.5M
[12/27 20:01:18     68s] Creating Lib Analyzer, finished. 
[12/27 20:01:18     68s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1806.3M, totSessionCpu=0:01:09 **
[12/27 20:01:18     68s] Existing Dirty Nets : 0
[12/27 20:01:18     68s] New Signature Flow (optDesignCheckOptions) ....
[12/27 20:01:18     68s] #Taking db snapshot
[12/27 20:01:18     68s] #Taking db snapshot ... done
[12/27 20:01:18     68s] OPERPROF: Starting checkPlace at level 1, MEM:3381.5M
[12/27 20:01:18     68s] #spOpts: N=250 
[12/27 20:01:18     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3381.5M
[12/27 20:01:18     68s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:18     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3381.5M
[12/27 20:01:18     68s] Begin checking placement ... (start mem=3381.5M, init mem=3381.5M)
[12/27 20:01:18     68s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3381.5M
[12/27 20:01:18     68s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3381.5M
[12/27 20:01:18     68s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3381.5M
[12/27 20:01:18     68s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3381.5M
[12/27 20:01:18     68s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3381.5M
[12/27 20:01:18     68s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3381.5M
[12/27 20:01:18     68s] *info: Placed = 26             (Fixed = 18)
[12/27 20:01:18     68s] *info: Unplaced = 0           
[12/27 20:01:18     68s] Placement Density:12.04%(13149000/109188000)
[12/27 20:01:18     68s] Placement Density (including fixed std cells):12.17%(13311000/109350000)
[12/27 20:01:18     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3381.5M
[12/27 20:01:18     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3381.4M
[12/27 20:01:18     68s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3381.4M)
[12/27 20:01:18     68s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.004, MEM:3381.4M
[12/27 20:01:18     69s]  Initial DC engine is -> aae
[12/27 20:01:18     69s]  
[12/27 20:01:18     69s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/27 20:01:18     69s]  
[12/27 20:01:18     69s]  
[12/27 20:01:18     69s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/27 20:01:18     69s]  
[12/27 20:01:18     69s] Reset EOS DB
[12/27 20:01:18     69s] Ignoring AAE DB Resetting ...
[12/27 20:01:18     69s]  Set Options for AAE Based Opt flow 
[12/27 20:01:18     69s] *** optDesign -postRoute ***
[12/27 20:01:18     69s] DRC Margin: user margin 0.0; extra margin 0
[12/27 20:01:18     69s] Setup Target Slack: user slack 0
[12/27 20:01:18     69s] Hold Target Slack: user slack 0
[12/27 20:01:18     69s] All LLGs are deleted
[12/27 20:01:18     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3381.4M
[12/27 20:01:18     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3381.4M
[12/27 20:01:18     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3381.4M
[12/27 20:01:18     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3381.4M
[12/27 20:01:18     69s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3381.5M
[12/27 20:01:18     69s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:3381.5M
[12/27 20:01:18     69s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:3381.5M
[12/27 20:01:18     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:3381.5M
[12/27 20:01:18     69s] Deleting Cell Server ...
[12/27 20:01:18     69s] Deleting Lib Analyzer.
[12/27 20:01:18     69s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:18     69s] Summary for sequential cells identification: 
[12/27 20:01:18     69s]   Identified SBFF number: 1
[12/27 20:01:18     69s]   Identified MBFF number: 0
[12/27 20:01:18     69s]   Identified SB Latch number: 0
[12/27 20:01:18     69s]   Identified MB Latch number: 0
[12/27 20:01:18     69s]   Not identified SBFF number: 0
[12/27 20:01:18     69s]   Not identified MBFF number: 0
[12/27 20:01:18     69s]   Not identified SB Latch number: 0
[12/27 20:01:18     69s]   Not identified MB Latch number: 0
[12/27 20:01:18     69s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:18     69s]  Visiting view : func_typical
[12/27 20:01:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:18     69s]  Visiting view : func_typical
[12/27 20:01:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:18     69s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:18     69s]  Setting StdDelay to 3090452.80
[12/27 20:01:18     69s] Creating Cell Server, finished. 
[12/27 20:01:18     69s] 
[12/27 20:01:18     69s] Deleting Cell Server ...
[12/27 20:01:18     69s] ** INFO : this run is activating 'postRoute' automaton
[12/27 20:01:18     69s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3381.496M)
[12/27 20:01:18     69s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
[12/27 20:01:18     69s] PostRoute (effortLevel low) RC Extraction called for design half_adder.
[12/27 20:01:18     69s] RC Extraction called in multi-corner(1) mode.
[12/27 20:01:18     69s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 20:01:18     69s] Type 'man IMPEXT-6197' for more detail.
[12/27 20:01:18     69s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/27 20:01:18     69s] * Layer Id             : 1 - M1
[12/27 20:01:18     69s]       Thickness        : 0.6
[12/27 20:01:18     69s]       Min Width        : 12
[12/27 20:01:18     69s]       Layer Dielectric : 4.1
[12/27 20:01:18     69s] * Layer Id             : 2 - M2
[12/27 20:01:18     69s]       Thickness        : 1
[12/27 20:01:18     69s]       Min Width        : 12
[12/27 20:01:18     69s]       Layer Dielectric : 4.1
[12/27 20:01:18     69s] extractDetailRC Option : -outfile /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d -maxResLength 200  -basic
[12/27 20:01:18     69s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/27 20:01:18     69s]       RC Corner Indexes            0   
[12/27 20:01:18     69s] Capacitance Scaling Factor   : 1.00000 
[12/27 20:01:18     69s] Coupling Cap. Scaling Factor : 1.00000 
[12/27 20:01:18     69s] Resistance Scaling Factor    : 1.00000 
[12/27 20:01:18     69s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 20:01:18     69s] Clock Res. Scaling Factor    : 1.00000 
[12/27 20:01:18     69s] Shrink Factor                : 1.00000
[12/27 20:01:18     69s] LayerId::1 widthSet size::1
[12/27 20:01:18     69s] LayerId::2 widthSet size::1
[12/27 20:01:18     69s] Initializing multi-corner resistance tables ...
[12/27 20:01:18     69s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:18     69s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3381.5M)
[12/27 20:01:19     69s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for storing RC.
[12/27 20:01:19     69s] Extracted 11.8421% (CPU Time= 0:00:00.0  MEM= 3409.5M)
[12/27 20:01:19     69s] Extracted 22.3684% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 31.5789% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 42.1053% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 52.6316% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 61.8421% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 72.3684% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 81.5789% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 92.1053% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3433.5M)
[12/27 20:01:19     69s] Number of Extracted Resistors     : 277
[12/27 20:01:19     69s] Number of Extracted Ground Cap.   : 289
[12/27 20:01:19     69s] Number of Extracted Coupling Cap. : 24
[12/27 20:01:19     69s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3393.500M)
[12/27 20:01:19     69s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/27 20:01:19     69s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3393.5M)
[12/27 20:01:19     69s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb_Filter.rcdb.d' for storing RC.
[12/27 20:01:19     69s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3405.504M)
[12/27 20:01:19     69s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3405.504M)
[12/27 20:01:19     69s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3405.504M)
[12/27 20:01:19     69s] processing rcdb (/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d) for hinst (top) of cell (half_adder);
[12/27 20:01:19     69s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 0 access done (mem: 3405.504M)
[12/27 20:01:19     69s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3405.504M)
[12/27 20:01:19     69s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 3405.504M)
[12/27 20:01:19     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3383.1M
[12/27 20:01:19     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3383.1M
[12/27 20:01:19     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3383.1M
[12/27 20:01:19     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3383.1M
[12/27 20:01:19     69s] GigaOpt Hold Optimizer is used
[12/27 20:01:19     69s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/27 20:01:19     69s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3383.090M)
[12/27 20:01:19     69s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3383.1M)
[12/27 20:01:19     69s] LayerId::1 widthSet size::1
[12/27 20:01:19     69s] LayerId::2 widthSet size::1
[12/27 20:01:19     69s] Initializing multi-corner resistance tables ...
[12/27 20:01:19     69s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:19     69s] End AAE Lib Interpolated Model. (MEM=3383.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] Creating Lib Analyzer ...
[12/27 20:01:19     69s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:19     69s] Summary for sequential cells identification: 
[12/27 20:01:19     69s]   Identified SBFF number: 1
[12/27 20:01:19     69s]   Identified MBFF number: 0
[12/27 20:01:19     69s]   Identified SB Latch number: 0
[12/27 20:01:19     69s]   Identified MB Latch number: 0
[12/27 20:01:19     69s]   Not identified SBFF number: 0
[12/27 20:01:19     69s]   Not identified MBFF number: 0
[12/27 20:01:19     69s]   Not identified SB Latch number: 0
[12/27 20:01:19     69s]   Not identified MB Latch number: 0
[12/27 20:01:19     69s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:19     69s]  Visiting view : func_typical
[12/27 20:01:19     69s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:19     69s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:19     69s]  Visiting view : func_typical
[12/27 20:01:19     69s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:19     69s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:19     69s]  Setting StdDelay to 3090452.80
[12/27 20:01:19     69s] Creating Cell Server, finished. 
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:19     69s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:19     69s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=3383.1M
[12/27 20:01:19     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=3383.1M
[12/27 20:01:19     69s] Creating Lib Analyzer, finished. 
[12/27 20:01:19     69s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:09 mem=3383.1M ***
[12/27 20:01:19     69s] Effort level <high> specified for reg2reg path_group
[12/27 20:01:19     69s] End AAE Lib Interpolated Model. (MEM=3383.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:19     69s] **INFO: Starting Non-Blocking QThread
[12/27 20:01:19     69s] **INFO: Distributing 16 CPU to Master 8 CPU and QThread 8 CPU
[12/27 20:01:19     69s] Non-Blocking console log file: /dev/null
[12/27 20:01:19     69s] Multi-CPU acceleration using 2 CPU(s).
[12/27 20:01:19     69s] Info: 8 threads available for lower-level modules during optimization.
[12/27 20:01:19     69s] Starting delay calculation for Setup views
[12/27 20:01:19     69s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:19     69s] #################################################################################
[12/27 20:01:19     69s] # Design Stage: PostRoute
[12/27 20:01:19     69s] # Design Name: half_adder
[12/27 20:01:19     69s] # Design Mode: 250nm
[12/27 20:01:19     69s] # Analysis Mode: MMMC OCV 
[12/27 20:01:19     69s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:19     69s] # Signoff Settings: SI On 
[12/27 20:01:19     69s] #################################################################################
[12/27 20:01:19     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 3317.1M, InitMEM = 3317.1M)
[12/27 20:01:19     69s] Setting infinite Tws ...
[12/27 20:01:19     69s] First Iteration Infinite Tw... 
[12/27 20:01:19     69s] Calculate early delays in OCV mode...
[12/27 20:01:19     69s] Calculate late delays in OCV mode...
[12/27 20:01:19     69s] Start delay calculation (fullDC) (8 T). (MEM=3317.06)
[12/27 20:01:20     69s] End AAE Lib Interpolated Model. (MEM=3333.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     69s] Total number of fetched objects 14
[12/27 20:01:20     69s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:20     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     69s] End delay calculation. (MEM=3714.91 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:20     69s] End delay calculation (fullDC). (MEM=3714.91 CPU=0:00:00.2 REAL=0:00:01.0)
[12/27 20:01:20     69s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3714.9M) ***
[12/27 20:01:20     69s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3682.9M)
[12/27 20:01:20     69s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:20     69s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3714.9M)
[12/27 20:01:20     69s] 
[12/27 20:01:20     69s] Executing IPO callback for view pruning ..
[12/27 20:01:20     69s] Starting SI iteration 2
[12/27 20:01:20     69s] Calculate early delays in OCV mode...
[12/27 20:01:20     69s] Calculate late delays in OCV mode...
[12/27 20:01:20     69s] Start delay calculation (fullDC) (8 T). (MEM=3332.02)
[12/27 20:01:20     69s] End AAE Lib Interpolated Model. (MEM=3332.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     69s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:20     69s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:20     69s] Total number of fetched objects 14
[12/27 20:01:20     69s] AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
[12/27 20:01:20     69s] End delay calculation. (MEM=3605.27 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:20     69s] End delay calculation (fullDC). (MEM=3605.27 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:20     69s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3605.3M) ***
[12/27 20:01:20     70s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:10 mem=3605.3M)
[12/27 20:01:20     70s] Done building cte setup timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:10 mem=3605.3M ***
[12/27 20:01:20     70s] Setting latch borrow mode to budget during optimization.
[12/27 20:01:20     70s] *info: category slack lower bound [L 0.0] default
[12/27 20:01:20     70s] *info: category slack lower bound [H 0.0] reg2reg 
[12/27 20:01:20     70s] --------------------------------------------------- 
[12/27 20:01:20     70s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/27 20:01:20     70s] --------------------------------------------------- 
[12/27 20:01:20     70s]          WNS    reg2regWNS
[12/27 20:01:20     70s]  9812075.000 ns   9812075.000 ns
[12/27 20:01:20     70s] --------------------------------------------------- 
[12/27 20:01:20     70s]   Timing/DRV Snapshot: (REF)
[12/27 20:01:20     70s]      Weighted WNS: 0.000
[12/27 20:01:20     70s]       All  PG WNS: 0.000
[12/27 20:01:20     70s]       High PG WNS: 0.000
[12/27 20:01:20     70s]       All  PG TNS: 0.000
[12/27 20:01:20     70s]       High PG TNS: 0.000
[12/27 20:01:20     70s]          Tran DRV: 0
[12/27 20:01:20     70s]           Cap DRV: 0
[12/27 20:01:20     70s]        Fanout DRV: 0
[12/27 20:01:20     70s]            Glitch: 0
[12/27 20:01:20     70s]    Category Slack: { [L, 9812075.000] }
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/27 20:01:19     69s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[12/27 20:01:19     69s] Multithreaded Timing Analysis is initialized with 8 threads
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] Info: 8 threads available for lower-level modules during optimization.
[12/27 20:01:19     69s] Starting delay calculation for Hold views
[12/27 20:01:19     69s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:19     69s] #################################################################################
[12/27 20:01:19     69s] # Design Stage: PostRoute
[12/27 20:01:19     69s] # Design Name: half_adder
[12/27 20:01:19     69s] # Design Mode: 250nm
[12/27 20:01:19     69s] # Analysis Mode: MMMC OCV 
[12/27 20:01:19     69s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:19     69s] # Signoff Settings: SI On 
[12/27 20:01:19     69s] #################################################################################
[12/27 20:01:19     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/27 20:01:19     69s] Setting infinite Tws ...
[12/27 20:01:19     69s] First Iteration Infinite Tw... 
[12/27 20:01:19     69s] Calculate late delays in OCV mode...
[12/27 20:01:19     69s] Calculate early delays in OCV mode...
[12/27 20:01:19     69s] Start delay calculation (fullDC) (8 T). (MEM=0)
[12/27 20:01:19     69s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:19     69s] Total number of fetched objects 14
[12/27 20:01:19     69s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:19     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:19     69s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:19     69s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[12/27 20:01:19     69s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
[12/27 20:01:19     69s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:19     69s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:19     69s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] Executing IPO callback for view pruning ..
[12/27 20:01:19     69s] Starting SI iteration 2
[12/27 20:01:19     69s] Calculate late delays in OCV mode...
[12/27 20:01:19     69s] Calculate early delays in OCV mode...
[12/27 20:01:19     69s] Start delay calculation (fullDC) (8 T). (MEM=0)
[12/27 20:01:19     69s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:19     69s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:19     69s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:19     69s] Total number of fetched objects 14
[12/27 20:01:19     69s] AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
[12/27 20:01:19     69s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:19     69s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:19     69s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[12/27 20:01:19     69s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] Active hold views:
[12/27 20:01:19     69s]  func_typical
[12/27 20:01:19     69s]   Dominating endpoints: 0
[12/27 20:01:19     69s]   Dominating TNS: -0.000
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[12/27 20:01:19     69s] Timing Data dump into file /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/coe_eosdata_Mry8cE/func_typical.twf, for view: func_typical 
[12/27 20:01:19     69s] 	 Dumping view 0 func_typical 
[12/27 20:01:19     69s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[12/27 20:01:19     69s] Info: pop threads available for lower-level modules during optimization.
[12/27 20:01:19     69s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.5 (1.1), mem = 0.0M
[12/27 20:01:19     69s] 
[12/27 20:01:19     69s] =============================================================================================
[12/27 20:01:19     69s]  Step TAT Report for QThreadWorker #1
[12/27 20:01:19     69s] =============================================================================================
[12/27 20:01:19     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:19     69s] ---------------------------------------------------------------------------------------------
[12/27 20:01:19     69s] [ ViewPruning            ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:19     69s] [ TimingUpdate           ]      2   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.1
[12/27 20:01:19     69s] [ FullDelayCalc          ]      1   0:00:00.5  (  87.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/27 20:01:19     69s] [ TimingReport           ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.6
[12/27 20:01:19     69s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:19     69s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:19     69s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:19     69s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:19     69s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:19     69s] [ MISC                   ]          0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.1    1.9
[12/27 20:01:19     69s] ---------------------------------------------------------------------------------------------
[12/27 20:01:19     69s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/27 20:01:19     69s] ---------------------------------------------------------------------------------------------
[12/27 20:01:19     69s] 
_______________________________________________________________________
[12/27 20:01:20     70s] Info: pop threads available for lower-level modules during optimization.
[12/27 20:01:20     70s] Restoring Auto Hold Views:  func_typical
[12/27 20:01:20     70s] Restoring Active Hold Views:  func_typical 
[12/27 20:01:20     70s] Restoring Hold Target Slack: 0
[12/27 20:01:20     70s] Loading timing data from /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/coe_eosdata_Mry8cE/func_typical.twf 
[12/27 20:01:20     70s] 	 Loading view 0 func_typical 
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] *Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 10656000000 (118.4)
[12/27 20:01:20     70s] *Info: worst delay setup view: func_typical
[12/27 20:01:20     70s] Footprint list for hold buffering (delay unit: ps)
[12/27 20:01:20     70s] =================================================================
[12/27 20:01:20     70s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/27 20:01:20     70s] ------------------------------------------------------------------
[12/27 20:01:20     70s] *Info:  1662546.6       1.00  118.4 4155.17 BUFD2 (IN,OUT)
[12/27 20:01:20     70s] *Info:  -706032.0       1.00  181.6 2155.17 BUFD4 (IN,OUT)
[12/27 20:01:20     70s] *Info:  -3296556.2       1.00  328.0 1172.41 BUFD8 (IN,OUT)
[12/27 20:01:20     70s] =================================================================
[12/27 20:01:20     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3683.8M
[12/27 20:01:20     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3683.8M
[12/27 20:01:20     70s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
Deleting Cell Server ...
[12/27 20:01:20     70s] Deleting Lib Analyzer.
[12/27 20:01:20     70s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:20     70s] Summary for sequential cells identification: 
[12/27 20:01:20     70s]   Identified SBFF number: 1
[12/27 20:01:20     70s]   Identified MBFF number: 0
[12/27 20:01:20     70s]   Identified SB Latch number: 0
[12/27 20:01:20     70s]   Identified MB Latch number: 0
[12/27 20:01:20     70s]   Not identified SBFF number: 0
[12/27 20:01:20     70s]   Not identified MBFF number: 0
[12/27 20:01:20     70s]   Not identified SB Latch number: 0
[12/27 20:01:20     70s]   Not identified MB Latch number: 0
[12/27 20:01:20     70s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:20     70s]  Visiting view : func_typical
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:20     70s]  Visiting view : func_typical
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:20     70s]  Setting StdDelay to 3090452.80
[12/27 20:01:20     70s] Creating Cell Server, finished. 
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] Deleting Cell Server ...
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] Creating Lib Analyzer ...
[12/27 20:01:20     70s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:20     70s] Summary for sequential cells identification: 
[12/27 20:01:20     70s]   Identified SBFF number: 1
[12/27 20:01:20     70s]   Identified MBFF number: 0
[12/27 20:01:20     70s]   Identified SB Latch number: 0
[12/27 20:01:20     70s]   Identified MB Latch number: 0
[12/27 20:01:20     70s]   Not identified SBFF number: 0
[12/27 20:01:20     70s]   Not identified MBFF number: 0
[12/27 20:01:20     70s]   Not identified SB Latch number: 0
[12/27 20:01:20     70s]   Not identified MB Latch number: 0
[12/27 20:01:20     70s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:20     70s]  Visiting view : func_typical
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:20     70s]  Visiting view : func_typical
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:20     70s]  Setting StdDelay to 3090452.80
[12/27 20:01:20     70s] Creating Cell Server, finished. 
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:20     70s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:20     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=3714.4M
[12/27 20:01:20     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=3714.4M
[12/27 20:01:20     70s] Creating Lib Analyzer, finished. 
[12/27 20:01:20     70s] Hold Timer stdDelay = 3090452.8ps
[12/27 20:01:20     70s]  Visiting view : func_typical
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:20     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:20     70s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1824.7M, totSessionCpu=0:01:10 **
[12/27 20:01:20     70s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.1/0:09:51.1 (0.1), mem = 3410.4M
[12/27 20:01:20     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.17
[12/27 20:01:20     70s] gigaOpt Hold fixing search radius: 36000.000000 Microns (40 stdCellHgt)
[12/27 20:01:20     70s] gigaOpt Hold fixing search radius on new term: 4500.000000 Microns (5 stdCellHgt)
[12/27 20:01:20     70s] gigaOpt Hold fixing search radius: 36000.000000 Microns (40 stdCellHgt)
[12/27 20:01:20     70s] gigaOpt Hold fixing search radius on new term: 4500.000000 Microns (5 stdCellHgt)
[12/27 20:01:20     70s] *info: Run optDesign holdfix with 16 threads.
[12/27 20:01:20     70s] Info: 1 clock net  excluded from IPO operation.
[12/27 20:01:20     70s] --------------------------------------------------- 
[12/27 20:01:20     70s]    Hold Timing Summary  - Initial 
[12/27 20:01:20     70s] --------------------------------------------------- 
[12/27 20:01:20     70s]  Target slack:       0.0000 ns
[12/27 20:01:20     70s]  View: func_typical 
[12/27 20:01:20     70s]    WNS:  200000.0000
[12/27 20:01:20     70s]    TNS:       0.0000
[12/27 20:01:20     70s]    VP :            0
[12/27 20:01:20     70s]    Worst hold path end point: cout_reg/D 
[12/27 20:01:20     70s] --------------------------------------------------- 
[12/27 20:01:20     70s] *** Hold timing is met. Hold fixing is not needed 
[12/27 20:01:20     70s] **INFO: total 0 insts, 0 nets marked don't touch
[12/27 20:01:20     70s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[12/27 20:01:20     70s] **INFO: total 0 insts, 0 nets unmarked don't touch

[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] Capturing REF for hold ...
[12/27 20:01:20     70s]    Hold Timing Snapshot: (REF)
[12/27 20:01:20     70s]              All PG WNS: 0.000
[12/27 20:01:20     70s]              All PG TNS: 0.000
[12/27 20:01:20     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.17
[12/27 20:01:20     70s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:10.2/0:09:51.2 (0.1), mem = 3446.3M
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] =============================================================================================
[12/27 20:01:20     70s]  Step TAT Report for HoldOpt #2
[12/27 20:01:20     70s] =============================================================================================
[12/27 20:01:20     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:20     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:20     70s] [ ViewPruning            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ TimingUpdate           ]      2   0:00:00.0  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.1
[12/27 20:01:20     70s] [ FullDelayCalc          ]      1   0:00:00.5  (  65.5 % )     0:00:00.5 /  0:00:00.5    1.1
[12/27 20:01:20     70s] [ QThreadMaster          ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 20:01:20     70s] [ QThreadWait            ]      1   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.0      *
[12/27 20:01:20     70s] [ TimingReport           ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.6
[12/27 20:01:20     70s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    6.1
[12/27 20:01:20     70s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.0    0.9
[12/27 20:01:20     70s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/27 20:01:20     70s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ GenerateDrvReportData  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ MISC                   ]          0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.1    1.2
[12/27 20:01:20     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:20     70s]  HoldOpt #2 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/27 20:01:20     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] Latch borrow mode reset to max_borrow
[12/27 20:01:20     70s] Reported timing to dir ./timingReports
[12/27 20:01:20     70s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1840.0M, totSessionCpu=0:01:10 **
[12/27 20:01:20     70s] End AAE Lib Interpolated Model. (MEM=3393.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     70s] Begin: glitch net info
[12/27 20:01:20     70s] glitch slack range: number of glitch nets
[12/27 20:01:20     70s] glitch slack < -0.32 : 0
[12/27 20:01:20     70s] -0.32 < glitch slack < -0.28 : 0
[12/27 20:01:20     70s] -0.28 < glitch slack < -0.24 : 0
[12/27 20:01:20     70s] -0.24 < glitch slack < -0.2 : 0
[12/27 20:01:20     70s] -0.2 < glitch slack < -0.16 : 0
[12/27 20:01:20     70s] -0.16 < glitch slack < -0.12 : 0
[12/27 20:01:20     70s] -0.12 < glitch slack < -0.08 : 0
[12/27 20:01:20     70s] -0.08 < glitch slack < -0.04 : 0
[12/27 20:01:20     70s] -0.04 < glitch slack : 0
[12/27 20:01:20     70s] End: glitch net info
[12/27 20:01:20     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3393.8M
[12/27 20:01:20     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3393.8M
[12/27 20:01:20     70s] End AAE Lib Interpolated Model. (MEM=3393.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     70s] **INFO: Starting Blocking QThread with 16 CPU
[12/27 20:01:20     70s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/27 20:01:20     70s] Multi-CPU acceleration using 16 CPU(s).
[12/27 20:01:20     70s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[12/27 20:01:20     70s] Multithreaded Timing Analysis is initialized with 16 threads
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] Starting delay calculation for Hold views
[12/27 20:01:20     70s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:20     70s] #################################################################################
[12/27 20:01:20     70s] # Design Stage: PostRoute
[12/27 20:01:20     70s] # Design Name: half_adder
[12/27 20:01:20     70s] # Design Mode: 250nm
[12/27 20:01:20     70s] # Analysis Mode: MMMC OCV 
[12/27 20:01:20     70s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:20     70s] # Signoff Settings: SI On 
[12/27 20:01:20     70s] #################################################################################
[12/27 20:01:20     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 6.4M, InitMEM = 6.4M)
[12/27 20:01:20     70s] Setting infinite Tws ...
[12/27 20:01:20     70s] First Iteration Infinite Tw... 
[12/27 20:01:20     70s] Calculate late delays in OCV mode...
[12/27 20:01:20     70s] Calculate early delays in OCV mode...
[12/27 20:01:20     70s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/27 20:01:20     70s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     70s] Total number of fetched objects 14
[12/27 20:01:20     70s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:20     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     70s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:20     70s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[12/27 20:01:20     70s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
[12/27 20:01:20     70s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:20     70s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:20     70s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:20     70s] Starting SI iteration 2
[12/27 20:01:20     70s] Calculate late delays in OCV mode...
[12/27 20:01:20     70s] Calculate early delays in OCV mode...
[12/27 20:01:20     70s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/27 20:01:20     70s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:20     70s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:20     70s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:20     70s] Total number of fetched objects 14
[12/27 20:01:20     70s] AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
[12/27 20:01:20     70s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:20     70s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:20     70s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[12/27 20:01:20     70s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)
[12/27 20:01:20     70s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.1), mem = 0.0M
[12/27 20:01:20     70s] 
[12/27 20:01:20     70s] =============================================================================================
[12/27 20:01:20     70s]  Step TAT Report for QThreadWorker #1
[12/27 20:01:20     70s] =============================================================================================
[12/27 20:01:20     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:20     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:20     70s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:20     70s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.6    1.1
[12/27 20:01:20     70s] [ FullDelayCalc          ]      1   0:00:00.5  (  85.1 % )     0:00:00.5 /  0:00:00.6    1.1
[12/27 20:01:20     70s] [ TimingReport           ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 20:01:20     70s] [ MISC                   ]          0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.5
[12/27 20:01:20     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:20     70s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.1
[12/27 20:01:20     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:20     70s] 
[12/27 20:01:21     70s]  
_______________________________________________________________________
[12/27 20:01:22     70s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:02.0, MEM=3424.7M
[12/27 20:01:22     70s] **optDesign ... cpu = 0:00:01, real = 0:00:04, mem = 1842.0M, totSessionCpu=0:01:10 **
[12/27 20:01:22     70s]  ReSet Options after AAE Based Opt flow 
[12/27 20:01:22     70s] *** Finished optDesign ***
[12/27 20:01:22     70s] 
[12/27 20:01:22     70s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:01.4 real=0:00:03.9)
[12/27 20:01:22     70s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:22     70s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.4 real=0:00:00.8)
[12/27 20:01:22     70s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:22     70s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[12/27 20:01:22     70s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:22     70s] Info: pop threads available for lower-level modules during optimization.
[12/27 20:01:22     70s] Deleting Lib Analyzer.
[12/27 20:01:22     70s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3424.7M)
[12/27 20:01:22     70s] Info: Destroy the CCOpt slew target map.
[12/27 20:01:22     70s] clean pInstBBox. size 0
[12/27 20:01:22     70s] All LLGs are deleted
[12/27 20:01:22     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3424.7M
[12/27 20:01:22     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3424.7M
[12/27 20:01:22     70s] 
[12/27 20:01:22     70s] =============================================================================================
[12/27 20:01:22     70s]  Final TAT Report for optDesign
[12/27 20:01:22     70s] =============================================================================================
[12/27 20:01:22     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:22     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:22     70s] [ HoldOpt                ]      1   0:00:00.1  (   3.7 % )     0:00:00.8 /  0:00:00.8    1.0
[12/27 20:01:22     70s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:22     70s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:22     70s] [ ExtractRC              ]      1   0:00:00.8  (  21.7 % )     0:00:00.8 /  0:00:00.4    0.5
[12/27 20:01:22     70s] [ TimingUpdate           ]      4   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.1
[12/27 20:01:22     70s] [ FullDelayCalc          ]      1   0:00:00.5  (  12.9 % )     0:00:00.5 /  0:00:00.5    1.1
[12/27 20:01:22     70s] [ QThreadMaster          ]      2   0:00:00.7  (  18.3 % )     0:00:00.7 /  0:00:00.1    0.1
[12/27 20:01:22     70s] [ QThreadWait            ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.0      *
[12/27 20:01:22     70s] [ TimingReport           ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 20:01:22     70s] [ DrvReport              ]      2   0:00:01.2  (  31.1 % )     0:00:01.2 /  0:00:00.0    0.0
[12/27 20:01:22     70s] [ MISC                   ]          0:00:00.4  (   9.5 % )     0:00:00.4 /  0:00:00.1    0.4
[12/27 20:01:22     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:22     70s]  optDesign TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:01.4    0.4
[12/27 20:01:22     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:22     70s] 
[12/27 20:01:22     70s] <CMD> setDelayCalMode -engine default -siAware true
[12/27 20:01:22     70s] <CMD> optDesign -postRoute -hold
[12/27 20:01:22     70s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1819.7M, totSessionCpu=0:01:10 **
[12/27 20:01:22     70s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 20:01:22     70s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/27 20:01:22     70s] GigaOpt running with 16 threads.
[12/27 20:01:22     70s] Info: 16 threads available for lower-level modules during optimization.
[12/27 20:01:22     70s] Need call spDPlaceInit before registerPrioInstLoc.
[12/27 20:01:22     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:3408.7M
[12/27 20:01:22     70s] #spOpts: N=250 mergeVia=F 
[12/27 20:01:22     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3408.7M
[12/27 20:01:22     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3408.7M
[12/27 20:01:22     70s] Core basic site is CoreSite
[12/27 20:01:22     70s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:22     70s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 20:01:22     70s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 20:01:22     70s] SiteArray: use 57,344 bytes
[12/27 20:01:22     70s] SiteArray: current memory after site array memory allocation 3408.7M
[12/27 20:01:22     70s] SiteArray: FP blocked sites are writable
[12/27 20:01:22     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 20:01:22     70s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3408.7M
[12/27 20:01:22     70s] Process 70 wires and vias for routing blockage analysis
[12/27 20:01:22     70s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:3410.2M
[12/27 20:01:22     70s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 20:01:22     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:3410.2M
[12/27 20:01:22     70s] OPERPROF:     Starting CMU at level 3, MEM:3410.2M
[12/27 20:01:22     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3410.2M
[12/27 20:01:22     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3410.2M
[12/27 20:01:22     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3410.2MB).
[12/27 20:01:22     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3410.2M
[12/27 20:01:22     70s] 
[12/27 20:01:22     70s] Creating Lib Analyzer ...
[12/27 20:01:22     70s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:22     70s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:22     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:22     70s] 
[12/27 20:01:22     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=3414.2M
[12/27 20:01:22     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=3414.2M
[12/27 20:01:22     70s] Creating Lib Analyzer, finished. 
[12/27 20:01:22     70s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1824.3M, totSessionCpu=0:01:10 **
[12/27 20:01:22     70s] Existing Dirty Nets : 0
[12/27 20:01:22     70s] New Signature Flow (optDesignCheckOptions) ....
[12/27 20:01:22     70s] #Taking db snapshot
[12/27 20:01:22     70s] #Taking db snapshot ... done
[12/27 20:01:22     70s] OPERPROF: Starting checkPlace at level 1, MEM:3414.2M
[12/27 20:01:22     70s] #spOpts: N=250 
[12/27 20:01:22     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3414.2M
[12/27 20:01:22     70s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:01:22     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3414.2M
[12/27 20:01:22     70s] Begin checking placement ... (start mem=3414.2M, init mem=3414.2M)
[12/27 20:01:22     70s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:3414.2M
[12/27 20:01:22     70s] *info: Placed = 26             (Fixed = 18)
[12/27 20:01:22     70s] *info: Unplaced = 0           
[12/27 20:01:22     70s] Placement Density:12.04%(13149000/109188000)
[12/27 20:01:22     70s] Placement Density (including fixed std cells):12.17%(13311000/109350000)
[12/27 20:01:22     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3414.2M
[12/27 20:01:22     70s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3414.2M)
[12/27 20:01:22     70s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.004, MEM:3414.2M
[12/27 20:01:22     70s]  Initial DC engine is -> aae
[12/27 20:01:22     70s]  
[12/27 20:01:22     70s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/27 20:01:22     70s]  
[12/27 20:01:22     70s]  
[12/27 20:01:22     70s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/27 20:01:22     70s]  
[12/27 20:01:22     70s] Reset EOS DB
[12/27 20:01:22     70s] Ignoring AAE DB Resetting ...
[12/27 20:01:22     70s]  Set Options for AAE Based Opt flow 
[12/27 20:01:22     70s] *** optDesign -postRoute ***
[12/27 20:01:22     70s] DRC Margin: user margin 0.0; extra margin 0
[12/27 20:01:22     70s] Setup Target Slack: user slack 0
[12/27 20:01:22     70s] Hold Target Slack: user slack 0
[12/27 20:01:22     70s] All LLGs are deleted
[12/27 20:01:22     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:3414.2M
[12/27 20:01:22     70s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:3414.2M
[12/27 20:01:22     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:3414.2M
[12/27 20:01:22     70s] Deleting Cell Server ...
[12/27 20:01:22     70s] Deleting Lib Analyzer.
[12/27 20:01:22     70s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:22     70s] Summary for sequential cells identification: 
[12/27 20:01:22     70s]   Identified SBFF number: 1
[12/27 20:01:22     70s]   Identified MBFF number: 0
[12/27 20:01:22     70s]   Identified SB Latch number: 0
[12/27 20:01:22     70s]   Identified MB Latch number: 0
[12/27 20:01:22     70s]   Not identified SBFF number: 0
[12/27 20:01:22     70s]   Not identified MBFF number: 0
[12/27 20:01:22     70s]   Not identified SB Latch number: 0
[12/27 20:01:22     70s]   Not identified MB Latch number: 0
[12/27 20:01:22     70s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:22     70s]  Visiting view : func_typical
[12/27 20:01:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:22     70s]  Visiting view : func_typical
[12/27 20:01:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:22     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:22     70s]  Setting StdDelay to 3090452.80
[12/27 20:01:22     70s] Creating Cell Server, finished. 
[12/27 20:01:22     70s] 
[12/27 20:01:22     70s] Deleting Cell Server ...
[12/27 20:01:22     70s] ** INFO : this run is activating 'postRoute' automaton
[12/27 20:01:22     70s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3414.215M)
[12/27 20:01:22     70s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
[12/27 20:01:22     70s] PostRoute (effortLevel low) RC Extraction called for design half_adder.
[12/27 20:01:22     70s] RC Extraction called in multi-corner(1) mode.
[12/27 20:01:22     70s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 20:01:22     70s] Type 'man IMPEXT-6197' for more detail.
[12/27 20:01:22     70s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/27 20:01:22     70s] * Layer Id             : 1 - M1
[12/27 20:01:22     70s]       Thickness        : 0.6
[12/27 20:01:22     70s]       Min Width        : 12
[12/27 20:01:22     70s]       Layer Dielectric : 4.1
[12/27 20:01:22     70s] * Layer Id             : 2 - M2
[12/27 20:01:22     70s]       Thickness        : 1
[12/27 20:01:22     70s]       Min Width        : 12
[12/27 20:01:22     70s]       Layer Dielectric : 4.1
[12/27 20:01:22     70s] extractDetailRC Option : -outfile /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d -maxResLength 200  -basic
[12/27 20:01:22     70s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/27 20:01:22     70s]       RC Corner Indexes            0   
[12/27 20:01:22     70s] Capacitance Scaling Factor   : 1.00000 
[12/27 20:01:22     70s] Coupling Cap. Scaling Factor : 1.00000 
[12/27 20:01:22     70s] Resistance Scaling Factor    : 1.00000 
[12/27 20:01:22     70s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 20:01:22     70s] Clock Res. Scaling Factor    : 1.00000 
[12/27 20:01:22     70s] Shrink Factor                : 1.00000
[12/27 20:01:22     70s] LayerId::1 widthSet size::1
[12/27 20:01:22     70s] LayerId::2 widthSet size::1
[12/27 20:01:22     70s] Initializing multi-corner resistance tables ...
[12/27 20:01:22     70s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:22     70s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3414.2M)
[12/27 20:01:22     70s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for storing RC.
[12/27 20:01:22     70s] Extracted 11.8421% (CPU Time= 0:00:00.0  MEM= 3442.2M)
[12/27 20:01:22     70s] Extracted 22.3684% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 31.5789% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 42.1053% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 52.6316% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 61.8421% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 72.3684% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 81.5789% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 92.1053% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3466.2M)
[12/27 20:01:22     70s] Number of Extracted Resistors     : 277
[12/27 20:01:22     70s] Number of Extracted Ground Cap.   : 289
[12/27 20:01:22     70s] Number of Extracted Coupling Cap. : 24
[12/27 20:01:22     70s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3426.219M)
[12/27 20:01:22     70s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/27 20:01:22     70s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3426.2M)
[12/27 20:01:23     70s] Creating parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb_Filter.rcdb.d' for storing RC.
[12/27 20:01:23     70s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3438.223M)
[12/27 20:01:23     70s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3438.223M)
[12/27 20:01:23     70s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3438.223M)
[12/27 20:01:23     70s] processing rcdb (/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d) for hinst (top) of cell (half_adder);
[12/27 20:01:23     70s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 0 access done (mem: 3438.223M)
[12/27 20:01:23     70s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3438.223M)
[12/27 20:01:23     70s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 3438.223M)
[12/27 20:01:23     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3415.8M
[12/27 20:01:23     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3415.8M
[12/27 20:01:23     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3415.8M
[12/27 20:01:23     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3415.8M
[12/27 20:01:23     70s] GigaOpt Hold Optimizer is used
[12/27 20:01:23     70s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/27 20:01:23     70s] Opening parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d' for reading (mem: 3415.809M)
[12/27 20:01:23     70s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3415.8M)
[12/27 20:01:23     70s] LayerId::1 widthSet size::1
[12/27 20:01:23     70s] LayerId::2 widthSet size::1
[12/27 20:01:23     70s] Initializing multi-corner resistance tables ...
[12/27 20:01:23     70s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:01:23     70s] End AAE Lib Interpolated Model. (MEM=3415.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     70s] 
[12/27 20:01:23     70s] Creating Lib Analyzer ...
[12/27 20:01:23     70s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:23     70s] Summary for sequential cells identification: 
[12/27 20:01:23     70s]   Identified SBFF number: 1
[12/27 20:01:23     70s]   Identified MBFF number: 0
[12/27 20:01:23     70s]   Identified SB Latch number: 0
[12/27 20:01:23     70s]   Identified MB Latch number: 0
[12/27 20:01:23     70s]   Not identified SBFF number: 0
[12/27 20:01:23     70s]   Not identified MBFF number: 0
[12/27 20:01:23     70s]   Not identified SB Latch number: 0
[12/27 20:01:23     70s]   Not identified MB Latch number: 0
[12/27 20:01:23     70s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:23     70s]  Visiting view : func_typical
[12/27 20:01:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:23     70s]  Visiting view : func_typical
[12/27 20:01:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:23     70s]  Setting StdDelay to 3090452.80
[12/27 20:01:23     70s] Creating Cell Server, finished. 
[12/27 20:01:23     70s] 
[12/27 20:01:23     70s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:23     70s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:23     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:23     70s] 
[12/27 20:01:23     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=3415.8M
[12/27 20:01:23     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=3415.8M
[12/27 20:01:23     70s] Creating Lib Analyzer, finished. 
[12/27 20:01:23     70s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:11 mem=3415.8M ***
[12/27 20:01:23     70s] Effort level <high> specified for reg2reg path_group
[12/27 20:01:23     70s] End AAE Lib Interpolated Model. (MEM=3415.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     70s] **INFO: Starting Non-Blocking QThread
[12/27 20:01:23     70s] **INFO: Distributing 16 CPU to Master 8 CPU and QThread 8 CPU
[12/27 20:01:23     70s] Non-Blocking console log file: /dev/null
[12/27 20:01:23     70s] Multi-CPU acceleration using 2 CPU(s).
[12/27 20:01:23     70s] Info: 8 threads available for lower-level modules during optimization.
[12/27 20:01:23     70s] Starting delay calculation for Setup views
[12/27 20:01:23     70s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:23     71s] #################################################################################
[12/27 20:01:23     71s] # Design Stage: PostRoute
[12/27 20:01:23     71s] # Design Name: half_adder
[12/27 20:01:23     71s] # Design Mode: 250nm
[12/27 20:01:23     71s] # Analysis Mode: MMMC OCV 
[12/27 20:01:23     71s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:23     71s] # Signoff Settings: SI On 
[12/27 20:01:23     71s] #################################################################################
[12/27 20:01:23     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 3341.8M, InitMEM = 3341.8M)
[12/27 20:01:23     71s] Setting infinite Tws ...
[12/27 20:01:23     71s] First Iteration Infinite Tw... 
[12/27 20:01:23     71s] Calculate early delays in OCV mode...
[12/27 20:01:23     71s] Calculate late delays in OCV mode...
[12/27 20:01:23     71s] Start delay calculation (fullDC) (8 T). (MEM=3341.77)
[12/27 20:01:23     71s] End AAE Lib Interpolated Model. (MEM=3358.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     71s] Total number of fetched objects 14
[12/27 20:01:23     71s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:23     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     71s] End delay calculation. (MEM=3733.1 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:23     71s] End delay calculation (fullDC). (MEM=3733.1 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 20:01:23     71s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3733.1M) ***
[12/27 20:01:23     71s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3701.1M)
[12/27 20:01:23     71s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:23     71s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3733.1M)
[12/27 20:01:23     71s] 
[12/27 20:01:23     71s] Executing IPO callback for view pruning ..
[12/27 20:01:23     71s] Starting SI iteration 2
[12/27 20:01:23     71s] Calculate early delays in OCV mode...
[12/27 20:01:23     71s] Calculate late delays in OCV mode...
[12/27 20:01:23     71s] Start delay calculation (fullDC) (8 T). (MEM=3353.22)
[12/27 20:01:23     71s] End AAE Lib Interpolated Model. (MEM=3353.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     71s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:23     71s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:23     71s] Total number of fetched objects 14
[12/27 20:01:23     71s] AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
[12/27 20:01:23     71s] End delay calculation. (MEM=3626.46 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:23     71s] End delay calculation (fullDC). (MEM=3626.46 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:23     71s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3626.5M) ***
[12/27 20:01:24     71s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:11 mem=3626.5M)
[12/27 20:01:24     71s] Done building cte setup timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:11 mem=3626.5M ***
[12/27 20:01:24     71s] Setting latch borrow mode to budget during optimization.
[12/27 20:01:24     71s] *info: category slack lower bound [L 0.0] default
[12/27 20:01:24     71s] *info: category slack lower bound [H 0.0] reg2reg 
[12/27 20:01:24     71s] --------------------------------------------------- 
[12/27 20:01:24     71s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/27 20:01:24     71s] --------------------------------------------------- 
[12/27 20:01:24     71s]          WNS    reg2regWNS
[12/27 20:01:24     71s]  9812075.000 ns   9812075.000 ns
[12/27 20:01:24     71s] --------------------------------------------------- 
[12/27 20:01:24     71s]   Timing/DRV Snapshot: (REF)
[12/27 20:01:24     71s]      Weighted WNS: 0.000
[12/27 20:01:24     71s]       All  PG WNS: 0.000
[12/27 20:01:24     71s]       High PG WNS: 0.000
[12/27 20:01:24     71s]       All  PG TNS: 0.000
[12/27 20:01:24     71s]       High PG TNS: 0.000
[12/27 20:01:24     71s]          Tran DRV: 0
[12/27 20:01:24     71s]           Cap DRV: 0
[12/27 20:01:24     71s]        Fanout DRV: 0
[12/27 20:01:24     71s]            Glitch: 0
[12/27 20:01:24     71s]    Category Slack: { [L, 9812075.000] }
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/27 20:01:23     70s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[12/27 20:01:23     70s] Multithreaded Timing Analysis is initialized with 8 threads
[12/27 20:01:23     70s] 
[12/27 20:01:23     70s] Info: 8 threads available for lower-level modules during optimization.
[12/27 20:01:23     70s] Starting delay calculation for Hold views
[12/27 20:01:23     70s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:23     70s] #################################################################################
[12/27 20:01:23     70s] # Design Stage: PostRoute
[12/27 20:01:23     70s] # Design Name: half_adder
[12/27 20:01:23     70s] # Design Mode: 250nm
[12/27 20:01:23     70s] # Analysis Mode: MMMC OCV 
[12/27 20:01:23     70s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:23     70s] # Signoff Settings: SI On 
[12/27 20:01:23     70s] #################################################################################
[12/27 20:01:23     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/27 20:01:23     70s] Setting infinite Tws ...
[12/27 20:01:23     70s] First Iteration Infinite Tw... 
[12/27 20:01:23     70s] Calculate late delays in OCV mode...
[12/27 20:01:23     70s] Calculate early delays in OCV mode...
[12/27 20:01:23     70s] Start delay calculation (fullDC) (8 T). (MEM=0)
[12/27 20:01:23     70s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     70s] Total number of fetched objects 14
[12/27 20:01:23     70s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:23     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     70s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:23     70s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 20:01:23     70s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[12/27 20:01:23     70s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:23     70s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:23     70s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:23     70s] 
[12/27 20:01:23     70s] Executing IPO callback for view pruning ..
[12/27 20:01:23     70s] Starting SI iteration 2
[12/27 20:01:23     70s] Calculate late delays in OCV mode...
[12/27 20:01:23     70s] Calculate early delays in OCV mode...
[12/27 20:01:23     70s] Start delay calculation (fullDC) (8 T). (MEM=0)
[12/27 20:01:23     70s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:23     70s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:23     70s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:23     70s] Total number of fetched objects 14
[12/27 20:01:23     70s] AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
[12/27 20:01:23     70s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:23     70s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:01.0)
[12/27 20:01:23     70s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 0.0M) ***
[12/27 20:01:23     70s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)
[12/27 20:01:23     70s] Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[12/27 20:01:23     70s] Timing Data dump into file /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/coe_eosdata_tjEZHq/func_typical.twf, for view: func_typical 
[12/27 20:01:23     70s] 	 Dumping view 0 func_typical 
[12/27 20:01:23     70s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[12/27 20:01:23     70s] Info: pop threads available for lower-level modules during optimization.
[12/27 20:01:23     70s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.5 (1.1), mem = 0.0M
[12/27 20:01:23     70s] 
[12/27 20:01:23     70s] =============================================================================================
[12/27 20:01:23     70s]  Step TAT Report for QThreadWorker #1
[12/27 20:01:23     70s] =============================================================================================
[12/27 20:01:23     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:23     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:23     70s] [ ViewPruning            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:23     70s] [ TimingUpdate           ]      2   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.1
[12/27 20:01:23     70s] [ FullDelayCalc          ]      1   0:00:00.5  (  88.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/27 20:01:23     70s] [ TimingReport           ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 20:01:23     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:23     70s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    3.4
[12/27 20:01:23     70s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:23     70s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:23     70s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:23     70s] [ MISC                   ]          0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.1    1.8
[12/27 20:01:23     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:23     70s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/27 20:01:23     70s] ---------------------------------------------------------------------------------------------
[12/27 20:01:23     70s] 
_______________________________________________________________________
[12/27 20:01:24     71s] Info: pop threads available for lower-level modules during optimization.
[12/27 20:01:24     71s] Restoring Hold Target Slack: 0
[12/27 20:01:24     71s] Loading timing data from /tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/coe_eosdata_tjEZHq/func_typical.twf 
[12/27 20:01:24     71s] 	 Loading view 0 func_typical 
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] *Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 10656000000 (118.4)
[12/27 20:01:24     71s] *Info: worst delay setup view: func_typical
[12/27 20:01:24     71s] Footprint list for hold buffering (delay unit: ps)
[12/27 20:01:24     71s] =================================================================
[12/27 20:01:24     71s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/27 20:01:24     71s] ------------------------------------------------------------------
[12/27 20:01:24     71s] *Info:  1662546.6       1.00  118.4 4155.17 BUFD2 (IN,OUT)
[12/27 20:01:24     71s] *Info:  -706032.0       1.00  181.6 2155.17 BUFD4 (IN,OUT)
[12/27 20:01:24     71s] *Info:  -3296556.2       1.00  328.0 1172.41 BUFD8 (IN,OUT)
[12/27 20:01:24     71s] =================================================================
[12/27 20:01:24     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3705.0M
[12/27 20:01:24     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:3705.0M
[12/27 20:01:24     71s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
Deleting Cell Server ...
[12/27 20:01:24     71s] Deleting Lib Analyzer.
[12/27 20:01:24     71s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:24     71s] Summary for sequential cells identification: 
[12/27 20:01:24     71s]   Identified SBFF number: 1
[12/27 20:01:24     71s]   Identified MBFF number: 0
[12/27 20:01:24     71s]   Identified SB Latch number: 0
[12/27 20:01:24     71s]   Identified MB Latch number: 0
[12/27 20:01:24     71s]   Not identified SBFF number: 0
[12/27 20:01:24     71s]   Not identified MBFF number: 0
[12/27 20:01:24     71s]   Not identified SB Latch number: 0
[12/27 20:01:24     71s]   Not identified MB Latch number: 0
[12/27 20:01:24     71s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:24     71s]  Visiting view : func_typical
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:24     71s]  Visiting view : func_typical
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:24     71s]  Setting StdDelay to 3090452.80
[12/27 20:01:24     71s] Creating Cell Server, finished. 
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] Deleting Cell Server ...
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] Creating Lib Analyzer ...
[12/27 20:01:24     71s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 20:01:24     71s] Summary for sequential cells identification: 
[12/27 20:01:24     71s]   Identified SBFF number: 1
[12/27 20:01:24     71s]   Identified MBFF number: 0
[12/27 20:01:24     71s]   Identified SB Latch number: 0
[12/27 20:01:24     71s]   Identified MB Latch number: 0
[12/27 20:01:24     71s]   Not identified SBFF number: 0
[12/27 20:01:24     71s]   Not identified MBFF number: 0
[12/27 20:01:24     71s]   Not identified SB Latch number: 0
[12/27 20:01:24     71s]   Not identified MB Latch number: 0
[12/27 20:01:24     71s]   Number of sequential cells which are not FFs: 0
[12/27 20:01:24     71s]  Visiting view : func_typical
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:24     71s]  Visiting view : func_typical
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:24     71s]  Setting StdDelay to 3090452.80
[12/27 20:01:24     71s] Creating Cell Server, finished. 
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 20:01:24     71s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 20:01:24     71s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=3735.6M
[12/27 20:01:24     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=3735.6M
[12/27 20:01:24     71s] Creating Lib Analyzer, finished. 
[12/27 20:01:24     71s] Hold Timer stdDelay = 3090452.8ps
[12/27 20:01:24     71s]  Visiting view : func_typical
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 20:01:24     71s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 20:01:24     71s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1844.5M, totSessionCpu=0:01:12 **
[12/27 20:01:24     71s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.5/0:09:55.0 (0.1), mem = 3431.6M
[12/27 20:01:24     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.64914.18
[12/27 20:01:24     71s] gigaOpt Hold fixing search radius: 36000.000000 Microns (40 stdCellHgt)
[12/27 20:01:24     71s] gigaOpt Hold fixing search radius on new term: 4500.000000 Microns (5 stdCellHgt)
[12/27 20:01:24     71s] gigaOpt Hold fixing search radius: 36000.000000 Microns (40 stdCellHgt)
[12/27 20:01:24     71s] gigaOpt Hold fixing search radius on new term: 4500.000000 Microns (5 stdCellHgt)
[12/27 20:01:24     71s] *info: Run optDesign holdfix with 16 threads.
[12/27 20:01:24     71s] Info: 1 clock net  excluded from IPO operation.
[12/27 20:01:24     71s] --------------------------------------------------- 
[12/27 20:01:24     71s]    Hold Timing Summary  - Initial 
[12/27 20:01:24     71s] --------------------------------------------------- 
[12/27 20:01:24     71s]  Target slack:       0.0000 ns
[12/27 20:01:24     71s]  View: func_typical 
[12/27 20:01:24     71s]    WNS:  200000.0000
[12/27 20:01:24     71s]    TNS:       0.0000
[12/27 20:01:24     71s]    VP :            0
[12/27 20:01:24     71s]    Worst hold path end point: cout_reg/D 
[12/27 20:01:24     71s] --------------------------------------------------- 
[12/27 20:01:24     71s] *** Hold timing is met. Hold fixing is not needed 
[12/27 20:01:24     71s] **INFO: total 0 insts, 0 nets marked don't touch
[12/27 20:01:24     71s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[12/27 20:01:24     71s] **INFO: total 0 insts, 0 nets unmarked don't touch

[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] Capturing REF for hold ...
[12/27 20:01:24     71s]    Hold Timing Snapshot: (REF)
[12/27 20:01:24     71s]              All PG WNS: 0.000
[12/27 20:01:24     71s]              All PG TNS: 0.000
[12/27 20:01:24     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.64914.18
[12/27 20:01:24     71s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:11.6/0:09:55.0 (0.1), mem = 3467.5M
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] =============================================================================================
[12/27 20:01:24     71s]  Step TAT Report for HoldOpt #3
[12/27 20:01:24     71s] =============================================================================================
[12/27 20:01:24     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:24     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:24     71s] [ ViewPruning            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ TimingUpdate           ]      2   0:00:00.0  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/27 20:01:24     71s] [ FullDelayCalc          ]      1   0:00:00.5  (  63.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/27 20:01:24     71s] [ QThreadMaster          ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 20:01:24     71s] [ QThreadWait            ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.0      *
[12/27 20:01:24     71s] [ TimingReport           ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[12/27 20:01:24     71s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.7
[12/27 20:01:24     71s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.0    0.7
[12/27 20:01:24     71s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 20:01:24     71s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ GenerateDrvReportData  ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.5
[12/27 20:01:24     71s] [ MISC                   ]          0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    2.1
[12/27 20:01:24     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:24     71s]  HoldOpt #3 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/27 20:01:24     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] Latch borrow mode reset to max_borrow
[12/27 20:01:24     71s] Reported timing to dir ./timingReports
[12/27 20:01:24     71s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1859.6M, totSessionCpu=0:01:12 **
[12/27 20:01:24     71s] End AAE Lib Interpolated Model. (MEM=3414.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:24     71s] Begin: glitch net info
[12/27 20:01:24     71s] glitch slack range: number of glitch nets
[12/27 20:01:24     71s] glitch slack < -0.32 : 0
[12/27 20:01:24     71s] -0.32 < glitch slack < -0.28 : 0
[12/27 20:01:24     71s] -0.28 < glitch slack < -0.24 : 0
[12/27 20:01:24     71s] -0.24 < glitch slack < -0.2 : 0
[12/27 20:01:24     71s] -0.2 < glitch slack < -0.16 : 0
[12/27 20:01:24     71s] -0.16 < glitch slack < -0.12 : 0
[12/27 20:01:24     71s] -0.12 < glitch slack < -0.08 : 0
[12/27 20:01:24     71s] -0.08 < glitch slack < -0.04 : 0
[12/27 20:01:24     71s] -0.04 < glitch slack : 0
[12/27 20:01:24     71s] End: glitch net info
[12/27 20:01:24     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3415.0M
[12/27 20:01:24     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.002, MEM:3415.0M
[12/27 20:01:24     71s] End AAE Lib Interpolated Model. (MEM=3414.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:24     71s] **INFO: Starting Blocking QThread with 16 CPU
[12/27 20:01:24     71s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/27 20:01:24     71s] Multi-CPU acceleration using 16 CPU(s).
[12/27 20:01:24     71s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[12/27 20:01:24     71s] Multithreaded Timing Analysis is initialized with 16 threads
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] Starting delay calculation for Hold views
[12/27 20:01:24     71s] Starting SI iteration 1 using Infinite Timing Windows
[12/27 20:01:24     71s] #################################################################################
[12/27 20:01:24     71s] # Design Stage: PostRoute
[12/27 20:01:24     71s] # Design Name: half_adder
[12/27 20:01:24     71s] # Design Mode: 250nm
[12/27 20:01:24     71s] # Analysis Mode: MMMC OCV 
[12/27 20:01:24     71s] # Parasitics Mode: SPEF/RCDB
[12/27 20:01:24     71s] # Signoff Settings: SI On 
[12/27 20:01:24     71s] #################################################################################
[12/27 20:01:24     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 6.6M, InitMEM = 6.6M)
[12/27 20:01:24     71s] Setting infinite Tws ...
[12/27 20:01:24     71s] First Iteration Infinite Tw... 
[12/27 20:01:24     71s] Calculate late delays in OCV mode...
[12/27 20:01:24     71s] Calculate early delays in OCV mode...
[12/27 20:01:24     71s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/27 20:01:24     71s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:24     71s] Total number of fetched objects 14
[12/27 20:01:24     71s] AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
[12/27 20:01:24     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:24     71s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:24     71s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[12/27 20:01:24     71s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[12/27 20:01:24     71s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:24     71s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/27 20:01:24     71s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[12/27 20:01:24     71s] Starting SI iteration 2
[12/27 20:01:24     71s] Calculate late delays in OCV mode...
[12/27 20:01:24     71s] Calculate early delays in OCV mode...
[12/27 20:01:24     71s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/27 20:01:24     71s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 20:01:24     71s] Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
[12/27 20:01:24     71s] Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
[12/27 20:01:24     71s] Total number of fetched objects 14
[12/27 20:01:24     71s] AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
[12/27 20:01:24     71s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:24     71s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 20:01:24     71s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[12/27 20:01:24     71s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)
[12/27 20:01:24     71s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.1), mem = 0.0M
[12/27 20:01:24     71s] 
[12/27 20:01:24     71s] =============================================================================================
[12/27 20:01:24     71s]  Step TAT Report for QThreadWorker #1
[12/27 20:01:24     71s] =============================================================================================
[12/27 20:01:24     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:24     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:24     71s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:24     71s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.6    1.1
[12/27 20:01:24     71s] [ FullDelayCalc          ]      1   0:00:00.5  (  85.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/27 20:01:24     71s] [ TimingReport           ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 20:01:24     71s] [ MISC                   ]          0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    1.7
[12/27 20:01:24     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:24     71s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.1
[12/27 20:01:24     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:24     71s] 
[12/27 20:01:25     71s]  
_______________________________________________________________________
[12/27 20:01:26     71s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:02.0, MEM=3445.9M
[12/27 20:01:26     71s] **optDesign ... cpu = 0:00:01, real = 0:00:04, mem = 1861.7M, totSessionCpu=0:01:12 **
[12/27 20:01:26     71s]  ReSet Options after AAE Based Opt flow 
[12/27 20:01:26     71s] *** Finished optDesign ***
[12/27 20:01:26     71s] 
[12/27 20:01:26     71s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:01.4 real=0:00:03.8)
[12/27 20:01:26     71s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:26     71s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.4 real=0:00:00.8)
[12/27 20:01:26     71s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:26     71s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[12/27 20:01:26     71s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/27 20:01:26     71s] Info: pop threads available for lower-level modules during optimization.
[12/27 20:01:26     71s] Deleting Lib Analyzer.
[12/27 20:01:26     71s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3445.9M)
[12/27 20:01:26     71s] Info: Destroy the CCOpt slew target map.
[12/27 20:01:26     71s] clean pInstBBox. size 0
[12/27 20:01:26     71s] All LLGs are deleted
[12/27 20:01:26     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3445.9M
[12/27 20:01:26     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3445.9M
[12/27 20:01:26     71s] 
[12/27 20:01:26     71s] =============================================================================================
[12/27 20:01:26     71s]  Final TAT Report for optDesign
[12/27 20:01:26     71s] =============================================================================================
[12/27 20:01:26     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 20:01:26     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:26     71s] [ HoldOpt                ]      1   0:00:00.1  (   3.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/27 20:01:26     71s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 20:01:26     71s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[12/27 20:01:26     71s] [ ExtractRC              ]      1   0:00:00.8  (  21.2 % )     0:00:00.8 /  0:00:00.4    0.5
[12/27 20:01:26     71s] [ TimingUpdate           ]      4   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/27 20:01:26     71s] [ FullDelayCalc          ]      1   0:00:00.5  (  13.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/27 20:01:26     71s] [ QThreadMaster          ]      2   0:00:00.7  (  18.9 % )     0:00:00.7 /  0:00:00.1    0.1
[12/27 20:01:26     71s] [ QThreadWait            ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0      *
[12/27 20:01:26     71s] [ TimingReport           ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[12/27 20:01:26     71s] [ DrvReport              ]      2   0:00:01.2  (  31.7 % )     0:00:01.2 /  0:00:00.0    0.0
[12/27 20:01:26     71s] [ MISC                   ]          0:00:00.3  (   8.2 % )     0:00:00.3 /  0:00:00.2    0.5
[12/27 20:01:26     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:26     71s]  optDesign TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:01.4    0.4
[12/27 20:01:26     71s] ---------------------------------------------------------------------------------------------
[12/27 20:01:26     71s] 
[12/27 20:05:39     79s] <CMD> setLayerPreference M1 -isVisible 0
[12/27 20:05:40     79s] <CMD> setLayerPreference M1 -isVisible 1
[12/27 20:05:42     80s] <CMD> setLayerPreference M1 -isVisible 0
[12/27 20:05:43     80s] <CMD> setLayerPreference M1 -isVisible 1
[12/27 20:05:51     80s] <CMD> setLayerPreference M1 -isVisible 0
[12/27 20:05:52     80s] <CMD> setLayerPreference M1 -isVisible 1
[12/27 20:07:58     84s] <CMD> zoomBox -1551.52000 -335.97000 13392.66000 7574.13000
[12/27 20:07:59     84s] <CMD> zoomBox -205.33000 42.95000 3256.02000 1875.08000
[12/27 20:08:01     84s] <CMD> fit
[12/27 20:08:20     85s] <CMD> zoomBox -94.96000 55.21000 3366.40000 1887.34000
[12/27 20:08:21     85s] <CMD> zoomBox 11.17000 102.77000 2136.88000 1227.93000
[12/27 20:08:22     85s] <CMD> zoomBox 71.36000 135.53000 1376.81000 826.52000
[12/27 20:10:44     89s] <CMD> zoomBox 92.44000 152.37000 1202.08000 739.71000
[12/27 20:10:45     89s] <CMD> zoomBox 59.53000 130.94000 1364.99000 821.93000
[12/27 20:10:46     89s] <CMD> uiSetTool moveWire
[12/27 20:10:47     89s] <CMD> selectMarker 180.0000 200.0000 280.0000 300.0000 2 3 21
[12/27 20:10:49     89s] <CMD> deselectAll
[12/27 20:10:51     89s] <CMD> selectMarker 180.0000 200.0000 280.0000 300.0000 2 3 21
[12/27 20:10:53     89s] <CMD> uiSetTool moveWire
[12/27 20:10:53     89s] <CMD> deselectAll
[12/27 20:10:53     89s] <CMD> selectMarker 180.0000 200.0000 280.0000 300.0000 2 3 21
[12/27 20:10:55     89s] <CMD> deselectAll
[12/27 20:10:55     89s] <CMD> selectWire 180.0000 165.0000 13680.0000 195.0000 1 VSS
[12/27 20:10:59     89s] <CMD> zoomBox 163.94000 136.38000 1273.58000 723.72000
[12/27 20:11:00     89s] <CMD> zoomBox 535.58000 156.43000 954.09000 377.95000
[12/27 20:11:01     90s] <CMD> zoomBox 598.40000 159.95000 900.79000 320.01000
[12/27 20:11:03     90s] Initializing DRC checker...
[12/27 20:11:03     90s] It may take a few minutes. The runtime penalty happens only in the first time DRC checker is needed and when it is not initialized before.
[12/27 20:11:03     90s] Ending "Init FGC" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1890.6M, current mem=1890.6M)
[12/27 20:11:03     90s] <CMD> editMove y 21.25
[12/27 20:11:07     90s] <CMD> editMove y 0.5
[12/27 20:11:18     90s] <CMD> zoomBox 566.37000 154.64000 922.14000 342.95000
[12/27 20:11:22     90s] <CMD> editMove y -19.55
[12/27 20:11:29     91s] <CMD> deselectAll
[12/27 20:11:30     91s] <CMD> fit
[12/27 20:12:02     92s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc
[12/27 20:12:02     92s] The in-memory database contained RC information but was not saved. To save 
[12/27 20:12:02     92s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/27 20:12:02     92s] so it should only be saved when it is really desired.
[12/27 20:12:02     92s] #% Begin save design ... (date=12/27 20:12:02, mem=1876.8M)
[12/27 20:12:02     92s] % Begin Save ccopt configuration ... (date=12/27 20:12:02, mem=1876.8M)
[12/27 20:12:02     92s] % End Save ccopt configuration ... (date=12/27 20:12:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1877.5M, current mem=1877.5M)
[12/27 20:12:02     92s] % Begin Save netlist data ... (date=12/27 20:12:02, mem=1877.5M)
[12/27 20:12:02     92s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat/vbin/half_adder.v.bin in multi-threaded mode...
[12/27 20:12:02     92s] % End Save netlist data ... (date=12/27 20:12:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1877.6M, current mem=1877.6M)
[12/27 20:12:02     92s] Saving symbol-table file in separate thread ...
[12/27 20:12:02     92s] Saving congestion map file in separate thread ...
[12/27 20:12:02     92s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat/half_adder.route.congmap.gz ...
[12/27 20:12:02     92s] % Begin Save AAE data ... (date=12/27 20:12:02, mem=1878.1M)
[12/27 20:12:02     92s] Saving AAE Data ...
[12/27 20:12:02     92s] % End Save AAE data ... (date=12/27 20:12:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1878.1M, current mem=1878.1M)
[12/27 20:12:02     92s] % Begin Save clock tree data ... (date=12/27 20:12:02, mem=1878.1M)
[12/27 20:12:02     93s] % End Save clock tree data ... (date=12/27 20:12:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1878.1M, current mem=1878.1M)
[12/27 20:12:02     93s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat/gui.pref.tcl ...
[12/27 20:12:02     93s] Saving mode setting ...
[12/27 20:12:02     93s] Saving global file ...
[12/27 20:12:02     93s] Saving Drc markers ...
[12/27 20:12:03     93s] ... 3 markers are saved ...
[12/27 20:12:03     93s] ... 2 geometry drc markers are saved ...
[12/27 20:12:03     93s] ... 0 antenna drc markers are saved ...
[12/27 20:12:03     93s] Saving floorplan file in separate thread ...
[12/27 20:12:03     93s] Saving PG file in separate thread ...
[12/27 20:12:03     93s] Saving placement file in separate thread ...
[12/27 20:12:03     93s] Saving route file in separate thread ...
[12/27 20:12:03     93s] Saving property file in separate thread ...
[12/27 20:12:03     93s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 20:12:03     93s] Save Adaptive View Pruing View Names to Binary file
[12/27 20:12:03     93s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3611.4M) ***
[12/27 20:12:03     93s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat/half_adder.prop
[12/27 20:12:03     93s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat/half_adder.pg.gz
[12/27 20:12:03     93s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3611.4M) ***
[12/27 20:12:03     93s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 20:12:03     93s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3611.4M) ***
[12/27 20:12:03     93s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/27 20:12:03     93s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/27 20:12:03     93s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3611.4M) ***
[12/27 20:12:03     93s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 20:12:03     93s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/27 20:12:03     93s] #Saving pin access data to file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/route.enc.dat/half_adder.apa ...
[12/27 20:12:03     93s] #
[12/27 20:12:03     93s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/27 20:12:03     93s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/27 20:12:03     93s] % Begin Save power constraints data ... (date=12/27 20:12:03, mem=1879.6M)
[12/27 20:12:03     93s] % End Save power constraints data ... (date=12/27 20:12:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1879.6M, current mem=1879.6M)
[12/27 20:12:04     94s] Generated self-contained design route.enc.dat
[12/27 20:12:04     94s] #% End save design ... (date=12/27 20:12:04, total cpu=0:00:01.3, real=0:00:02.0, peak res=1880.3M, current mem=1880.3M)
[12/27 20:12:04     94s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 20:12:04     94s] 
[12/27 20:12:24     94s] <CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 20:12:24     94s] Setting releaseMultiCpuLicenseMode to false.
[12/27 20:12:26     94s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 FILL128 -prefix FILLER -doDRC -fitGap
[12/27 20:12:26     94s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/27 20:12:26     94s] Type 'man IMPSP-5217' for more detail.
[12/27 20:12:26     94s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3576.4M
[12/27 20:12:26     94s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3576.4M
[12/27 20:12:26     94s] #spOpts: N=250 
[12/27 20:12:26     94s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3576.4M
[12/27 20:12:26     94s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3576.4M
[12/27 20:12:26     94s] Core basic site is CoreSite
[12/27 20:12:26     94s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 20:12:26     94s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 20:12:26     94s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 20:12:26     94s] SiteArray: use 57,344 bytes
[12/27 20:12:26     94s] SiteArray: current memory after site array memory allocation 3576.5M
[12/27 20:12:26     94s] SiteArray: FP blocked sites are writable
[12/27 20:12:26     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 20:12:26     94s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3576.5M
[12/27 20:12:26     94s] Process 142 wires and vias for routing blockage analysis
[12/27 20:12:26     94s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.005, MEM:3576.5M
[12/27 20:12:26     94s] **ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
[12/27 20:12:26     94s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:3576.5M
[12/27 20:12:26     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3576.5MB).
[12/27 20:12:26     94s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3576.5M
[12/27 20:12:26     94s]   Signal wire search tree: 90 elements. (cpu=0:00:00.0, mem=0.0M)
[12/27 20:12:26     94s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3576.5M
[12/27 20:12:26     94s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/27 20:12:26     94s] AddFiller main function time CPU:0.001, REAL:0.010
[12/27 20:12:26     94s] Filler instance commit time CPU:0.001, REAL:0.001
[12/27 20:12:26     94s] *INFO: Adding fillers to top-module.
[12/27 20:12:26     94s] *INFO:   Added 76 filler insts (cell FILL128 / prefix FILLER).
[12/27 20:12:26     94s] *INFO:   Added 9 filler insts (cell FILL64 / prefix FILLER).
[12/27 20:12:26     94s] *INFO:   Added 5 filler insts (cell FILL32 / prefix FILLER).
[12/27 20:12:26     94s] *INFO:   Added 5 filler insts (cell FILL16 / prefix FILLER).
[12/27 20:12:26     94s] *INFO:   Added 8 filler insts (cell FILL8 / prefix FILLER).
[12/27 20:12:26     94s] *INFO:   Added 9 filler insts (cell FILL4 / prefix FILLER).
[12/27 20:12:26     94s] *INFO:   Added 9 filler insts (cell FILL2 / prefix FILLER).
[12/27 20:12:26     94s] *INFO:   Added 9 filler insts (cell FILL1 / prefix FILLER).
[12/27 20:12:26     94s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.011, MEM:3576.5M
[12/27 20:12:26     94s] *INFO: Total 130 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/27 20:12:26     94s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.011, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3576.5M
[12/27 20:12:26     94s] For 130 new insts, 130 new pwr-pin connections were made to global net 'VDD'.
[12/27 20:12:26     94s] 130 new gnd-pin connections were made to global net 'VSS'.
[12/27 20:12:26     94s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/27 20:12:26     94s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.011, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.011, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3576.5M
[12/27 20:12:26     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3576.4M
[12/27 20:12:26     94s] All LLGs are deleted
[12/27 20:12:26     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3576.4M
[12/27 20:12:26     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3576.4M
[12/27 20:12:26     94s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.030, REAL:0.022, MEM:3576.4M
[12/27 20:13:26     96s] <CMD> zoomBox 4025.04000 2522.81000 14822.23000 8237.87000
[12/27 20:13:27     96s] <CMD> zoomBox 8502.52000 4763.80000 14138.73000 7747.10000
[12/27 20:13:31     96s] <CMD> fit
[12/27 20:13:52     97s] <CMD> sroute -connect { corePin } -layerChangeRange { M1 M1 }
[12/27 20:13:52     97s] #% Begin sroute (date=12/27 20:13:52, mem=1880.4M)
[12/27 20:13:52     97s] *** Begin SPECIAL ROUTE on Sat Dec 27 20:13:52 2025 ***
[12/27 20:13:52     97s] SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
[12/27 20:13:52     97s] SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)
[12/27 20:13:52     97s] 
[12/27 20:13:52     97s] Begin option processing ...
[12/27 20:13:52     97s] srouteConnectPowerBump set to false
[12/27 20:13:52     97s] routeSpecial set to true
[12/27 20:13:52     97s] srouteBottomLayerLimit set to 1
[12/27 20:13:52     97s] srouteConnectBlockPin set to false
[12/27 20:13:52     97s] srouteConnectConverterPin set to false
[12/27 20:13:52     97s] srouteConnectPadPin set to false
[12/27 20:13:52     97s] srouteConnectStripe set to false
[12/27 20:13:52     97s] srouteFollowCorePinEnd set to 3
[12/27 20:13:52     97s] srouteFollowPadPin set to false
[12/27 20:13:52     97s] srouteJogControl set to "preferWithChanges differentLayer"
[12/27 20:13:52     97s] sroutePadPinAllPorts set to true
[12/27 20:13:52     97s] sroutePreserveExistingRoutes set to true
[12/27 20:13:52     97s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 20:13:52     97s] srouteTopLayerLimit set to 1
[12/27 20:13:52     97s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2093.00 megs.
[12/27 20:13:52     97s] 
[12/27 20:13:52     97s] Reading DB technology information...
[12/27 20:13:52     97s] Finished reading DB technology information.
[12/27 20:13:52     97s] Reading floorplan and netlist information...
[12/27 20:13:52     97s] Finished reading floorplan and netlist information.
[12/27 20:13:52     97s] Read in 5 layers, 2 routing layers, 1 overlap layer
[12/27 20:13:52     97s] Read in 1 nondefault rule, 0 used
[12/27 20:13:52     97s] Read in 26 macros, 14 used
[12/27 20:13:52     97s] Read in 156 components
[12/27 20:13:52     97s]   156 core components: 0 unplaced, 138 placed, 18 fixed
[12/27 20:13:52     97s] Read in 8 physical pins
[12/27 20:13:52     97s]   8 physical pins: 0 unplaced, 6 placed, 2 fixed
[12/27 20:13:52     97s] Read in 6 nets
[12/27 20:13:52     97s] Read in 2 special nets, 2 routed
[12/27 20:13:52     97s] Read in 320 terminals
[12/27 20:13:52     97s] Begin power routing ...
[12/27 20:13:52     97s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[12/27 20:13:52     97s] CPU time for FollowPin 0 seconds
[12/27 20:13:52     97s] CPU time for FollowPin 0 seconds
[12/27 20:13:52     97s]   Number of Core ports routed: 0  open: 2
[12/27 20:13:52     97s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2093.00 megs.
[12/27 20:13:52     97s] 
[12/27 20:13:52     97s] 
[12/27 20:13:52     97s] 
[12/27 20:13:52     97s]  Begin updating DB with routing results ...
[12/27 20:13:52     97s]  Updating DB with 8 io pins ...
[12/27 20:13:52     97s]  Updating DB with 0 via definition ...
[12/27 20:13:52     97s] sroute created 0 wire.
[12/27 20:13:52     97s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/27 20:13:52     97s] #% End sroute (date=12/27 20:13:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1880.4M, current mem=1879.9M)
[12/27 20:14:23     98s] <CMD> ecoRoute -target
[12/27 20:14:23     98s] ### Time Record (ecoRoute) is installed.
[12/27 20:14:23     98s] #% Begin globalDetailRoute (date=12/27 20:14:23, mem=1880.3M)
[12/27 20:14:23     98s] 
[12/27 20:14:23     98s] globalDetailRoute -target
[12/27 20:14:23     98s] 
[12/27 20:14:23     98s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/27 20:14:23     98s] #setNanoRouteMode -droutePostRouteLithoRepair true
[12/27 20:14:23     98s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/27 20:14:23     98s] #setNanoRouteMode -routeBottomRoutingLayer 1
[12/27 20:14:23     98s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/27 20:14:23     98s] #setNanoRouteMode -routeTopRoutingLayer 2
[12/27 20:14:23     98s] #setNanoRouteMode -routeWithEco true
[12/27 20:14:23     98s] #setNanoRouteMode -routeWithLithoDriven true
[12/27 20:14:23     98s] #setNanoRouteMode -routeWithSiDriven true
[12/27 20:14:23     98s] #setNanoRouteMode -routeWithTimingDriven true
[12/27 20:14:23     98s] ### Time Record (globalDetailRoute) is installed.
[12/27 20:14:23     98s] #Start globalDetailRoute on Sat Dec 27 20:14:23 2025
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] ### Time Record (Pre Callback) is installed.
[12/27 20:14:23     98s] Closing parasitic data file '/tmp/innovus_temp_64914_cad52_zhengyj_rdJeCg/half_adder_64914_ZEgaWY.rcdb.d': 12 access done (mem: 3579.559M)
[12/27 20:14:23     98s] ### Time Record (Pre Callback) is uninstalled.
[12/27 20:14:23     98s] ### Time Record (DB Import) is installed.
[12/27 20:14:23     98s] ### Time Record (Timing Data Generation) is installed.
[12/27 20:14:23     98s] ### Time Record (Timing Data Generation) is uninstalled.
[12/27 20:14:23     98s] LayerId::1 widthSet size::1
[12/27 20:14:23     98s] LayerId::2 widthSet size::1
[12/27 20:14:23     98s] Initializing multi-corner resistance tables ...
[12/27 20:14:23     98s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 20:14:23     98s] ### Net info: total nets: 14
[12/27 20:14:23     98s] ### Net info: dirty nets: 0
[12/27 20:14:23     98s] ### Net info: marked as disconnected nets: 0
[12/27 20:14:23     98s] #num needed restored net=0
[12/27 20:14:23     98s] #need_extraction net=0 (total=14)
[12/27 20:14:23     98s] ### Net info: fully routed nets: 12
[12/27 20:14:23     98s] ### Net info: trivial (< 2 pins) nets: 2
[12/27 20:14:23     98s] ### Net info: unrouted nets: 0
[12/27 20:14:23     98s] ### Net info: re-extraction nets: 0
[12/27 20:14:23     98s] ### Net info: ignored nets: 0
[12/27 20:14:23     98s] ### Net info: skip routing nets: 0
[12/27 20:14:23     98s] #Processed 130 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[12/27 20:14:23     98s] #(130 insts marked dirty, reset pre-exisiting dirty flag on 130 insts, 2 nets marked need extraction)
[12/27 20:14:23     98s] ### Time Record (DB Import) is uninstalled.
[12/27 20:14:23     98s] #NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
[12/27 20:14:23     98s] #RTESIG:78da8d923f4fc33010c599f91427b7439068b9b313ff5991580155c01a39c5ad2aac06c5
[12/27 20:14:23     98s] #       cec0b7c7b46bc8c58b65ddcfefde3b7bb5fe78da8120b725b54968b12578de494442b7a1
[12/27 20:14:23     98s] #       b23d906b4be9fd51dcaed62faf6f4a82f063ee01befb94dbbd8fb1f3fb2f0155cac3e97c
[12/27 20:14:23     98s] #       bc8731850152c8b99ceeae971a843c8c01aaaeefe3345164ff90a293c370f6c3cf246624
[12/27 20:14:23     98s] #       2744b206dae265417588bdcfd30db5663d192a93994fa6515de7c118b7c5d6c1c7346b1d
[12/27 20:14:23     98s] #       9de5e35904850eeb466e2d9b9254f1c7f6556417407a01546b0504d5e99cc3310cd34ca3
[12/27 20:14:23     98s] #       0c9b524bc7336a81216d6a10c77d88b1ed7c0a9ff3af494615fc22ca81e56f4826a8b1c4
[12/27 20:14:23     98s] #       8630b6e119870b18c90fc338c50a596940fc1bfee6170bfa46ee
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Skip comparing routing design signature in db-snapshot flow
[12/27 20:14:23     98s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[12/27 20:14:23     98s] #RTESIG:78da8d923f4fc33010c599f91427b7439068b9b313ff5991580155c01a39c5ad2aac06c5
[12/27 20:14:23     98s] #       cec0b7c7b46bc8c58b65ddcfefde3b7bb5fe78da8120b725b54968b12578de494442b7a1
[12/27 20:14:23     98s] #       b23d906b4be9fd51dcaed62faf6f4a82f063ee01befb94dbbd8fb1f3fb2f0155cac3e97c
[12/27 20:14:23     98s] #       bc8731850152c8b99ceeae971a843c8c01aaaeefe3345164ff90a293c370f6c3cf246624
[12/27 20:14:23     98s] #       2744b206dae265417588bdcfd30db5663d192a93994fa6515de7c118b7c5d6c1c7346b1d
[12/27 20:14:23     98s] #       9de5e35904850eeb466e2d9b9254f1c7f6556417407a01546b0504d5e99cc3310cd34ca3
[12/27 20:14:23     98s] #       0c9b524bc7336a81216d6a10c77d88b1ed7c0a9ff3af494615fc22ca81e56f4826a8b1c4
[12/27 20:14:23     98s] #       8630b6e119870b18c90fc338c50a596940fc1bfee6170bfa46ee
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Using multithreading with 16 threads.
[12/27 20:14:23     98s] ### Time Record (Data Preparation) is installed.
[12/27 20:14:23     98s] #Start routing data preparation on Sat Dec 27 20:14:23 2025
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Minimum voltage of a net in the design = 0.000.
[12/27 20:14:23     98s] #Maximum voltage of a net in the design = 40.000.
[12/27 20:14:23     98s] #Voltage range [0.000 - 40.000] has 12 nets.
[12/27 20:14:23     98s] #Voltage range [40.000 - 40.000] has 1 net.
[12/27 20:14:23     98s] #Voltage range [0.000 - 0.000] has 1 net.
[12/27 20:14:23     98s] ### Time Record (Cell Pin Access) is installed.
[12/27 20:14:23     98s] ### Time Record (Cell Pin Access) is uninstalled.
[12/27 20:14:23     98s] # M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:14:23     98s] # M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
[12/27 20:14:23     98s] #Regenerating Ggrids automatically.
[12/27 20:14:23     98s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
[12/27 20:14:23     98s] #Using automatically generated G-grids.
[12/27 20:14:23     98s] #Done routing data preparation.
[12/27 20:14:23     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1884.62 (MB), peak = 1924.70 (MB)
[12/27 20:14:23     98s] ### Time Record (Data Preparation) is uninstalled.
[12/27 20:14:23     98s] ### Time Record (Special Wire Merging) is installed.
[12/27 20:14:23     98s] #Merging special wires: starts on Sat Dec 27 20:14:23 2025 with memory = 1884.62 (MB), peak = 1924.70 (MB)
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB --1.44 [16]--
[12/27 20:14:23     98s] ### Time Record (Special Wire Merging) is uninstalled.
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Finished routing data preparation on Sat Dec 27 20:14:23 2025
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Cpu time = 00:00:00
[12/27 20:14:23     98s] #Elapsed time = 00:00:00
[12/27 20:14:23     98s] #Increased memory = 3.81 (MB)
[12/27 20:14:23     98s] #Total memory = 1884.62 (MB)
[12/27 20:14:23     98s] #Peak memory = 1924.70 (MB)
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] ### Time Record (Global Routing) is installed.
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Start global routing on Sat Dec 27 20:14:23 2025
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Start global routing initialization on Sat Dec 27 20:14:23 2025
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #WARNING (NRGR-22) Design is already detail routed.
[12/27 20:14:23     98s] ### Time Record (Global Routing) is uninstalled.
[12/27 20:14:23     98s] ### Time Record (Track Assignment) is installed.
[12/27 20:14:23     98s] ### Time Record (Track Assignment) is uninstalled.
[12/27 20:14:23     98s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/27 20:14:23     98s] #Cpu time = 00:00:00
[12/27 20:14:23     98s] #Elapsed time = 00:00:00
[12/27 20:14:23     98s] #Increased memory = 3.81 (MB)
[12/27 20:14:23     98s] #Total memory = 1884.62 (MB)
[12/27 20:14:23     98s] #Peak memory = 1924.70 (MB)
[12/27 20:14:23     98s] #Using multithreading with 16 threads.
[12/27 20:14:23     98s] ### Time Record (Detail Routing) is installed.
[12/27 20:14:23     98s] ### max drc and si pitch = 54000 ( 54.0000 um) MT-safe pitch = 54000 ( 54.0000 um) patch pitch = 488000 (488.0000 um)
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Start Detail Routing..
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Start litho driven routing to prevent litho hotspot patterns.
[12/27 20:14:23     98s] #start initial detail routing ...
[12/27 20:14:23     98s] ### Design has 0 dirty nets, 130 dirty-areas)
[12/27 20:14:23     98s] # ECO: 37.5% of the total area was rechecked for DRC, and 0.0% required routing.
[12/27 20:14:23     98s] #   number of violations = 0
[12/27 20:14:23     98s] #130 out of 156 instances (83.3%) need to be verified(marked ipoed), dirty area = 81.9%.
[12/27 20:14:23     98s] #57.9% of the total area is being checked for drcs
[12/27 20:14:23     98s] #57.9% of the total area was checked
[12/27 20:14:23     98s] #   number of violations = 0
[12/27 20:14:23     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1965.58 (MB), peak = 1965.59 (MB)
[12/27 20:14:23     98s] #Complete Detail Routing.
[12/27 20:14:23     98s] #Total wire length = 43108 um.
[12/27 20:14:23     98s] #Total half perimeter of net bounding box = 48221 um.
[12/27 20:14:23     98s] #Total wire length on LAYER M1 = 15808 um.
[12/27 20:14:23     98s] #Total wire length on LAYER M2 = 27300 um.
[12/27 20:14:23     98s] #Total number of vias = 14
[12/27 20:14:23     98s] #Up-Via Summary (total 14):
[12/27 20:14:23     98s] #           
[12/27 20:14:23     98s] #-----------------------
[12/27 20:14:23     98s] # M1                 14
[12/27 20:14:23     98s] #-----------------------
[12/27 20:14:23     98s] #                    14 
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #Total number of DRC violations = 0
[12/27 20:14:23     98s] ### Time Record (Detail Routing) is uninstalled.
[12/27 20:14:23     98s] #Cpu time = 00:00:00
[12/27 20:14:23     98s] #Elapsed time = 00:00:00
[12/27 20:14:23     98s] #Increased memory = 12.58 (MB)
[12/27 20:14:23     98s] #Total memory = 1897.20 (MB)
[12/27 20:14:23     98s] #Peak memory = 1965.76 (MB)
[12/27 20:14:23     98s] #detailRoute Statistics:
[12/27 20:14:23     98s] #Cpu time = 00:00:00
[12/27 20:14:23     98s] #Elapsed time = 00:00:00
[12/27 20:14:23     98s] #Increased memory = 12.58 (MB)
[12/27 20:14:23     98s] #Total memory = 1897.20 (MB)
[12/27 20:14:23     98s] #Peak memory = 1965.76 (MB)
[12/27 20:14:23     98s] #Skip updating routing design signature in db-snapshot flow
[12/27 20:14:23     98s] ### Time Record (DB Export) is installed.
[12/27 20:14:23     98s] ### Time Record (DB Export) is uninstalled.
[12/27 20:14:23     98s] ### Time Record (Post Callback) is installed.
[12/27 20:14:23     98s] ### Time Record (Post Callback) is uninstalled.
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] #globalDetailRoute statistics:
[12/27 20:14:23     98s] #Cpu time = 00:00:00
[12/27 20:14:23     98s] #Elapsed time = 00:00:00
[12/27 20:14:23     98s] #Increased memory = 16.42 (MB)
[12/27 20:14:23     98s] #Total memory = 1896.71 (MB)
[12/27 20:14:23     98s] #Peak memory = 1965.76 (MB)
[12/27 20:14:23     98s] #Number of warnings = 3
[12/27 20:14:23     98s] #Total number of warnings = 16
[12/27 20:14:23     98s] #Number of fails = 0
[12/27 20:14:23     98s] #Total number of fails = 0
[12/27 20:14:23     98s] #Complete globalDetailRoute on Sat Dec 27 20:14:23 2025
[12/27 20:14:23     98s] #
[12/27 20:14:23     98s] ### Time Record (globalDetailRoute) is uninstalled.
[12/27 20:14:23     98s] #% End globalDetailRoute (date=12/27 20:14:23, total cpu=0:00:00.2, real=0:00:00.0, peak res=1965.8M, current mem=1877.6M)
[12/27 20:14:23     98s] ### Time Record (ecoRoute) is uninstalled.
[12/27 20:14:23     98s] ### 
[12/27 20:14:23     98s] ###   Scalability Statistics
[12/27 20:14:23     98s] ### 
[12/27 20:14:23     98s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:14:23     98s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[12/27 20:14:23     98s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:14:23     98s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/27 20:14:23     98s] ###   Entire Command                |        00:00:00|        00:00:00|             1.1|
[12/27 20:14:23     98s] ### --------------------------------+----------------+----------------+----------------+
[12/27 20:14:23     98s] ### 
[12/27 20:15:00    100s] <CMD> verifyConnectivity -noAntenna -error 1000
[12/27 20:15:00    100s] VERIFY_CONNECTIVITY use new engine.
[12/27 20:15:00    100s] 
[12/27 20:15:00    100s] ******** Start: VERIFY CONNECTIVITY ********
[12/27 20:15:00    100s] Start Time: Sat Dec 27 20:15:00 2025
[12/27 20:15:00    100s] 
[12/27 20:15:00    100s] Design Name: half_adder
[12/27 20:15:00    100s] Database Units: 100
[12/27 20:15:00    100s] Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
[12/27 20:15:00    100s] Error Limit = 1000; Warning Limit = 50
[12/27 20:15:00    100s] Check all nets
[12/27 20:15:00    100s] Use 16 pthreads
[12/27 20:15:00    100s] Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[12/27 20:15:00    100s] Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[12/27 20:15:00    100s] 
[12/27 20:15:00    100s] Begin Summary 
[12/27 20:15:00    100s]     2 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/27 20:15:00    100s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/27 20:15:00    100s]     7 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[12/27 20:15:00    100s]     11 total info(s) created.
[12/27 20:15:00    100s] End Summary
[12/27 20:15:00    100s] 
[12/27 20:15:00    100s] End Time: Sat Dec 27 20:15:00 2025
[12/27 20:15:00    100s] Time Elapsed: 0:00:00.0
[12/27 20:15:00    100s] 
[12/27 20:15:00    100s] ******** End: VERIFY CONNECTIVITY ********
[12/27 20:15:00    100s]   Verification Complete : 11 Viols.  0 Wrngs.
[12/27 20:15:00    100s]   (CPU Time: 0:00:00.0  MEM: -7.262M)
[12/27 20:15:00    100s] 
[12/27 20:15:43    101s] <CMD> verify_drc -limit 1000
[12/27 20:15:43    101s]  *** Starting Verify DRC (MEM: 3477.8) ***
[12/27 20:15:43    101s] 
[12/27 20:15:43    101s]   VERIFY DRC ...... Starting Verification
[12/27 20:15:43    101s]   VERIFY DRC ...... Initializing
[12/27 20:15:43    101s]   VERIFY DRC ...... Deleting Existing Violations
[12/27 20:15:43    101s]   VERIFY DRC ...... Creating Sub-Areas
[12/27 20:15:43    101s] **WARN: (IMPVFG-1198):	The number of CPUs requested 16 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[12/27 20:15:43    101s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[12/27 20:15:43    101s]   VERIFY DRC ...... Using new threading
[12/27 20:15:43    101s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2  Thread : 0
[12/27 20:15:43    101s]  VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2  Thread : 0
[12/27 20:15:43    101s]  VERIFY DRC ...... Thread : 0 finished.
[12/27 20:15:43    101s] 
[12/27 20:15:43    101s]   Verification Complete : 35 Viols.
[12/27 20:15:43    101s] 
[12/27 20:15:43    101s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 114.0M) ***
[12/27 20:15:43    101s] 
[12/27 20:18:04    106s] 
[12/27 20:18:04    106s] Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]
[12/27 20:18:04    106s] 
[12/27 20:18:04    106s] **ERROR: (IMPTCM-48):	"Pin" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
[12/27 20:18:04    106s] <CMD> setNanoRouteMode -quiet -routeWithViasOnlyForStandardCellPin true
[12/27 20:18:04    106s] 
[12/27 20:18:04    106s] Usage: setNanoRouteMode [-help] [-reset] [-dbAdjustAutoViaWeight {true|false}] [-dbAllowInstanceOverlaps {true|false}] [-dbIgnoreFollowPinShape {true|false}]
[12/27 20:18:04    106s]                         [-dbProcessNode <value>] [-dbRcExtractionCorner <value>] [-dbSkipAnalog {true|false}] [-dbViaWeight <value>] [-drouteAddPassiveFillOnlyOnLayers <value>]
[12/27 20:18:04    106s]                         [-drouteAntennaEcoListFile <value>] [-drouteAutoStop {true|false}] [-drouteCheckMarOnCellPin {true|false}] [-drouteEndIteration <value>]
[12/27 20:18:04    106s]                         [-drouteFixAntenna {true|false}] [-drouteMaskOnlyOnLayer <value>] [-drouteMinLengthForWireSpreading <value>] [-drouteMinLengthForWireWidening <value>]
[12/27 20:18:04    106s]                         [-drouteMinSlackForWireOptimization <value>] [-drouteNoTaperInLayers <value>] [-drouteNoTaperOnOutputPin <value>] [-drouteOnGridOnly <value>]
[12/27 20:18:04    106s]                         [-droutePostRouteLithoRepair {true|false}] [-droutePostRouteSpreadWire <value>] [-droutePostRouteSwapVia <value>] [-droutePostRouteSwapViaPriority <value>]
[12/27 20:18:04    106s]                         [-droutePostRouteViaPillarEffort <value>] [-droutePostRouteWidenWire <value>] [-droutePostRouteWidenWireRule <value>] [-drouteSearchAndRepair {true|false}]
[12/27 20:18:04    106s]                         [-drouteSignOffEffort <value>] [-drouteUseMultiCutViaEffort <value>] [-envNumberFailLimit <value>] [-envNumberProcessor <value>]
[12/27 20:18:04    106s]                         [-envNumberWarningLimit <value>] [-envThirdPartyData {true|false}] [-hfrouteConstraintGroups <value>] [-hfrouteFlipChipRouteShieldLayers <value>]
[12/27 20:18:04    106s]                         [-hfrouteFlipChipRouteShieldNets <value>] [-hfrouteFlipChipRouteShieldOffsets <value>] [-hfrouteFlipChipRouteShieldWidths <value>]
[12/27 20:18:04    106s]                         [-hfrouteMatchReportFile <value>] [-hfrouteNumReserveLayers <value>] [-hfrouteRemoveFloatingShield {true|false}] [-hfrouteSearchRepair <value>]
[12/27 20:18:04    106s]                         [-hfrouteShieldTrimLength <value>] [-routeAddAntennaInstPrefix <value>] [-routeAllowPinAsFeedthrough {true|TRUE|false|FALSE|none|NONE|output|input|inout}]
[12/27 20:18:04    106s]                         [-routeAntennaCellName <value>] [-routeBottomRoutingLayer <value>] [-routeConcurrentMinimizeViaCountEffort <value>] [-routeConnectToBump {true|false}]
[12/27 20:18:04    106s]                         [-routeDesignFixClockNets {true|false}] [-routeDesignRouteClockNetsFirst {true|false}] [-routeEnableNdrSiLimitLength <value>]
[12/27 20:18:04    106s]                         [-routeEnforceNdrOnSpecialNetWire <value>] [-routeExtraViaEnclosure <value>] [-routeHonorPowerDomain {true|false}]
[12/27 20:18:04    106s]                         [-routeIgnoreAntennaTopCellPin {true|false}] [-routeInsertAntennaDiode {true|false}] [-routeInsertDiodeForClockNets {true|false}]
[12/27 20:18:04    106s]                         [-routeRelaxedNdrSpacingToPGNets <value>] [-routeReserveSpaceForMultiCut {true|false}] [-routeReverseDirection <value>] [-routeSelectedNetOnly {true|false}]
[12/27 20:18:04    106s]                         [-routeShieldCrosstieOffset <value>] [-routeStrictlyHonorNonDefaultRule <value>] [-routeStripeLayerRange <value>] [-routeTieNetToShape <value>]
[12/27 20:18:04    106s]                         [-routeTopRoutingLayer <value>] [-routeTrimPullBackDistanceFromBoundary <value>] [-routeTrunkWithClusterTargetSize <value>]
[12/27 20:18:04    106s]                         [-routeUnconnectedPorts {true|false}] [-routeUseAutoVia <value>] [-routeWithEco {true|false}] [-routeWithLithoDriven {true|false}]
[12/27 20:18:04    106s]                         [-routeWithSiDriven {true|false}] [-routeWithTimingDriven {true|false}] [-routeWithTrimMetal <value>] [-routeWithViaInPin <value>]
[12/27 20:18:04    106s]                         [-routeWithViaOnlyForMacroCellPin <value>] [-routeWithViaOnlyForStandardCellPin <value>]
[12/27 20:18:04    106s] 
[12/27 20:18:04    106s] **ERROR: (IMPTCM-48):	"-routeWithViasOnlyForStandardCellPin" is not a legal option for command "setNanoRouteMode". Either the current option or an option prior to it is not specified correctly.

[12/27 20:18:04    106s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 20
[12/27 21:06:22    354s] <CMD> saveNetlist -includePowerGround -excludeLeafCell /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/output/half_adder.v
[12/27 21:06:22    354s] Writing Netlist "/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/output/half_adder.v" ...
[12/27 21:06:22    354s] Pwr name (VDD).
[12/27 21:06:22    354s] Gnd name (VSS).
[12/27 21:06:22    354s] 1 Pwr names and 1 Gnd names.
[12/27 21:06:22    354s] <CMD> streamOut /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder//output/half_adder.gds
[12/27 21:06:22    354s] Parse map file...
[12/27 21:06:22    354s] Writing GDSII file ...
[12/27 21:06:22    354s] 	****** db unit per micron = 100 ******
[12/27 21:06:22    354s] 	****** output gds2 file unit per micron = 100 ******
[12/27 21:06:22    354s] 	****** unit scaling factor = 1 ******
[12/27 21:06:22    354s] Output for instance
[12/27 21:06:22    354s] Output for bump
[12/27 21:06:22    354s] Output for physical terminals
[12/27 21:06:22    354s] Output for logical terminals
[12/27 21:06:22    354s] Output for regular nets
[12/27 21:06:22    354s] Output for special nets and metal fills
[12/27 21:06:22    354s] Output for via structure generation
[12/27 21:06:22    354s] Statistics for GDS generated (version 3)
[12/27 21:06:22    354s] ----------------------------------------
[12/27 21:06:22    354s] Stream Out Layer Mapping Information:
[12/27 21:06:22    354s] GDS Layer Number          GDS Layer Name
[12/27 21:06:22    354s] ----------------------------------------
[12/27 21:06:22    354s]     37                              COMP
[12/27 21:06:22    354s]     38                           DIEAREA
[12/27 21:06:22    354s]     1                                 M1
[12/27 21:06:22    354s]     2                                 M1
[12/27 21:06:22    354s]     3                                 M1
[12/27 21:06:22    354s]     4                                 M1
[12/27 21:06:22    354s]     7                                 M1
[12/27 21:06:22    354s]     5                                 M1
[12/27 21:06:22    354s]     6                                 M1
[12/27 21:06:22    354s]     8                                 M1
[12/27 21:06:22    354s]     9                                 M1
[12/27 21:06:22    354s]     10                                M1
[12/27 21:06:22    354s]     22                                M2
[12/27 21:06:22    354s]     23                                M2
[12/27 21:06:22    354s]     24                                M2
[12/27 21:06:22    354s]     25                                M2
[12/27 21:06:22    354s]     28                                M2
[12/27 21:06:22    354s]     26                                M2
[12/27 21:06:22    354s]     27                                M2
[12/27 21:06:22    354s]     29                                M2
[12/27 21:06:22    354s]     30                                M2
[12/27 21:06:22    354s]     31                                M2
[12/27 21:06:22    354s]     15                              Via1
[12/27 21:06:22    354s]     16                              Via1
[12/27 21:06:22    354s]     19                              Via1
[12/27 21:06:22    354s]     17                              Via1
[12/27 21:06:22    354s]     18                              Via1
[12/27 21:06:22    354s]     20                              Via1
[12/27 21:06:22    354s]     21                              Via1
[12/27 21:06:22    354s]     11                                M1
[12/27 21:06:22    354s]     12                                M1
[12/27 21:06:22    354s]     13                                M1
[12/27 21:06:22    354s]     14                                M1
[12/27 21:06:22    354s]     32                                M2
[12/27 21:06:22    354s]     33                                M2
[12/27 21:06:22    354s]     34                                M2
[12/27 21:06:22    354s]     35                                M2
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Stream Out Information Processed for GDS version 3:
[12/27 21:06:22    354s] Units: 100 DBU
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Object                             Count
[12/27 21:06:22    354s] ----------------------------------------
[12/27 21:06:22    354s] Instances                            156
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Ports/Pins                             8
[12/27 21:06:22    354s]     metal layer M1                     6
[12/27 21:06:22    354s]     metal layer M2                     2
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Nets                                  75
[12/27 21:06:22    354s]     metal layer M1                    25
[12/27 21:06:22    354s]     metal layer M2                    50
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s]     Via Instances                     14
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Special Nets                          20
[12/27 21:06:22    354s]     metal layer M1                    10
[12/27 21:06:22    354s]     metal layer M2                    10
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s]     Via Instances                     50
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Metal Fills                            0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s]     Via Instances                      0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Metal FillOPCs                         0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s]     Via Instances                      0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Metal FillDRCs                         0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s]     Via Instances                      0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Text                                  22
[12/27 21:06:22    354s]     metal layer M1                    13
[12/27 21:06:22    354s]     metal layer M2                     9
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Blockages                              0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Custom Text                            0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Custom Box                             0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] Trim Metal                             0
[12/27 21:06:22    354s] 
[12/27 21:06:22    354s] ######Streamout is finished!
[12/27 21:06:27    354s] 
[12/27 21:06:27    354s] *** Memory Usage v#1 (Current mem = 3569.574M, initial mem = 275.539M) ***
[12/27 21:06:27    354s] 
[12/27 21:06:27    354s] *** Summary of all messages that are not suppressed in this session:
[12/27 21:06:27    354s] Severity  ID               Count  Summary                                  
[12/27 21:06:27    354s] WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
[12/27 21:06:27    354s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/27 21:06:27    354s] WARNING   IMPDBTCL-204        27  '%s' is not a recognized object/attribut...
[12/27 21:06:27    354s] WARNING   IMPEXT-6197         21  The Cap table file is not specified. Thi...
[12/27 21:06:27    354s] WARNING   IMPEXT-2766          2  The sheet resistance for layer %s is not...
[12/27 21:06:27    354s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[12/27 21:06:27    354s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/27 21:06:27    354s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[12/27 21:06:27    354s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/27 21:06:27    354s] WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
[12/27 21:06:27    354s] WARNING   IMPVFG-1198          1  The number of CPUs requested %d is large...
[12/27 21:06:27    354s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[12/27 21:06:27    354s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/27 21:06:27    354s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/27 21:06:27    354s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/27 21:06:27    354s] ERROR     IMPSP-9022           2  Command '%s' completed with some error(s...
[12/27 21:06:27    354s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[12/27 21:06:27    354s] ERROR     IMPSP-372           29  Found mismatched FollowPin in rows. Swit...
[12/27 21:06:27    354s] WARNING   IMPSP-373            2  FollowPins in %d rows did not match the ...
[12/27 21:06:27    354s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[12/27 21:06:27    354s] WARNING   IMPCCOPT-2351        6  Instance '%s' has excessive cell halos h...
[12/27 21:06:27    354s] WARNING   IMPCCOPT-1182        3  The clock_gating_cells property has no u...
[12/27 21:06:27    354s] WARNING   IMPCCOPT-2226        1  Cannot find clock skew data from any pre...
[12/27 21:06:27    354s] WARNING   IMPCCOPT-4322        1  No default Or cell family identified.    
[12/27 21:06:27    354s] WARNING   IMPCCOPT-1261       28  The skew target of %s for %s is too smal...
[12/27 21:06:27    354s] WARNING   IMPTR-9999           1  The trialRoute command is obsolete and s...
[12/27 21:06:27    354s] WARNING   IMPRM-143            2  %s is not defined on cut layer "%s" in t...
[12/27 21:06:27    354s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[12/27 21:06:27    354s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[12/27 21:06:27    354s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[12/27 21:06:27    354s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/27 21:06:27    354s] ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
[12/27 21:06:27    354s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/27 21:06:27    354s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/27 21:06:27    354s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[12/27 21:06:27    354s] *** Message Summary: 157 warning(s), 33 error(s)
[12/27 21:06:27    354s] 
[12/27 21:06:27    354s] --- Ending "Innovus" (totcpu=0:05:55, real=1:15:20, mem=3569.6M) ---
