Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fpga-rtl/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 16.1]
Progress: Parameterizing module adc_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pid_controller_0 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_0
Progress: Adding pid_controller_1 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_1
Progress: Adding pid_controller_2 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_2
Progress: Adding pid_controller_3 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_3
Progress: Adding pid_controller_4 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_4
Progress: Adding pid_controller_5 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_5
Progress: Adding pid_controller_6 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_6
Progress: Adding pid_controller_7 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_7
Progress: Adding pid_controller_8 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_8
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding spi_0 [altera_avalon_spi 16.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fpga-rtl/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 16.1]
Progress: Parameterizing module adc_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pid_controller_0 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_0
Progress: Adding pid_controller_1 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_1
Progress: Adding pid_controller_2 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_2
Progress: Adding pid_controller_3 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_3
Progress: Adding pid_controller_4 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_4
Progress: Adding pid_controller_5 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_5
Progress: Adding pid_controller_6 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_6
Progress: Adding pid_controller_7 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_7
Progress: Adding pid_controller_8 [pid_controller 1.0]
Progress: Parameterizing module pid_controller_8
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding spi_0 [altera_avalon_spi 16.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: soc_system: Done "soc_system" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
