<?xml version="1.0"?>

<Chip name="Hi3520D">
	<IndentificationList>
		<Indentification address="0x20050eec" value="0x35"/>
		<Indentification address="0x20050ee8" value="0x20"/>
		<Indentification address="0x20050ee0" value="0x00"/>
		<Indentification address="0x20050ee4" value="0xD1"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="CIPHER" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x100C0000"/>
			<RegisterGroup name="CHAN0_CIPHER_DOUT" description="CHAN0_CIPHER_DOUT is the CIPHER output register for channel 0 (for single-blockencryption/decryption).The data read from this register is the results of a single-block operation. The results of theAES algorithm are different from those of the DES or 3DES algorithm. The details are asfollows:&lt;ul&gt;&lt;li&gt;For the AES algorithm- If the 1-CFB mode is selected, the least significant bit (LSB) is valid, that is,CIPHER_DOUT bit[0] is valid.- If the 8-CFB mode is selected, lower eight bits are valid, that is, CIPHER_DOUTbit[7:0] is valid.- If the 128-CFB mode is selected, 128 bits are valid.- In other modes, 128 bits are valid.&lt;/li&gt;&lt;li&gt;For the DES or 3DES algorithm- If the 1-CFB or 1-OFB mode is selected, the LSB is valid, that is, CIPHER_DOUTbit[0] is valid.- If the 8-CFB or 8-OFB mode is selected, lower eight bits are valid, that is,CIPHER_DOUT bit[7:0] is valid.- If the 64-CFB or 64-OFB mode is selected, lower 64 bits are valid, that is,CIPHER_DOUT bit[63:0] is valid.- In other modes, lower 64 bits are valid, that is, CIPHER_DOUT bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0000" endoffset="0x000C">
				<Member name="chan0_cipher_dout" description="128-bit block output of the CIPHER module. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_DOUT[31:0]: address 0x0000&lt;br&gt;CIPHER_DOUT[63:32]: address 0x0004&lt;br&gt;CIPHER_DOUT[95:64]: address 0x0008&lt;br&gt;CIPHER_DOUT[127:96]: address 0x000C" range="31:0" property="RO"/>
				<Register offset="0x0"/>
				<Register offset="0x2"/>
				<Register offset="0x4"/>
				<Register offset="0x6"/>
				<Register offset="0x8"/>
				<Register offset="0xa"/>
				<Register offset="0xc"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_IVOUT" description="CHAN0_CIPHER_IVOUT is an operation complete IV output register of the CIPHERmodule.Note the following points when reading this register:&lt;ul&gt;&lt;li&gt;This register can be ignored in ECB or CTR mode.&lt;/li&gt;&lt;li&gt;If a single-block operation is performed, the data of this register is the vector output ofthe block. The data can be used as the vector input in the next block operation for thesame data packet.- If the AES algorithm is selected, 128 bits are valid.- If the DES or 3DES algorithm is selected (CIPHER_CTRL[cipher_mode] = 0b00,0b01, or 0b11), lower 64 bits are valid, that is, CIPHER_IVOUT bit[63:0] is valid.&lt;/li&gt;&lt;li&gt;If a multi-block operation is performed, the data read from this register is the outputvector of the last block operation.- If the AES algorithm is selected, 128 bits are valid.- If the DES or 3DES algorithm is selected, lower 64 bits are valid, that is,CIPHER_IVOUT bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0010" endoffset="0x001C">
				<Member name="chan0_cipher_ivout" description="Vector output after the operation of the CIPHER module is complete. It can be ignored in ECB or CTR mode. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_DOUT[31:0]: address 0x0010&lt;br&gt;CIPHER_IVOUT[63:32]: address 0x0014&lt;br&gt;CIPHER_IVOUT[95:64]: address 0x0018&lt;br&gt;CIPHER_IVOUT[127:96]: address 0x001C" range="31:0" property="RO"/>
				<Register offset="0x10"/>
				<Register offset="0x12"/>
				<Register offset="0x14"/>
				<Register offset="0x16"/>
				<Register offset="0x18"/>
				<Register offset="0x1a"/>
				<Register offset="0x1c"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN_CIPHER_IVOUT" description="CHAN_CIPHER_IVOUT is the IV output register for channels 1–7." value="0x00000000" startoffset="0x0020" endoffset="0x008C">
				<Member name="chan_cipher_ivout" description="0x0020–0x002C: channel 1&lt;br&gt;0x0030–0x003C: channel 2&lt;br&gt;0x0040–0x004C: channel 3&lt;br&gt;0x0050–0x005C: channel 4&lt;br&gt;0x0060–0x006C: channel 5&lt;br&gt;0x0070–0x007C: channel 6&lt;br&gt;0x0080–0x008C: channel 7" range="31:0" property="RO"/>
				<Register offset="0x20"/>
				<Register offset="0x22"/>
				<Register offset="0x24"/>
				<Register offset="0x26"/>
				<Register offset="0x28"/>
				<Register offset="0x2a"/>
				<Register offset="0x2c"/>
				<Register offset="0x2e"/>
				<Register offset="0x30"/>
				<Register offset="0x32"/>
				<Register offset="0x34"/>
				<Register offset="0x36"/>
				<Register offset="0x38"/>
				<Register offset="0x3a"/>
				<Register offset="0x3c"/>
				<Register offset="0x3e"/>
				<Register offset="0x40"/>
				<Register offset="0x42"/>
				<Register offset="0x44"/>
				<Register offset="0x46"/>
				<Register offset="0x48"/>
				<Register offset="0x4a"/>
				<Register offset="0x4c"/>
				<Register offset="0x4e"/>
				<Register offset="0x50"/>
				<Register offset="0x52"/>
				<Register offset="0x54"/>
				<Register offset="0x56"/>
				<Register offset="0x58"/>
				<Register offset="0x5a"/>
				<Register offset="0x5c"/>
				<Register offset="0x5e"/>
				<Register offset="0x60"/>
				<Register offset="0x62"/>
				<Register offset="0x64"/>
				<Register offset="0x66"/>
				<Register offset="0x68"/>
				<Register offset="0x6a"/>
				<Register offset="0x6c"/>
				<Register offset="0x6e"/>
				<Register offset="0x70"/>
				<Register offset="0x72"/>
				<Register offset="0x74"/>
				<Register offset="0x76"/>
				<Register offset="0x78"/>
				<Register offset="0x7a"/>
				<Register offset="0x7c"/>
				<Register offset="0x7e"/>
				<Register offset="0x80"/>
				<Register offset="0x82"/>
				<Register offset="0x84"/>
				<Register offset="0x86"/>
				<Register offset="0x88"/>
				<Register offset="0x8a"/>
				<Register offset="0x8c"/>
			</RegisterGroup>
			<RegisterGroup name="CIPHER_KEY" description="CIPHER_KEY is a CPU configuration key register of the CIPHER module. The key is theconfigured value of the CPU, and the CPU can be read or written.Note the following points when configuring this register:&lt;ul&gt;&lt;li&gt;If the DES algorithm is selected, lower 64 bits are valid, that is, CIPHER_KEY[63:0] isvalid.&lt;li&gt;For the 3DES algorit&lt;/li&gt;T)If a 3-key operation is performed (CIPHER_CTRL[key_length] = 0b00, 0b01, or 0b10),low 192 bits are valid.&lt;/li&gt;where- CIPHER_KEY bit[63:0] indicates key 1.- CIPHER_KEY bit[127:64] indicates key 2.- CIPHER_KEY bit[191:128] indicates key 3.&lt;/li&gt;If a 2-key operation is selected (CIPHER_CTRL[key_length] = 0b11), lower 128 bits arevalid.&lt;/li&gt;where- CIPHER_KEY bit[63:0] indicates key 1.- CIPHER_KEY bit[127:64] indicates key 2.&lt;li&gt;For the AES algorithm- If a 128-bit key operation is performed, lower 128 bits are valid, that is,CIPHER_KEY bit[127:0] is valid.- If a 192-bit key operation is performed, lower 192 bits are valid, that is,CIPHER_KEY bit[191:0] is valid.- If a 256-bit key operation is performed, 256 bits are valid.The CIPHER module allows you to configure eight keys. Each channel can use one key, andmultiple channels can share one key.&lt;/ul&gt;" value="0x00000000" startoffset="0x0090" endoffset="0x018C">
				<Member name="cipher_key" description="Key input of the CIPHER module. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_KEY[31:0]: address 0x0090&lt;br&gt;CIPHER_KEY[63:32]: address 0x0094&lt;br&gt;CIPHER_KEY[95:64]: address 0x0098&lt;br&gt;CIPHER_KEY[127:96]: address 0x009C&lt;br&gt;CIPHER_KEY[159: 128]: address 0x00A0&lt;br&gt;CIPHER_KEY[191:160]: address 0x00A4&lt;br&gt;CIPHER_KEY[223:192]: address 0x00A8&lt;br&gt;CIPHER_KEY[255:224]: address 0x00AC&lt;br&gt;0x0090–0x00AC: host_key0&lt;br&gt;0x00B0–0x00CC: host_key1&lt;br&gt;0x00D0–0x00EC: host_key2&lt;br&gt;0x00F0–0x010C: host_key3&lt;br&gt;0x0110–0x012C: host_key4&lt;br&gt;0x0130–0x014C: host_key5&lt;br&gt;0x0150–0x016C: host_key6&lt;br&gt;0x0170–0x018C: host_key7" range="31:0" property="RW"/>
				<Register offset="0x90"/>
				<Register offset="0x92"/>
				<Register offset="0x94"/>
				<Register offset="0x96"/>
				<Register offset="0x98"/>
				<Register offset="0x9a"/>
				<Register offset="0x9c"/>
				<Register offset="0x9e"/>
				<Register offset="0xa0"/>
				<Register offset="0xa2"/>
				<Register offset="0xa4"/>
				<Register offset="0xa6"/>
				<Register offset="0xa8"/>
				<Register offset="0xaa"/>
				<Register offset="0xac"/>
				<Register offset="0xae"/>
				<Register offset="0xb0"/>
				<Register offset="0xb2"/>
				<Register offset="0xb4"/>
				<Register offset="0xb6"/>
				<Register offset="0xb8"/>
				<Register offset="0xba"/>
				<Register offset="0xbc"/>
				<Register offset="0xbe"/>
				<Register offset="0xc0"/>
				<Register offset="0xc2"/>
				<Register offset="0xc4"/>
				<Register offset="0xc6"/>
				<Register offset="0xc8"/>
				<Register offset="0xca"/>
				<Register offset="0xcc"/>
				<Register offset="0xce"/>
				<Register offset="0xd0"/>
				<Register offset="0xd2"/>
				<Register offset="0xd4"/>
				<Register offset="0xd6"/>
				<Register offset="0xd8"/>
				<Register offset="0xda"/>
				<Register offset="0xdc"/>
				<Register offset="0xde"/>
				<Register offset="0xe0"/>
				<Register offset="0xe2"/>
				<Register offset="0xe4"/>
				<Register offset="0xe6"/>
				<Register offset="0xe8"/>
				<Register offset="0xea"/>
				<Register offset="0xec"/>
				<Register offset="0xee"/>
				<Register offset="0xf0"/>
				<Register offset="0xf2"/>
				<Register offset="0xf4"/>
				<Register offset="0xf6"/>
				<Register offset="0xf8"/>
				<Register offset="0xfa"/>
				<Register offset="0xfc"/>
				<Register offset="0xfe"/>
				<Register offset="0x100"/>
				<Register offset="0x102"/>
				<Register offset="0x104"/>
				<Register offset="0x106"/>
				<Register offset="0x108"/>
				<Register offset="0x10a"/>
				<Register offset="0x10c"/>
				<Register offset="0x10e"/>
				<Register offset="0x110"/>
				<Register offset="0x112"/>
				<Register offset="0x114"/>
				<Register offset="0x116"/>
				<Register offset="0x118"/>
				<Register offset="0x11a"/>
				<Register offset="0x11c"/>
				<Register offset="0x11e"/>
				<Register offset="0x120"/>
				<Register offset="0x122"/>
				<Register offset="0x124"/>
				<Register offset="0x126"/>
				<Register offset="0x128"/>
				<Register offset="0x12a"/>
				<Register offset="0x12c"/>
				<Register offset="0x12e"/>
				<Register offset="0x130"/>
				<Register offset="0x132"/>
				<Register offset="0x134"/>
				<Register offset="0x136"/>
				<Register offset="0x138"/>
				<Register offset="0x13a"/>
				<Register offset="0x13c"/>
				<Register offset="0x13e"/>
				<Register offset="0x140"/>
				<Register offset="0x142"/>
				<Register offset="0x144"/>
				<Register offset="0x146"/>
				<Register offset="0x148"/>
				<Register offset="0x14a"/>
				<Register offset="0x14c"/>
				<Register offset="0x14e"/>
				<Register offset="0x150"/>
				<Register offset="0x152"/>
				<Register offset="0x154"/>
				<Register offset="0x156"/>
				<Register offset="0x158"/>
				<Register offset="0x15a"/>
				<Register offset="0x15c"/>
				<Register offset="0x15e"/>
				<Register offset="0x160"/>
				<Register offset="0x162"/>
				<Register offset="0x164"/>
				<Register offset="0x166"/>
				<Register offset="0x168"/>
				<Register offset="0x16a"/>
				<Register offset="0x16c"/>
				<Register offset="0x16e"/>
				<Register offset="0x170"/>
				<Register offset="0x172"/>
				<Register offset="0x174"/>
				<Register offset="0x176"/>
				<Register offset="0x178"/>
				<Register offset="0x17a"/>
				<Register offset="0x17c"/>
				<Register offset="0x17e"/>
				<Register offset="0x180"/>
				<Register offset="0x182"/>
				<Register offset="0x184"/>
				<Register offset="0x186"/>
				<Register offset="0x188"/>
				<Register offset="0x18a"/>
				<Register offset="0x18c"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_CTRL" description="CHAN0_CIPHER_CTRL is the encryption/decryption control register for channel 0. Channel0 is a single-block encryption/decryption channel.Note the following points when configuring this register:&lt;ul&gt;&lt;li&gt;Configure this register before configuring others registers of the CIPHER module.&lt;/li&gt;&lt;li&gt;In the modes except the CFB mode of the AES algorithm, the CIPHER_CTRL[width]cannot be set to 01 or 10.&lt;/li&gt;&lt;li&gt;In the modes except the CFB and OFB modes of the DES and 3DES algorithms,CIPHER_CTRL[width] cannot be set to 01 or 10.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1000">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="key_adder" description="ID of the key used by the current channel.&lt;br&gt;000: host_key0&lt;br&gt;001: host_key1&lt;br&gt;010: host_key2&lt;br&gt;011: host_key3&lt;br&gt;100: host_key4&lt;br&gt;101: host_key5&lt;br&gt;110: host_key6&lt;br&gt;111: host_key7" range="16:14" property="RW"/>
				<Member name="key_sel" description="Key select.&lt;br&gt;0: keys configured by the CPU&lt;br&gt;1: keys generated by the key management module" range="13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="key_length" description="Key length select.&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 192 bits&lt;br&gt;10: 256 bits&lt;br&gt;11: 128 bits&lt;br&gt;For the DES algorithm:&lt;br&gt;00: 3 keys&lt;br&gt;01: 3 keys&lt;br&gt;10: 3 keys&lt;br&gt;11: 2 keys" range="10:9" property="RW"/>
				<Member name="ivin_sel" description="Input select of CIPHER_IVIN.&lt;br&gt;0: do not configure CIPHER_IVIN&lt;br&gt;1: configure CIPHER_IVIN" range="8" property="RW"/>
				<Member name="width" description="Bit width control.&lt;br&gt;For the DES or 3DES algorithm:&lt;br&gt;00: 64 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 64 bits&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 128 bits" range="7:6" property="RW"/>
				<Member name="alg_sel" description="Algorithm select.&lt;br&gt;00: DES algorithm&lt;br&gt;01: 3DES algorithm&lt;br&gt;10: AES algorithm&lt;br&gt;11: DES algorithm" range="5:4" property="RW"/>
				<Member name="mode" description="Operating mode select.&lt;br&gt;For the AES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;100: CTR mode&lt;br&gt;Other values: ECB mode&lt;br&gt;For the DES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;Other values: ECB mode" range="3:1" property="RW"/>
				<Member name="decrypt" description="Encryption/decryption select.&lt;br&gt;0: encryption&lt;br&gt;1: decryption" range="0" property="RW"/>
				<Register offset="0x1000"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_IVIN" description="CHAN0_CIPHER_IVIN is the CIPHER VI block input register for channel 0.Assume that channel 0 is selected for the single-block encryption/decryption and the selectedmode is not ECB mode (CIPHER_CTRL[mode] = 0b001, 0b010, 0b011, or 0b100).&lt;ul&gt;&lt;li&gt;If you do not want to configure the input vector (CIPHER_CTRL[ivin_sel] = 0b0),CIPHER_IVIN can be ignored.&lt;/li&gt;&lt;li&gt;If you want to configure the input vector (CIPHER_CTRL[ivin_sel] = 0b1),CIPHER_IVIN needs to be configured. If the AES algorithm is selected(CIPHER_CTRL [alg_sel] = 0b10), CIPHER_IVIN bit[127:0] is valid. If the DES or3DES algorithm is selected (CIPHER_CTRL[alg_sel] = 0b00, 0b01, or 0b11), lower 64bits are valid, that is, CIPHER_IVIN bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1004" endoffset="0x1010">
				<Member name="chan0_cipher_ivin" description="128-bit IV of the CIPHER module for channel 0 or the data input from the counter. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_IVIN[31:0]: address 0x1004&lt;br&gt;CIPHER_IVIN[63:32]: address 0x1008&lt;br&gt;CIPHER_IVIN[95:64]: address 0x100C&lt;br&gt;CIPHER_IVIN[127:96]: address 0x1010" range="31:0" property="RW"/>
				<Register offset="0x1004"/>
				<Register offset="0x1006"/>
				<Register offset="0x1008"/>
				<Register offset="0x100a"/>
				<Register offset="0x100c"/>
				<Register offset="0x100e"/>
				<Register offset="0x1010"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_DIN" description="CHAN0_CIPHER_DIN is a 128-bit block input register of the CIPHER module.Note the following points when configuring this register:If channel 0 is selected for the single-block operation, this register needs to be configured.&lt;ul&gt;&lt;li&gt;Assume that the AES algorithm (CIPHER_CTRL[alg_sel] = 0b10) is selected.- If the 1-CFB mode is selected, the LSB is valid, that is, CIPHER_DIN bit[0] is valid.- If the 8-CFB mode is selected, lower eight bits are valid, that is, CIPHER_DINbit[7:0] is valid.- If the 128-CFB mode is selected, 128 bits are valid.- In other modes, 128 bits are valid.&lt;/li&gt;&lt;li&gt;Assume that the DES or the 3DES algorithm (CIPHER_CTRL[alg_sel] = 0b00, 0b01, or0b11) is selected.- If the 1-CFB or 1-OFB mode is selected, the LSB is valid, that is, CIPHER_DINbit[0] is valid.- If the 8-CFB or 8-OFB mode is selected, lower eight bits are valid, that is,CIPHER_DIN bit[7:0] is valid.- If the 64-CFB or 64-OFB mode is selected, lower 64 bits are valid, that is,CIPHER_DIN bit[63:0] is valid.- In other modes, lower 64 bits are valid, that is, CIPHER_DIN bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1014" endoffset="0x1020">
				<Member name="chan0_cipher_din" description="128-bit block input of the CIPHER module for channel 0. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_DIN[31:0]: address 0x1014&lt;br&gt;CIPHER_DIN[63:32]: address 0x1018&lt;br&gt;CIPHER_DIN[95:64]: address 0x101c&lt;br&gt;CIPHER_DIN[127:96]: address 0x1020" range="31:0" property="RW"/>
				<Register offset="0x1014"/>
				<Register offset="0x1016"/>
				<Register offset="0x1018"/>
				<Register offset="0x101a"/>
				<Register offset="0x101c"/>
				<Register offset="0x101e"/>
				<Register offset="0x1020"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IBUF_NUM" description="CHANn_IBUF_NUM is the input queue total depth register for channel n (n = 1–7). Thisregister can be used to configure the count of linked list headers." value="0x00000000" startoffset="0x1000+n*0x128">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ibuf_num" description="Input queue depth, that is, count of linked list headers configured for each channel." range="15:0" property="RW"/>
				<Register offset="0x1128"/>
				<Register offset="0x1250"/>
				<Register offset="0x1378"/>
				<Register offset="0x14a0"/>
				<Register offset="0x15c8"/>
				<Register offset="0x16f0"/>
				<Register offset="0x1818"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IBUF_CNT" description="CHANn_IBUF_CNT is the pending data buffer count register for channel n in the input queue.When this register is written by using software, the logic adds the original value of the registerand the written value. After the logic processes a buffer, the value of this register is decreasedby 1." value="0x00000000" startoffset="0x1000+n*0x128+0x4">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ibuf_cnt" description="Count of buffers to be processed in the input queue." range="15:0" property="RW"/>
				<Register offset="0x112c"/>
				<Register offset="0x1254"/>
				<Register offset="0x137c"/>
				<Register offset="0x14a4"/>
				<Register offset="0x15cc"/>
				<Register offset="0x16f4"/>
				<Register offset="0x181c"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IEMPTY_CNT" description="CHANn_IEMPTY_CNT is the processed buffer count register for channel n in the inputqueue. When this register is written by software, the logic subtracts the written value from theoriginal value of this register. After the logic processes a buffer, the value of this register isincreased by 1." value="0x00000000" startoffset="0x1000+n*0x128+0x8">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="iempty_cnt" description="Count of processed buffers in the input queue." range="15:0" property="RW"/>
				<Register offset="0x1130"/>
				<Register offset="0x1258"/>
				<Register offset="0x1380"/>
				<Register offset="0x14a8"/>
				<Register offset="0x15d0"/>
				<Register offset="0x16f8"/>
				<Register offset="0x1820"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_INT_ICNTCFG" description="CHANn_INT_ICNTCFG is the input queue multi-packet interrupt threshold register forchannel n. When the count of buffers in the input queue processed by the logic is above thethreshold, an input queue interrupt is reported." value="0x00000000" startoffset="0x1000+n*0x128+0xC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="int_icnt_cfg" description="Input queue multi-packet interrupt threshold." range="15:0" property="RW"/>
				<Register offset="0x1134"/>
				<Register offset="0x125c"/>
				<Register offset="0x1384"/>
				<Register offset="0x14ac"/>
				<Register offset="0x15d4"/>
				<Register offset="0x16fc"/>
				<Register offset="0x1824"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_CIPHER_CTRL" description="CHANn_CIPHER_CTRL is the encryption/decryption control register for channel n.Note the following points when configuring this register:&lt;ul&gt;&lt;li&gt;You must configure this register before performing encryption or decryption using thechannel.&lt;/li&gt;&lt;li&gt;In the modes other than the CFB mode of the AES algorithm, CIPHER_CTRL[width]cannot be set to 01 or 10.&lt;/li&gt;&lt;li&gt;In the modes other than the CFB and OFB modes of the DES or 3DES algorithm,CIPHER_CTRL[width] cannot be set to 01 or 10.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1000+n*0x128+0x10">
				<Member name="weight" description="Weighted value of the current channel, in the unit of 64 bytes." range="31:22" property="-"/>
				<Member name="reserved" description="Reserved." range="21:17" property="-"/>
				<Member name="key_adder" description="ID of the key used by the current channel. The key can be any one in the addresses 0–7." range="16:14" property="RW"/>
				<Member name="key_sel" description="Key select&lt;br&gt;0: keys configured by the CPU&lt;br&gt;1: keys generated by the key management module" range="13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:11" property="-"/>
				<Member name="key_length" description="Key length select.&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 192 bits&lt;br&gt;10: 256 bits&lt;br&gt;11: 128 bits&lt;br&gt;For the DES algorithm:&lt;br&gt;00: 3 keys&lt;br&gt;01: 3 keys&lt;br&gt;10: 3 keys&lt;br&gt;11: 2 keys" range="10:9" property="RW"/>
				<Member name="reserved" description="Reserved." range="8" property="-"/>
				<Member name="width" description="Bit width control.&lt;br&gt;For the DES or 3DES algorithm:&lt;br&gt;00: 64 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 64 bits&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 128 bits" range="7:6" property="RW"/>
				<Member name="alg_sel" description="Algorithm select.&lt;br&gt;00: DES algorithm&lt;br&gt;01: 3DES algorithm&lt;br&gt;10: AES algorithm&lt;br&gt;11: DES algorithm" range="5:4" property="RW"/>
				<Member name="mode" description="Operating mode select.&lt;br&gt;For the AES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;100: CTR mode&lt;br&gt;Other values: ECB mode&lt;br&gt;For the DES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;Other values: ECB mode" range="3:1" property="RW"/>
				<Member name="decrypt" description="Encryption/decryption select.&lt;br&gt;0: encryption&lt;br&gt;1: decryption" range="0" property="RW"/>
				<Register offset="0x1138"/>
				<Register offset="0x1260"/>
				<Register offset="0x1388"/>
				<Register offset="0x14b0"/>
				<Register offset="0x15d8"/>
				<Register offset="0x1700"/>
				<Register offset="0x1828"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_SRC_LST_SADDR" description="CHANn_SRC_LST_SADDR is the input queue start address register for channel n. Theaddress must be aligned by word." value="0x00000000" startoffset="0x1000+n*0x128+0x14">
				<Member name="src_lst_saddr" description="Start address of the input queue." range="31:0" property="RW"/>
				<Register offset="0x113c"/>
				<Register offset="0x1264"/>
				<Register offset="0x138c"/>
				<Register offset="0x14b4"/>
				<Register offset="0x15dc"/>
				<Register offset="0x1704"/>
				<Register offset="0x182c"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IAGE_TIMER" description="CHANn_IAGE_TIMER is the input queue interrupt aging time configuration register forchannel n. If an overflow occurs in the aging time counter and the count of processed buffersin the input queue is greater than 0, an input queue processing complete interrupt is reported." value="0x00000000" startoffset="0x1000+n*0x128+0x18">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="iage_timer" description="Aging interrupt timer." range="15:0" property="RW"/>
				<Register offset="0x1140"/>
				<Register offset="0x1268"/>
				<Register offset="0x1390"/>
				<Register offset="0x14b8"/>
				<Register offset="0x15e0"/>
				<Register offset="0x1708"/>
				<Register offset="0x1830"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OBUF_NUM" description="CHANn_OBUF_NUM is the output queue total depth register for channel n. This register canbe used to configure the count of linked list headers." value="0x00000000" startoffset="0x1000+n*0x128+0x3C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="obuf_num" description="Total depth of the output queue." range="15:0" property="RW"/>
				<Register offset="0x1164"/>
				<Register offset="0x128c"/>
				<Register offset="0x13b4"/>
				<Register offset="0x14dc"/>
				<Register offset="0x1604"/>
				<Register offset="0x172c"/>
				<Register offset="0x1854"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OBUF_CNT" description="CHANn_OBUF_CNT is the pending data buffer count register for channel n in the outputqueue. When this register is written by using software, the logic adds the original value of theregister and the written value. After the logic processes a buffer, the value of this register isdecreased by 1." value="0x00000000" startoffset="0x1000+n*0x128+0x40">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="obuf_cnt" description="Count of buffers to be processed in the output queue." range="15:0" property="RW"/>
				<Register offset="0x1168"/>
				<Register offset="0x1290"/>
				<Register offset="0x13b8"/>
				<Register offset="0x14e0"/>
				<Register offset="0x1608"/>
				<Register offset="0x1730"/>
				<Register offset="0x1858"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OFULL_CNT" description="CHANn_OFULL_CNT is the processed buffer count register for channel n in the outputqueue. When this register is written by software, the logic subtracts the written value from theoriginal value of this register. After the logic processes a buffer, the value of this register isincreased by 1." value="0x00000000" startoffset="0x1000+n*0x128+0x44">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ofull_cnt" description="Count of processed buffers in the output queue." range="15:0" property="RW"/>
				<Register offset="0x116c"/>
				<Register offset="0x1294"/>
				<Register offset="0x13bc"/>
				<Register offset="0x14e4"/>
				<Register offset="0x160c"/>
				<Register offset="0x1734"/>
				<Register offset="0x185c"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_INT_OCNTCFG" description="CHANn_INT_OCNTCFG is the output queue multi-packet interrupt threshold register forchannel n. When the count of buffers in the output queue processed by the logic is above thethreshold, an output queue interrupt is reported." value="0x00000000" startoffset="0x1000+n*0x128+0x48">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="int_ocnt_cfg" description="Output queue multi-packet interrupt threshold." range="15:0" property="RW"/>
				<Register offset="0x1170"/>
				<Register offset="0x1298"/>
				<Register offset="0x13c0"/>
				<Register offset="0x14e8"/>
				<Register offset="0x1610"/>
				<Register offset="0x1738"/>
				<Register offset="0x1860"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_DEST_LST_SADDR" description="CHANn_DEST_LST_SADDR is the output queue start address register for channel n. Theaddress must be aligned by word." value="0x00000000" startoffset="0x1000+n*0x128+0x4C">
				<Member name="dest_lst_saddr" description="Start address of the output queue." range="31:0" property="RW"/>
				<Register offset="0x1174"/>
				<Register offset="0x129c"/>
				<Register offset="0x13c4"/>
				<Register offset="0x14ec"/>
				<Register offset="0x1614"/>
				<Register offset="0x173c"/>
				<Register offset="0x1864"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OAGE_TIMER" description="CHANn_OAGE_TIMER is the output queue interrupt aging time configuration register forchannel n. If an overflow occurs in the aging time counter and the count of processed buffersin the output queue is greater than 0, an output queue processing complete interrupt isreported." value="0x00000000" startoffset="0x1000+n*0x128+0x50">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="oage_timer" description="Aging interrupt timer." range="15:0" property="RW"/>
				<Register offset="0x1178"/>
				<Register offset="0x12a0"/>
				<Register offset="0x13c8"/>
				<Register offset="0x14f0"/>
				<Register offset="0x1618"/>
				<Register offset="0x1740"/>
				<Register offset="0x1868"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="INT_STATUS is an interrupt status register." value="0x00000000" startoffset="0x1400">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ch7_ibuf_int" description="Input queue data interrupt for channel 7." range="15" property="RO"/>
				<Member name="ch6_ibuf_int" description="Input queue data interrupt for channel 6." range="14" property="RO"/>
				<Member name="ch5_ibuf_int" description="Input queue data interrupt for channel 5." range="13" property="RO"/>
				<Member name="ch4_ibuf_int" description="Input queue data interrupt for channel 4." range="12" property="RO"/>
				<Member name="ch3_ibuf_int" description="Input queue data interrupt for channel 3." range="11" property="RO"/>
				<Member name="ch2_ibuf_int" description="Input queue data interrupt for channel 2." range="10" property="RO"/>
				<Member name="ch1_ibuf_int" description="Input queue data interrupt for channel 1." range="9" property="RO"/>
				<Member name="ch0_ibuf_int" description="Data processing complete interrupt for channel 0." range="8" property="RO"/>
				<Member name="ch7_obuf_int" description="Output queue data interrupt for channel 7." range="7" property="RO"/>
				<Member name="ch6_obuf_int" description="Output queue data interrupt for channel 6." range="6" property="RO"/>
				<Member name="ch5_obuf_int" description="Output queue data interrupt for channel 5." range="5" property="RO"/>
				<Member name="ch4_obuf_int" description="Output queue data interrupt for channel 4." range="4" property="RO"/>
				<Member name="ch3_obuf_int" description="Output queue data interrupt for channel 3." range="3" property="RO"/>
				<Member name="ch2_obuf_int" description="Output queue data interrupt for channel 2." range="2" property="RO"/>
				<Member name="ch1_obuf_int" description="Output queue data interrupt for channel 1." range="1" property="RO"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x1400"/>
			</RegisterGroup>
			<RegisterGroup name="INT_EN" description="INT_EN is an interrupt enable register." value="0x00000000" startoffset="0x1404">
				<Member name="int_en" description="Total interrupt enable for the CIPHER module." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:16" property="-"/>
				<Member name="ch7_ibuf_en" description="Input queue data interrupt enable for channel 7." range="15" property="RW"/>
				<Member name="ch6_ibuf_en" description="Input queue data interrupt enable for channel 6." range="14" property="RW"/>
				<Member name="ch5_ibuf_en" description="Input queue data interrupt enable for channel 5." range="13" property="RW"/>
				<Member name="ch4_ibuf_en" description="Input queue data interrupt enable for channel 4." range="12" property="RW"/>
				<Member name="ch3_ibuf_en" description="Input queue data interrupt enable for channel 3." range="11" property="RW"/>
				<Member name="ch2_ibuf_en" description="Input queue data interrupt enable for channel 2." range="10" property="RW"/>
				<Member name="ch1_ibuf_en" description="Input queue data interrupt enable for channel 1." range="9" property="RW"/>
				<Member name="ch0_ibuf_en" description="Data processing complete interrupt enable for channel 0." range="8" property="RW"/>
				<Member name="ch7_obuf_en" description="Output queue data interrupt enable for channel 7." range="7" property="RW"/>
				<Member name="ch6_obuf_en" description="Output queue data interrupt enable for channel 6." range="6" property="RW"/>
				<Member name="ch5_obuf_en" description="Output queue data interrupt enable for channel 5." range="5" property="RW"/>
				<Member name="ch4_obuf_en" description="Output queue data interrupt enable for channel 4." range="4" property="RW"/>
				<Member name="ch3_obuf_en" description="Output queue data interrupt enable for channel 3." range="3" property="RW"/>
				<Member name="ch2_obuf_en" description="Output queue data interrupt enable for channel 2." range="2" property="RW"/>
				<Member name="ch1_obuf_en" description="Output queue data interrupt enable for channel 1." range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW" description="INT_RAW is a raw interrupt status register." value="0x00000000" startoffset="0x1408">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ch7_ibuf_raw" description="Raw input queue data interrupt for channel 7." range="15" property="RWC"/>
				<Member name="ch6_ibuf_raw" description="Raw input queue data interrupt for channel 6." range="14" property="RWC"/>
				<Member name="ch5_ibuf_raw" description="Raw input queue data interrupt for channel 5." range="13" property="RWC"/>
				<Member name="ch4_ibuf_raw" description="Raw input queue data interrupt for channel 4." range="12" property="RWC"/>
				<Member name="ch3_ibuf_raw" description="Raw input queue data interrupt for channel 3." range="11" property="RWC"/>
				<Member name="ch2_ibuf_raw" description="Raw input queue data interrupt for channel 2." range="10" property="RWC"/>
				<Member name="ch1_ibuf_raw" description="Raw input queue data interrupt for channel 1." range="9" property="RWC"/>
				<Member name="ch0_ibuf_raw" description="Raw data processing complete interrupt for channel 0." range="8" property="RWC"/>
				<Member name="ch7_obuf_raw" description="Raw output queue data interrupt for channel 7." range="7" property="RWC"/>
				<Member name="ch6_obuf_raw" description="Raw output queue data interrupt for channel 6." range="6" property="RWC"/>
				<Member name="ch5_obuf_raw" description="Raw output queue data interrupt for channel 5." range="5" property="RWC"/>
				<Member name="ch4_obuf_raw" description="Raw output queue data interrupt for channel 4." range="4" property="RWC"/>
				<Member name="ch3_obuf_raw" description="Raw output queue data interrupt for channel 3." range="3" property="RWC"/>
				<Member name="ch2_obuf_raw" description="Raw output queue data interrupt for channel 2." range="2" property="RWC"/>
				<Member name="ch1_obuf_raw" description="Raw output queue data interrupt for channel 1." range="1" property="RWC"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x1408"/>
			</RegisterGroup>
			<RegisterGroup name="RST_STATUS" description="RST_STATUS is a reset status indicator register." value="0x00000000" startoffset="0x140C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="rst_status" description="Reset status indicator of the CIPHER module.&lt;br&gt;0: The CIPHER module is being reset.&lt;br&gt;1: The CIPHER module is working properly." range="0" property="RO"/>
				<Register offset="0x140C"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CFG" description="CHAN0_CFG is channel 0 configuration register." value="0x00000000" startoffset="0x1410">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="ch0_busy" description="Status signal of channel 0." range="1" property="RO"/>
				<Member name="ch0_start" description="Encryption/decryption start signal of channel 0." range="0" property="RW"/>
				<Register offset="0x1410"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20030000"/>
			<RegisterGroup name="PERI_CRG0" description="PERI_CRG0 is APLL configuration register 0." value="0x11000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="apll_bypass" description="APLL clock frequency-division bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="apll_postdiv2" description="Level-2 output divider of the APLL." range="29:27" property="RW"/>
				<Member name="apll_postdiv1" description="Level-1 output divider of the APLL." range="26:24" property="RW"/>
				<Member name="apll_frac" description="Decimal divider of the APLL." range="23:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG1" description="PERI_CRG1 is APLL configuration register 1." value="0x007C309B" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="apll_dacpd" description="APLL test signal control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="23" property="RW"/>
				<Member name="apll_dsmpd" description="APLL decimal frequency-division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integer frequency-division mode" range="22" property="RW"/>
				<Member name="apll_pd" description="APLL power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="apll_foutvcopd" description="Power down control for the APLL VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="apll_postdivpd" description="Power down control for the APLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="apll_fout4phasepd" description="Power down control for the APLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="apll_refdiv" description="Divider of the APLL reference clock." range="17:12" property="RW"/>
				<Member name="apll_fbdiv" description="Integral multiplier of the APLL." range="11:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG2" description="PERI_CRG2 is VPLL0 configuration register 0." value="0x12000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="vpll0_bypass" description="VPLL0 clock frequency-division bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="vpll0_postdiv2" description="Level-2 output divider of VPLL0." range="29:27" property="RW"/>
				<Member name="vpll0_postdiv1" description="Level-1 output divider of VPLL0." range="26:24" property="RW"/>
				<Member name="vpll0_frac" description="Decimal divider of VPLL0." range="23:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG3" description="PERI_CRG3 is VPLL0 configuration register 1." value="0x007C2063" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="vpll0_dacpd" description="VPLL0 test signal control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="23" property="RW"/>
				<Member name="vpll0_dsmpd" description="VPLL0 decimal frequency-division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integer frequency-division mode" range="22" property="RW"/>
				<Member name="vpll0_pd" description="VPLL0 power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="vpll0_foutvcopd" description="Power down control for the VPLL0 VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="vpll0_postdivpd" description="Power down control for the VPLL0 POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="vpll0_fout4phasepd" description="Power down control for the VPLL0 FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="vpll0_refdiv" description="Divider of the VPLL0 reference clock." range="17:12" property="RW"/>
				<Member name="vpll0_fbdiv" description="Integral multiplier of VPLL0." range="11:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG8" description="PERI_CRG8 is EPLL configuration register 0." value="0x1B000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="epll_bypass" description="EPLL clock frequency-division bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="epll_postdiv2" description="Level-2 output divider of the EPLL." range="29:27" property="RW"/>
				<Member name="epll_postdiv1" description="Level-1 output divider of the EPLL." range="26:24" property="RW"/>
				<Member name="epll_frac" description="Decimal divider of the EPLL." range="23:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG9" description="PERI_CRG9 is EPLL configuration register 1." value="0x007C40E1" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="epll_dacpd" description="EPLL test signal control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="23" property="RW"/>
				<Member name="epll_dsmpd" description="EPLL decimal frequency-division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integer frequency-division mode" range="22" property="RW"/>
				<Member name="epll_pd" description="EPLL power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="epll_foutvcopd" description="Power down control for the EPLLVCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="epll_postdivpd" description="Power down control for the EPLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="epll_fout4phasepd" description="Power down control for the EPLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="epll_refdiv" description="Divider of the EPLL reference clock." range="17:12" property="RW"/>
				<Member name="epll_fbdiv" description="Integral multiplier of the EPLL." range="11:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG10" description="PERI_CRG10 is an A9 frequency mode and reset configuration register." value="0x00000010" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="cs_srst_req" description="Chip select (CS) soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="11" property="RW"/>
				<Member name="cluster_scu_srst_req" description="Snoop control unit (SCU) soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="cluster_peri_srst_req" description="Peripheral (PERI) soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="reserved" description="Reserved." range="8" property="RO"/>
				<Member name="sc_wd_srst_req" description="WDG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="cluster_dbg_srst_req" description="DBG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="cpu_srst_req" description="CPU soft reset request. This bit is valid only in slave loading mode.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="RO"/>
				<Member name="freqmode_a9_sys" description="Frequency reduction configuration of the A9 clock.&lt;br&gt;By masking the A9 clock pulse, the A9 frequency can be reduced and the ration of the A9 frequency to the AXI frequency can be adjusted.&lt;br&gt;11: A9:AXI = 1:1&lt;br&gt;Other values: A9:AXI = 2:1" range="3:2" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG11" description="PERI_CRG11 is VICAP clock and reset configuration register." value="0x00200000" startoffset="0x002C">
				<Member name="vich0_divsel" description="VI ch0 clock select.&lt;br&gt;00: div2&lt;br&gt;01: div4&lt;br&gt;10: div1&lt;br&gt;11: reserved" range="31:30" property="RW"/>
				<Member name="vich1_divsel" description="VI ch1 clock select.&lt;br&gt;00: div2&lt;br&gt;01: div4&lt;br&gt;1X: reserved" range="29:28" property="RW"/>
				<Member name="vich4_divsel" description="VI ch4 clock select.&lt;br&gt;00: div2&lt;br&gt;01: div4&lt;br&gt;10: div1&lt;br&gt;11: reserved" range="27:26" property="RW"/>
				<Member name="vich5_divsel" description="VI ch5 clock select.&lt;br&gt;00: div2&lt;br&gt;01: div4&lt;br&gt;1X: reserved" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RO"/>
				<Member name="vi_selftest" description="VICAP selftest mode.&lt;br&gt;0: normal mode. The I/O input clock is selected.&lt;br&gt;1: self test mode. The on-chip 24 MHz test clock is selected." range="22" property="RW"/>
				<Member name="vi1_sc_sel" description="VI port1 clock source select.&lt;br&gt;0: VI0 pad input clock&lt;br&gt;1: VI1 pad input clock" range="21" property="RW"/>
				<Member name="vi0_sc_sel" description="VI port0 clock source select.&lt;br&gt;0: VI0 pad input clock&lt;br&gt;1: VI1 pad input clock" range="20" property="RW"/>
				<Member name="vi_adc_cksel" description="Frequency of the off-chip VICAP ADC clock.&lt;br&gt;00: 54 MHz&lt;br&gt;01: 27 MHz&lt;br&gt;1X: 24 MHz" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved" range="17:16" property="RO"/>
				<Member name="vi_cken_ch" description="VI channel n clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Bit 15 corresponds to VI channel 7, and bit 8 corresponds to VI channel 0." range="15:8" property="RW"/>
				<Member name="vi0_rst_req" description="VI0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="vi1_rst_req" description="VI1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:4" property="RO"/>
				<Member name="vi0_pctrl" description="VI0 input associated clock phase control.&lt;br&gt;0: normal phase clock&lt;br&gt;1: reverse phase clock" range="2" property="RW"/>
				<Member name="vi1_pctrl" description="VI1 input associated clock phase control.&lt;br&gt;0: normal phase clock&lt;br&gt;1: reverse phase clock" range="2" property="RW"/>
				<Member name="vi_hcken" description="VI bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vi_hrst_req" description="Soft reset request of the VIU bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG13" description="PERI_CRG13 is VOU clock and reset control register." value="0x00000037" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="vou_sd1_cken" description="VOU SD1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="vou_sd0_cken" description="VOU SD0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="vou_hd_cken" description="VOU HD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="vou_hcken" description="VOU bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="sddac_cken" description="SD DAC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="hddac_cken" description="HD DAC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:3" property="RO"/>
				<Member name="vo_sd_srst_req" description="VO SD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="vo_hd_srst_req" description="VO HD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="vo_hrst_req" description="VOU bus soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG14" description="PERI_CRG14 is PWM clock and reset control register." value="0x00000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="pwm_cksel" description="PWM clock select.&lt;br&gt;0: 3 MHz&lt;br&gt;1: 24 MHz" range="2" property="RW"/>
				<Member name="pwm_cken" description="PWM clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="pwm_srst_req" description="PWM soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG15" description="PERI_CRG15 is an HDMI clock and reset control register." value="0x00000001" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="hdmi_cec_clk_sel" description="HDMI CEC CLK clock select.&lt;br&gt;0: XTAL div12 clock&lt;br&gt;1: 2.04 MHz clock generated by dividing the PLL clock" range="6" property="RW"/>
				<Member name="hdmi_asclk_sel" description="HDMI ASCLK clock select.&lt;br&gt;0: HDMI PHY clock&lt;br&gt;1: PLL clock" range="5" property="RW"/>
				<Member name="hdmi_osclk_sel" description="HDMI OSCLK clock select.&lt;br&gt;0: HDMI PHY clock&lt;br&gt;1: PLL clock" range="4" property="RW"/>
				<Member name="hdmi_idcken" description="HDMI pixel clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="hdmi_hcken" description="HDMI bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="hdmi_srst_req" description="HDMI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG16" description="PERI_CRG16 is a VEDU clock and soft reset control register." value="0x00000C03" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="sed_cken" description="SED clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="sed_srst_req" description="SED soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="veduclk_loaden" description="VEDU clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to veduclk_loaden.&lt;br&gt;3 Write 1 to veduclk_loaden." range="9" property="RW"/>
				<Member name="veduclk_skipcfg" description="VEDU clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat VEDU clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="vedu0_cken" description="VEDU clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vedu_srst_req" description="VEDU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG18" description="PERI_CRG18 is a VPSS clock and reset control register." value="0x00000003" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="vpsclk_loaden" description="VPSS clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to vpsclk_loaden.&lt;br&gt;3 Write 1 to vpsclk_loaden." range="9" property="RW"/>
				<Member name="vpsclk_skipcfg" description="VPSS clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat VPSS clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="vps_cken" description="VPSS clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vps_srst_req" description="VPSS soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG22" description="PERI_CRG22 is a TDE clock and soft reset control register." value="0x00000003" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="tde_cken" description="TDE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="PERI_CRG24 is a JPGE clock and soft reset control register." value="0x00000003" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="jpgeclk_loaden" description="JPGE clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to jpgeclk_loaden.&lt;br&gt;3 Write 1 to jpgeclk_loaden." range="9" property="RW"/>
				<Member name="jpgeclk_skipcfg" description="JPGE clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat JPGE clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="jpge_cken" description="JPGE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="jpge_srst_req" description="JPGE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="PERI_CRG25 is a JPGD clock and soft reset control register." value="0x00000003" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="jpgdclk_loaden" description="JPGD clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to jpgdclk_loaden.&lt;br&gt;3 Write 1 to jpgdclk_loaden." range="9" property="RW"/>
				<Member name="jpgdclk_skipcfg" description="JPGD clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat JPGD clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="jpgd_cken" description="JPGD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="jpgd_srst_req" description="JPGD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="PERI_CRG26 is an MDU clock and soft reset control register." value="0x00000003" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="mduclk_loaden" description="MDU clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to mduclk_loaden.&lt;br&gt;3 Write 1 to mduclk_loaden." range="9" property="RW"/>
				<Member name="mduclk_skipcfg" description="MDU clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat MDU clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="mdu_cken" description="MDU clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mdu_srst_req" description="MDU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="PERI_CRG27 is a VAPU clock and soft reset control register." value="0x00000003" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="vapuclk_loaden" description="VAPU clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to vapuclk_loaden.&lt;br&gt;3 Write 1 to vapuclk_loaden." range="9" property="RW"/>
				<Member name="vapuclk_skipcfg" description="VAPU clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat VAPU clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="vapu_cken" description="VAPU clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vapu_srst_req" description="VAPU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="PERI_CRG28 is a VOIE clock and soft reset control register." value="0x00000000" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="voie_cken" description="VOIE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="voie_srst_req" description="Reserved." range="0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG29" description="PERI_CRG29 is a VCMP clock and soft reset control register." value="0x00000000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="vcmp_cken" description="VCMP clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vcmp_srst_req" description="VCMP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="PERI_CRG31 is a CIPHER clock and soft reset control register." value="0x00000000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="cipher_cken" description="CIPHER clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="cipher_srst_req" description="CIPHER soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG32" description="PERI_CRG32 is AIP MCLK control register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:25" property="RO"/>
				<Member name="aip_clk_sel" description="AIP BCLK/FSCLK clock select.&lt;br&gt;0: The AOP0 BCLK/FSCLK configuration is shared.&lt;br&gt;1: The AOP0 BCLK/FSCLK configuration is not shared." range="24" property="RW"/>
				<Member name="aip_ckcfg" description="Division clock of AIP MCLK. The configured value is calculated as follows: (MCLK/Frequency of the AIO clock source) x 2^27. The clock source frequency is 675 MHz, and the maximum value of the MCLK is 62.5 MHz." range="23:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="PERI_CRG33 is AOP0 MCLK control register." value="0x00000000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="aop0_ckcfg" description="Division clock of AOP0 MCLK. The configured value is calculated as follows: (MCLK/Frequency of the AOP0 clock source) x 2^27. The clock source frequency is 675 MHz, and the maximum value of the MCLK is 62.5 MHz." range="23:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="PERI_CRG34 is AOP1 MCLK control register." value="0x00000000" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="aop1_ckcfg" description="Division clock of AOP1 MCLK. The configured value is calculated as follows: (MCLK/Frequency of the AIO clock source) x 2^27. The clock source frequency is 675 MHz, and the maximum value of the MCLK is 62.5 MHz." range="23:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG35" description="PERI_CRG35 is AIO bus clock and soft reset control register." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="aio_hcken" description="AIO bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aio_hrst_req" description="AIO bus soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG36" description="PERI_CRG36 is AIP clock and soft reset control register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="aip_fsclk_div" description="Division relationship between the bit clock BCLK and sampling clock FS of AIP.&lt;br&gt;000: The FS is generated by dividing the BCLK by 16.&lt;br&gt;001: The FS is generated by dividing the BCLK by 32.&lt;br&gt;010: The FS is generated by dividing the BCLK by 48.&lt;br&gt;011: The FS is generated by dividing the BCLK by 64.&lt;br&gt;100: The FS is generated by dividing the BCLK by 128.&lt;br&gt;101: The FS is generated by dividing the BCLK by 256.&lt;br&gt;Other values: The FS is generated by dividing the BCLK by 8." range="15:12" property="RW"/>
				<Member name="aip_bclk_div" description="Division relationship between the main clock MCLK and bit clock BCLK of AIP.&lt;br&gt;0000: The BCLK is generated by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is generated by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is generated by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is generated by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is generated by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is generated by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is generated by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is generated by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is generated by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is generated by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is generated by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is generated by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is generated by dividing the MCLK by 8." range="11:8" property="RW"/>
				<Member name="aip_bclkout_pctrl" description="Reserved." range="7:5" property="RO"/>
				<Member name="aip_bclk_pctrl" description="AIP BCLK select.&lt;br&gt;0: external BCLK of the Hi3520D&lt;br&gt;1: internal BCLK of the Hi3520D" range="4" property="RW"/>
				<Member name="aip_cken" description="Polarity of AIP BCLK output.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="3" property="RW"/>
				<Member name="aip_srst_req" description="AIP BCLK polarity.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="2" property="RW"/>
				<Member name="aip_fsclk_div" description="AIP clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aip_bclk_div" description="AIP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG37" description="PERI_CRG37 is AOP0 clock and soft reset control register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="aop0_fsclk_div" description="Division relationship between the bit clock BCLK and sampling clock FS of AOP0.&lt;br&gt;000: The FS is generated by dividing the BCLK by 16.&lt;br&gt;001: The FS is generated by dividing the BCLK by 32.&lt;br&gt;010: The FS is generated by dividing the BCLK by 48.&lt;br&gt;011: The FS is generated by dividing the BCLK by 64.&lt;br&gt;100: The FS is generated by dividing the BCLK by 128.&lt;br&gt;101: The FS is generated by dividing the BCLK by 256.&lt;br&gt;Other values: The FS is generated by dividing the BCLK by 8." range="14:12" property="RW"/>
				<Member name="aop0_bclk_div" description="Division relationship between the main clock MCLK and bit clock BCLK of AOP0.&lt;br&gt;0000: The BCLK is generated by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is generated by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is generated by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is generated by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is generated by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is generated by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is generated by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is generated by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is generated by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is generated by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is generated by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is generated by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is generated by dividing the MCLK by 8." range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RO"/>
				<Member name="aop0_bclk_sel" description="AOP0 BCLK select.&lt;br&gt;0: external BCLK of the Hi3520D&lt;br&gt;1: internal BCLK of the Hi3520D" range="4" property="RW"/>
				<Member name="aop0_bclkout_pctrl" description="Polarity of AOP0 BCLK output.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="3" property="RW"/>
				<Member name="aop0_bclk_pctrl" description="AOP0 BCLK polarity.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="2" property="RW"/>
				<Member name="aop0_cken" description="AOP0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aop0_srst_req" description="AOP0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG38" description="PERI_CRG38 is AOP1 clock and soft reset control register." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="aop1_fsclk_div" description="Division relationship between the bit clock BCLK and sampling clock FS of AOP1.&lt;br&gt;000: The FS is generated by dividing the BCLK by 16.&lt;br&gt;001: The FS is generated by dividing the BCLK by 32.&lt;br&gt;010: The FS is generated by dividing the BCLK by 48.&lt;br&gt;011: The FS is generated by dividing the BCLK by 64.&lt;br&gt;100: The FS is generated by dividing the BCLK by 128.&lt;br&gt;101: The FS is generated by dividing the BCLK by 256.&lt;br&gt;Other values: The FS is generated by dividing the BCLK by 8." range="14:12" property="RW"/>
				<Member name="aop1_bclk_div" description="Division relationship between the main clock MCLK and bit clock BCLK of AOP1.&lt;br&gt;0000: The BCLK is generated by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is generated by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is generated by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is generated by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is generated by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is generated by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is generated by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is generated by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is generated by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is generated by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is generated by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is generated by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is generated by dividing the MCLK by 8." range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RO"/>
				<Member name="aop1_bclk_sel" description="AOP1 BCLK select.&lt;br&gt;0: external BCLK of the Hi3520D&lt;br&gt;1: internal BCLK of the Hi3520D" range="4" property="RW"/>
				<Member name="aop1_bclkout_pctrl" description="Polarity of AOP1 BCLK output.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="3" property="RW"/>
				<Member name="aop1_bclk_pctrl" description="AOP1 BCLK polarity.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="2" property="RW"/>
				<Member name="aop1_cken" description="AOP1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aop1_srst_req" description="AOP1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG45" description="PERI_CRG45 is a SATA clock and soft reset control register." value="0x00000000" startoffset="0x00B4">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cko_alive_cksel" description="SATA Ctrl cko_alive source clock select.&lt;br&gt;0: internal 50 MHz CRG clock&lt;br&gt;1: cko_alive clock of the SATA PHY" range="12" property="RW"/>
				<Member name="sata_clk_sel" description="SATA PHY reference clock select.&lt;br&gt;0: 150 MHz clock&lt;br&gt;1: 50 MHz clock" range="11" property="RW"/>
				<Member name="sata_cken" description="Status of the SATA PHY and bus clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="sata0_cken" description="Status of the SATA controller port0 clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="sata1_cken" description="Status of the SATA controller port1 clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="rst_alive_s" description="Soft reset control for the alive clock domain of the SATA controller.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="rst_rx1_s" description="Soft reset control for the clock domain of SATA controller rx1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="rst_rx0_s" description="Soft reset control for the clock domain of SATA controller rx0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="rst_tx1_s" description="Soft reset control for the clock domain of SATA controller tx1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="rst_tx0_s" description="Soft reset control for the clock domain of SATA controller tx0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="rst_sata_s" description="Soft reset control for the SATA controller interface.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="hrst_sata_s" description="Soft reset control for the SATA controller bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="rst_sataphy_s" description="Soft reset control for the SATA PHY.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="PERI_CRG46 is a USB clock and soft reset control register." value="0x000000FF" startoffset="0x00B8">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="usb_cken" description="USB PHY reference clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="usb_ctrl_utmi1_req" description="Soft reset request of USB controller port1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="usb_ctrl_utmi0_req" description="Soft reset request of USB controller port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="usb_ctrl_hub_req" description="Soft reset request of the USB controller hub.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="usbphy_port1_treq" description="Soft reset request of USB PHY port1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="usbphy_port0_treq" description="Soft reset request of USB PHY port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="usbphy_req" description="Soft reset request of the USB PHY.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="usb_ahb_srst_req" description="Soft reset request of the USB controller bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="PERI_CRG48 is an SFC clock and soft reset control register." value="0x00000002" startoffset="0x00C0">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="sfc_cksel" description="SFC2X clock source select.&lt;br&gt;x0: 24 MHz clock&lt;br&gt;01: 75 MHz clock&lt;br&gt;11: 112.5 MHz clock" range="3:2" property="RW"/>
				<Member name="sfc_cken" description="SFC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sfc_srst_req" description="SFC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="PERI_CRG51 is ETH interface clock and soft reset control register." value="0x00000002" startoffset="0x00CC">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="eth_rmiick_sel" description="ETH RMII clock source select.&lt;br&gt;1: PAD input clock&lt;br&gt;0: internal CRG clock" range="4" property="RW"/>
				<Member name="mii_rmii_mode" description="ETH mode.&lt;br&gt;0: MII mode&lt;br&gt;1: RMII mode" range="3" property="RW"/>
				<Member name="fephy_srst_req" description="FE PHY soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset&lt;br&gt;注意：FEPHY的复位保持时间要求&gt;10ms，需软件保证。" range="2" property="RW"/>
				<Member name="eth_cken" description="ETH clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hrst_eth_s" description="ETH soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG53" description="PERI_CRG53 is SCD clock and soft reset control register." value="0x00000000" startoffset="0x00D4">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="scd_cken" description="SCD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="scd_srst_req" description="SCD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG54" description="PERI_CRG54 is an eFUSE and DDRTEST clock and soft reset control register." value="0x00000002" startoffset="0x00D8">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="ddrtest_cken" description="DDRTEST clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="ddrtest_srst_req" description="DDRTEST soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="efuse_cken" description="eFUSE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="efuse_srst_req" description="eFUSE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG57" description="PERI_CRG57 is a soft reset control register for other CRG interface modules." value="0x0007F000" startoffset="0x00E4">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="test_clk_sel" description="Test clock group select.&lt;br&gt;0: test clock group 1 (USB and PCLK)&lt;br&gt;1: test clock group 2 (HDMI)" range="19" property="RW"/>
				<Member name="uart3_cken" description="UART3 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="uart2_cken" description="UART2 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="uart1_cken" description="UART1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="uart0_cken" description="UART0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="uart_cksel" description="UART clock select.&lt;br&gt;0: 2 MHz clock&lt;br&gt;1: APB clock" range="14" property="RW"/>
				<Member name="ssp_cken" description="SSP clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="ir_cken" description="IR clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="uart3_srst_req" description="UART3 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="uart2_srst_req" description="UART2 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="uart1_srst_req" description="UART1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="uart0_srst_req" description="UART0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="RO"/>
				<Member name="ssp_srst_req" description="SSP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="ir_srst_req" description="IR soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="rtc_srst_req" description="RTC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="i2c_srst_req" description="I2C soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="test_clk_en" description="Test clock enable.&lt;br&gt;0: All test clocks are disabled.&lt;br&gt;1: All test clocks are enabled." range="0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG58" description="PERI_CRG58 is a CRG status register." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="epll_lock" description="EPLL lock status.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="2" property="RO"/>
				<Member name="vpll0_lock" description="VPLL0 lock status.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="1" property="RO"/>
				<Member name="apll_lock" description="APLL lock status.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG61" description="PERI_CRG61 is a speed monitor control register." value="0x00000000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="osc_en" description="Speed monitor enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="osc_mode" description="Speed monitor mode.&lt;br&gt;0: 150-step level&lt;br&gt;1: 200-step level" range="1" property="RW"/>
				<Member name="osc_clk_en" description="Speed monitor clock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG62" description="PERI_CRG62 is speed monitor status register 1." value="0x00000000" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="osc_valid" description="Status of the SpeedMonitor.&lt;br&gt;0: invalid;&lt;br&gt;1: valid." range="9" property="RO"/>
				<Member name="osc_value" description="Value of the SpeedMonitor." range="8:0" property="RO"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="RTC APB" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20060000"/>
			<RegisterGroup name="SPI_CLK_DIV" description="SPI_CLK_DIV is the SPI clock ratio register." value="0x0000003B" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="spi_clk_div" description="SPI clock ratio. The SPI clock frequency cannot be higher than 20 MHz. The value 12 MHz is recommended.&lt;br&gt;The field value ranges from 1 to 255. The value of spi_clk_div is used to define the SPI RX and RX bit rates. The formula is as follows: FSPICLK = FAPBCLK/(2 x (spi_clk_div + 1))FAPBCLK is the APB clock frequency. If the APB clock is 120 MHz and the expected SPI clock is 12 MHz, the configured value of spi_clk_div is calculated as follows: (120/12)/2 –1 = 4" range="7:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SPI_RW" description="SPI_RW is the SPI read/write register." value="0x00000000" startoffset="0x0004">
				<Member name="spi_busy" description="SPI read/write status indicator.&lt;br&gt;0: The SPI is idle, and a new read/write operation can be initiated over the SPI.&lt;br&gt;1: A read/write operation is being performed over the SPI, and no new operation is allowed." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:25" property="-"/>
				<Member name="spi_start" description="SPI read/write start. Writing 1 automatically clears this field. Writing has no effect when spi_busy is 1. That is, no new SPI operation is started before the previous read/write operation is complete. If a start request is sent, hardware ignores this request." range="24" property="W1_PULSE"/>
				<Member name="spi_rw" description="SPI operation type.&lt;br&gt;0: write&lt;br&gt;1: read" range="23" property="RW"/>
				<Member name="spi_add" description="SPI operation address.&lt;br&gt;The address range is 0–127." range="22:16" property="RW"/>
				<Member name="spi_rdata" description="Data read from the SPI." range="15:8" property="RO"/>
				<Member name="spi_wdata" description="Data to be written to the SPI." range="7:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="CONVER_T" description="CONVER_T is the temperature sensor measurement control register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="conver_t" description="Temperature sensor measurement start. This field must be set to 1.&lt;br&gt;1: starts. Hardware automatically sets this field to 0 when the interrupt is cleared." range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="CRC_EN" description="CRC_EN is the temperature sensor measurement CRC check enable register." value="0x00000000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="crc_en" description="Temperature sensor measurement CRC check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="INT_MASK is the temperature sensor measurement interrupt mask register." value="0x00000000" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="int_mask" description="Temperature sensor measurement interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="INT_CLEAR" description="INT_CLEAR is the temperature sensor measurement interrupt clear register." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="int_clear" description="Temperature sensor measurement interrupt clear.&lt;br&gt;Writing 1 clears the interrupt. Hardware automatically sets this field to 0 after the interrupt is cleared." range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="BUSY" description="BUSY is the temperature sensor measurement status register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="busy" description="Temperature sensor measurement status.&lt;br&gt;0: ready&lt;br&gt;1: busy" range="0" property="RO"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW" description="INT_RAW is the raw temperature sensor measurement interrupt status register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="int_err" description="Error interrupt." range="1" property="RO"/>
				<Member name="get_tmprt_int" description="Temperature measurement completion interrupt." range="0" property="RO"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TCAP" description="INT_TCAP is the temperature sensor measurement interrupt status register." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="int_tcap" description="Masked interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="T_VALUE" description="T_VALUE is the temperature sensor measurement value register." value="0x00000000" startoffset="0x009C">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="t_value" description="Temperature measured by the sensor." range="11:0" property="RO"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_NUM" description="FILTER_NUM is the filter glitch width configuration register." value="0x00000000" startoffset="0x00A0">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="filter_num" description="Filter glitch width for inputs. The glitch with the width of (N + 1) APB clocks is filtered." range="3:0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_10MS_COUNT" description="RTC_10MS_COUNT is the count value register for the RTC 10 ms counter." value="0x00" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="rtc_10ms_count" description="RTC 10 ms counter value. It indicates the currently counted time. Its unit is 10 ms.&lt;br&gt;The value range is 0–99." range="6:0" property="RO"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_S_COUNT" description="RTC_S_COUNT is the count value register for the RTC second counter." value="0x00" startoffset="0x01">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="rtc_s_count" description="RTC second counter value. It indicates the currently counted seconds.&lt;br&gt;The value range is 0–59." range="5:0" property="RO"/>
				<Register offset="0x01"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_M_COUNT" description="RTC_M_COUNT is the count value register for the RTC minute counter." value="0x00" startoffset="0x02">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="rtc_m_count" description="RTC minute counter value. It indicates the currently counted minutes. The value range is 0–59." range="5:0" property="RO"/>
				<Register offset="0x02"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_H_COUNT" description="RTC_H_COUNT is the count value register for the RTC hour counter." value="0x00" startoffset="0x03">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="rtc_h_count" description="RTC hour counter value. It indicates the currently counted hours.&lt;br&gt;The value range is 0–23." range="4:0" property="RO"/>
				<Register offset="0x03"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_D_COUNT_L" description="RTC_D_COUNT_L is the lower-8-bit count value register for the RTC day counter." value="0x00" startoffset="0x04">
				<Member name="rtc_d_count_l" description="Lower eight bits of the RTC day counter value. This field works with RTC_D_COUNT_H to indicate the currently counted days.&lt;br&gt;The day range is 0–65535." range="7:0" property="RO"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_D_COUNT_H" description="RTC_D_COUNT_H is the upper-8-bit count value register for the RTC day counter." value="0x00" startoffset="0x05">
				<Member name="rtc_d_count_h" description="Upper eight bits of the RTC day counter value. This field works with RTC_D_COUNT_L to indicate the currently counted day.&lt;br&gt;The day range is 0–65535." range="7:0" property="RO"/>
				<Register offset="0x05"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_10MS" description="RTC_MR_10MS is the match value register for the RTC 10 ms counter." value="0x7F" startoffset="0x06">
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="rtc_mr_10ms" description="Match value of the RTC 10 ms counter.&lt;br&gt;The value range is 0–99." range="6:0" property="RW"/>
				<Register offset="0x06"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_S" description="RTC_MR_S is the match value register for the RTC second counter." value="0x3F" startoffset="0x07">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_mr_s" description="Match value of the RTC second counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x07"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_M" description="RTC_MR_M is the match value register for the RTC minute counter." value="0x3F" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_mr_m" description="Match value of the RTC minute counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_H" description="RTC_MR_H is the match value register for the RTC hour counter." value="0x1F" startoffset="0x09">
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="rtc_mr_h" description="Match value of the RTC hour counter.&lt;br&gt;The value range is 0–23." range="4:0" property="RW"/>
				<Register offset="0x09"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_D_L" description="RTC_MR_D_L is the lower-8-bit match value register for the RTC day counter." value="0xFF" startoffset="0x0A">
				<Member name="rtc_mr_d_l" description="Lower eight bits of the match value of the RTC day counter. This field works with RTC_MR_D_H to indicate the matched day.&lt;br&gt;The day range is 0–65535." range="7:0" property="RW"/>
				<Register offset="0x0A"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_D_H" description="RTC_MR_D_H is the upper-8-bit match value register for the RTC day counter." value="0xFF" startoffset="0x0B">
				<Member name="rtc_mr_d_h" description="Upper eight bits of the match value of the RTC day counter. This field works with RTC_MR_D_L to indicate the matched day.&lt;br&gt;The day range is 0–65535." range="7:0" property="RW"/>
				<Register offset="0x0B"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_10MS" description="RTC_LR_10MS is the configured value register for the RTC 10 ms counter." value="0x00" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="rtc_lr_10ms" description="Configured value of the RTC 10 ms counter.&lt;br&gt;The value range is 0–99." range="6:0" property="RW"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_S" description="RTC_LR_S is the configured value register for the RTC second counter." value="0x00" startoffset="0x0D">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_lr_s" description="Configured value of the RTC second counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x0D"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_M" description="RTC_LR_M is the configured value register for the RTC minute counter." value="0x00" startoffset="0x0E">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_lr_m" description="Configured value of the RTC minute counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x0E"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_H" description="RTC_LR_H is the configured value register for the RTC hour counter." value="0x00" startoffset="0x0F">
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="rtc_lr_h" description="Configured value of the RTC hour counter.&lt;br&gt;The value range is 0–23." range="4:0" property="RW"/>
				<Register offset="0x0F"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_D_L" description="RTC_LR_D_L is the lower-8-bit configured value register for the RTC day counter." value="0x00" startoffset="0x10">
				<Member name="rtc_lr_d_l" description="Lower eight bits of the configured value of the RTC day counter. This field works with RTC_LR_D_H to indicate the configured day.&lt;br&gt;The day range is 0–255." range="7:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_D_H" description="RTC_LR_D_H is the upper-8-bit configured value register for the RTC day counter." value="0x00" startoffset="0x11">
				<Member name="rtc_lr_d_h" description="Upper eight bits of the configured value of the RTC day counter. This field works with RTC_LR_D_L to indicate the configured day.&lt;br&gt;The day range is 0–255." range="7:0" property="RW"/>
				<Register offset="0x11"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LORD" description="RTC_LORD is the RTC configured value loading enable register." value="0x00" startoffset="0x12">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_load" description="RTC configured value loading enable. When the field is enabled, the RTC configured value will be loaded to the RTC accumulator. If software writes 1 to load the configured value, hardware will automatically set this field to 0 after successful loading." range="0" property="RW"/>
				<Register offset="0x12"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_IMSC" description="RTC_IMSC is the RTC interrupt enable register." value="0x00" startoffset="0x13">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_imsc" description="RTC timing interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x13"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_INT_CLR" description="RTC_INT_CLR is the RTC interrupt clear register." value="0x00" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_int_clr" description="RTC timing interrupt clear. If software writes 1 to clear the interrupt, hardware will automatically set this field to 0 after the interrupt is successfully cleared." range="0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MSC_INT" description="RTC_MSC_INT is the RTC mask interrupt status register." value="0x00" startoffset="0x15">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="mask_int" description="Mask interrupt status." range="0" property="RO"/>
				<Register offset="0x15"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_RAW_INT" description="RTC_RAW_INT is the RTC raw interrupt status register." value="0x00" startoffset="0x16">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="raw_int" description="Raw interrupt status." range="0" property="RO"/>
				<Register offset="0x16"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_CLK" description="RTC_CLK is the RTC output clock select register." value="0x00" startoffset="0x17">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="clk_out_sel" description="Output test clock of the RTC.&lt;br&gt;00: output crystal oscillator clock&lt;br&gt;01: output corrected 100 Hz clock&lt;br&gt;1X: output 1 Hz clock" range="1:0" property="RW"/>
				<Register offset="0x17"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_POR_N" description="RTC_POR_N is the RTC reset control register." value="0x01" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_por_n" description="RTC reset. This field is automatically set to 1 after the RTC is successfully reset.&lt;br&gt;0: reset" range="0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_SAR_CTRL" description="RTC_SAR_CTRL is the RTC internal t_sensor control register." value="0x00" startoffset="0x1A">
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="sample_time" description="Temperature update period&lt;br&gt;00: 1 minute&lt;br&gt;01: 4 minutes&lt;br&gt;10: 8 minutes&lt;br&gt;11: 16 minutes" range="1:0" property="RW"/>
				<Register offset="0x1A"/>
			</RegisterGroup>
			<RegisterGroup name="TOT_OFFSET_L" description="TOT_OFFSET_L is the lower-8-bit corrected tot_offset register when the correctionalgorithm is used." value="0x00" startoffset="0x1C">
				<Member name="tot_offset_l" description="Corrected tot_offset by using the correction algorithm. The value is expressed by complement codes –256 to +255. That is, tot_offset is 1990 + (–256 to +255) in the correction algorithm. This field value is the lower seven bits of tot_offset." range="7:0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="TOT_OFFSET_H" description="TOT_OFFSET_H is the upper-1-bit corrected tot_offset register when the correctionalgorithm is used." value="0x00" startoffset="0x1D">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="tot_offset_h" description="Corrected tot_offset by using the correction algorithm. The value is expressed by complement codes –256 to +255. That is, tot_offset is 1990 + (–256 to +255) in the correction algorithm. This field value is the upper one bit of tot_offset." range="0" property="RW"/>
				<Register offset="0x1D"/>
			</RegisterGroup>
			<RegisterGroup name="TEMP_OFFSET" description="TEMP_OFFSET is the temperature code word offset register corresponding to the correctioninput LUT." value="0x00" startoffset="0x1E">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="temp_offset" description="Offset of the temperature code words that are input to the correction LUT. The value is expressed by the complement code and the value ranges from –32 to +31." range="5:0" property="RW"/>
				<Register offset="0x1E"/>
			</RegisterGroup>
			<RegisterGroup name="OUTSIDE_TEMP" description="OUTSIDE_TEMP is the external ambient temperature register." value="0x00" startoffset="0x1F">
				<Member name="outside_temp" description="Ambient temperature. The code word indicates –40°C to +140°C." range="7:0" property="RW"/>
				<Register offset="0x1F"/>
			</RegisterGroup>
			<RegisterGroup name="DIE_TEMP" description="DIE_TEMP is the RTC internal t_sensor temperature register." value="0x00" startoffset="0x20">
				<Member name="die_temp" description="Internal chip temperature provided by the t_sensor in the RTC. The code word indicates –40°C to +140°C." range="7:0" property="RO"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="TEMP_SEL" description="TEMP_SEL is the correction algorithm input temperature source select register." value="0x00" startoffset="0x21">
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="fix_mode" description="Correction algorithm input temperature source select. This field works with temp_sel.&lt;br&gt;For details, see descriptions of the temp_sel field." range="1" property="RW"/>
				<Member name="temp_sel" description="Correction algorithm input temperature source select. This field parameter works with fix_mode.&lt;br&gt;When the chip is powered on, the value meanings for {fix_mode, temp_sel} are as follows:&lt;br&gt;00: The correction circuit temperature is read from the DIE_TEMP register.&lt;br&gt;01: The correction circuit temperature is read from the OUTSIDE_TEMP register.&lt;br&gt;1X: The correction circuit temperature is read from the OUTSIDE_TEMP register.&lt;br&gt;When the chip is powered off, the value meanings for {fix_mode, temp_sel} are as follows:&lt;br&gt;0X: The correction circuit temperature is read from the DIE_TEMP register.&lt;br&gt;1X: The correction circuit temperature is read from the OUTSIDE_TEMP register." range="0" property="RW"/>
				<Register offset="0x21"/>
			</RegisterGroup>
			<RegisterGroup name="LUT1" description="LUT1 is the temperature correction algorithm LUT1 register." value="0xAC" startoffset="0x22">
				<Member name="lut1" description="Temperature correction algorithm LUT1." range="7:0" property="RW"/>
				<Register offset="0x22"/>
			</RegisterGroup>
			<RegisterGroup name="LUT2" description="LUT2 is the temperature correction algorithm LUT2 register." value="0xB4" startoffset="0x23">
				<Member name="lut2" description="Temperature correction algorithm LUT2." range="7:0" property="RW"/>
				<Register offset="0x23"/>
			</RegisterGroup>
			<RegisterGroup name="LUT3" description="LUT3 is the temperature correction algorithm LUT3 register." value="0xBB" startoffset="0x24">
				<Member name="lut3" description="Temperature correction algorithm LUT3." range="7:0" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LUT4" description="LUT4 is the temperature correction algorithm LUT4 register." value="0xC2" startoffset="0x25">
				<Member name="lut4" description="Temperature correction algorithm LUT4." range="7:0" property="RW"/>
				<Register offset="0x25"/>
			</RegisterGroup>
			<RegisterGroup name="LUT5" description="LUT5 is the temperature correction algorithm LUT5 register." value="0xC8" startoffset="0x26">
				<Member name="lut5" description="Temperature correction algorithm LUT5." range="7:0" property="RW"/>
				<Register offset="0x26"/>
			</RegisterGroup>
			<RegisterGroup name="LUT6" description="LUT6 is the temperature correction algorithm LUT6 register." value="0xCF" startoffset="0x27">
				<Member name="lut6" description="Temperature correction algorithm LUT6." range="7:0" property="RW"/>
				<Register offset="0x27"/>
			</RegisterGroup>
			<RegisterGroup name="LUT7" description="LUT7 is the temperature correction algorithm LUT7 register." value="0xD5" startoffset="0x28">
				<Member name="lut7" description="Temperature correction algorithm LUT7." range="7:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LUT8" description="LUT8 is the temperature correction algorithm LUT8 register." value="0xDC" startoffset="0x29">
				<Member name="lut8" description="Temperature correction algorithm LUT8." range="7:0" property="RW"/>
				<Register offset="0x29"/>
			</RegisterGroup>
			<RegisterGroup name="LUT9" description="LUT9 is the temperature correction algorithm LUT9 register." value="0xE2" startoffset="0x2A">
				<Member name="lut9" description="Temperature correction algorithm LUT9." range="7:0" property="RW"/>
				<Register offset="0x2A"/>
			</RegisterGroup>
			<RegisterGroup name="LUT10" description="LUT10 is the temperature correction algorithm LUT10 register." value="0xE8" startoffset="0x2B">
				<Member name="lut10" description="Temperature correction algorithm LUT10." range="7:0" property="RW"/>
				<Register offset="0x2B"/>
			</RegisterGroup>
			<RegisterGroup name="LUT11" description="LUT11 is the temperature correction algorithm LUT11 register." value="0xEE" startoffset="0x2C">
				<Member name="lut11" description="Temperature correction algorithm LUT11." range="7:0" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LUT12" description="LUT12 is the temperature correction algorithm LUT12 register." value="0xF3" startoffset="0x2D">
				<Member name="lut12" description="Temperature correction algorithm LUT12." range="7:0" property="RW"/>
				<Register offset="0x2D"/>
			</RegisterGroup>
			<RegisterGroup name="LUT13" description="LUT13 is the temperature correction algorithm LUT13 register." value="0xF9" startoffset="0x2E">
				<Member name="lut13" description="Temperature correction algorithm LUT13." range="7:0" property="RW"/>
				<Register offset="0x2E"/>
			</RegisterGroup>
			<RegisterGroup name="LUT14" description="LUT14 is the temperature correction algorithm LUT14 register." value="0xFE" startoffset="0x2F">
				<Member name="lut14" description="Temperature correction algorithm LUT14." range="7:0" property="RW"/>
				<Register offset="0x2F"/>
			</RegisterGroup>
			<RegisterGroup name="LUT15" description="LUT15 is the temperature correction algorithm LUT15 register." value="0x03" startoffset="0x30">
				<Member name="lut15" description="Temperature correction algorithm LUT15." range="7:0" property="RW"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="LUT16" description="LUT16 is the temperature correction algorithm LUT16 register." value="0x08" startoffset="0x31">
				<Member name="lut16" description="Temperature correction algorithm LUT16." range="7:0" property="RW"/>
				<Register offset="0x31"/>
			</RegisterGroup>
			<RegisterGroup name="LUT17" description="LUT17 is the temperature correction algorithm LUT17 register." value="0x0D" startoffset="0x32">
				<Member name="lut17" description="Temperature correction algorithm LUT17." range="7:0" property="RW"/>
				<Register offset="0x32"/>
			</RegisterGroup>
			<RegisterGroup name="LUT18" description="LUT18 is the temperature correction algorithm LUT18 register." value="0x12" startoffset="0x33">
				<Member name="lut18" description="Temperature correction algorithm LUT18." range="7:0" property="RW"/>
				<Register offset="0x33"/>
			</RegisterGroup>
			<RegisterGroup name="LUT19" description="LUT19 is the temperature correction algorithm LUT19 register." value="0x17" startoffset="0x34">
				<Member name="lut19" description="Temperature correction algorithm LUT19." range="7:0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="LUT20" description="LUT20 is the temperature correction algorithm LUT20 register." value="0x1B" startoffset="0x35">
				<Member name="lut20" description="Temperature correction algorithm LUT20." range="7:0" property="RW"/>
				<Register offset="0x35"/>
			</RegisterGroup>
			<RegisterGroup name="LUT21" description="LUT21 is the temperature correction algorithm LUT21 register." value="0x1F" startoffset="0x36">
				<Member name="lut21" description="Temperature correction algorithm LUT21." range="7:0" property="RW"/>
				<Register offset="0x36"/>
			</RegisterGroup>
			<RegisterGroup name="LUT22" description="LUT22 is the temperature correction algorithm LUT22 register." value="0x23" startoffset="0x37">
				<Member name="lut22" description="Temperature correction algorithm LUT22." range="7:0" property="RW"/>
				<Register offset="0x37"/>
			</RegisterGroup>
			<RegisterGroup name="LUT23" description="LUT23 is the temperature correction algorithm LUT23 register." value="0x27" startoffset="0x38">
				<Member name="lut23" description="Temperature correction algorithm LUT23." range="7:0" property="RW"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="LUT24" description="LUT24 is the temperature correction algorithm LUT24 register." value="0x2B" startoffset="0x39">
				<Member name="lut24" description="Temperature correction algorithm LUT24." range="7:0" property="RW"/>
				<Register offset="0x39"/>
			</RegisterGroup>
			<RegisterGroup name="LUT25" description="LUT25 is the temperature correction algorithm LUT25 register." value="0x2E" startoffset="0x3A">
				<Member name="lut25" description="Temperature correction algorithm LUT25." range="7:0" property="RW"/>
				<Register offset="0x3A"/>
			</RegisterGroup>
			<RegisterGroup name="LUT26" description="LUT26 is the temperature correction algorithm LUT26 register." value="0x32" startoffset="0x3B">
				<Member name="lut26" description="Temperature correction algorithm LUT26." range="7:0" property="RW"/>
				<Register offset="0x3B"/>
			</RegisterGroup>
			<RegisterGroup name="LUT27" description="LUT27 is the temperature correction algorithm LUT27 register." value="0x35" startoffset="0x3C">
				<Member name="lut27" description="Temperature correction algorithm LUT27." range="7:0" property="RW"/>
				<Register offset="0x3C"/>
			</RegisterGroup>
			<RegisterGroup name="LUT28" description="LUT28 is the temperature correction algorithm LUT28 register." value="0x38" startoffset="0x3D">
				<Member name="lut28" description="Temperature correction algorithm LUT28." range="7:0" property="RW"/>
				<Register offset="0x3D"/>
			</RegisterGroup>
			<RegisterGroup name="LUT29" description="LUT29 is the temperature correction algorithm LUT29 register." value="0x3B" startoffset="0x3E">
				<Member name="lut29" description="Temperature correction algorithm LUT29." range="7:0" property="RW"/>
				<Register offset="0x3E"/>
			</RegisterGroup>
			<RegisterGroup name="LUT30" description="LUT30 is the temperature correction algorithm LUT30 register." value="0x3E" startoffset="0x3F">
				<Member name="lut30" description="Temperature correction algorithm LUT30." range="7:0" property="RW"/>
				<Register offset="0x3F"/>
			</RegisterGroup>
			<RegisterGroup name="LUT31" description="LUT31 is the temperature correction algorithm LUT31 register." value="0x41" startoffset="0x40">
				<Member name="lut31" description="Temperature correction algorithm LUT31." range="7:0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="LUT32" description="LUT32 is the temperature correction algorithm LUT32 register." value="0x43" startoffset="0x41">
				<Member name="lut32" description="Temperature correction algorithm LUT32." range="7:0" property="RW"/>
				<Register offset="0x41"/>
			</RegisterGroup>
			<RegisterGroup name="LUT33" description="LUT33 is the temperature correction algorithm LUT33 register." value="0x45" startoffset="0x42">
				<Member name="lut33" description="Temperature correction algorithm LUT33." range="7:0" property="RW"/>
				<Register offset="0x42"/>
			</RegisterGroup>
			<RegisterGroup name="LUT34" description="LUT34 is the temperature correction algorithm LUT34 register." value="0x48" startoffset="0x43">
				<Member name="lut34" description="Temperature correction algorithm LUT34." range="7:0" property="RW"/>
				<Register offset="0x43"/>
			</RegisterGroup>
			<RegisterGroup name="LUT35" description="LUT35 is the temperature correction algorithm LUT35 register." value="0x4A" startoffset="0x44">
				<Member name="lut35" description="Temperature correction algorithm LUT35." range="7:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="LUT36" description="LUT36 is the temperature correction algorithm LUT36 register." value="0x4B" startoffset="0x45">
				<Member name="lut36" description="Temperature correction algorithm LUT36." range="7:0" property="RW"/>
				<Register offset="0x45"/>
			</RegisterGroup>
			<RegisterGroup name="LUT37" description="LUT37 is the temperature correction algorithm LUT37 register." value="0x4D" startoffset="0x46">
				<Member name="lut37" description="Temperature correction algorithm LUT37." range="7:0" property="RW"/>
				<Register offset="0x46"/>
			</RegisterGroup>
			<RegisterGroup name="LUT38" description="LUT38 is the temperature correction algorithm LUT38 register." value="0x4F" startoffset="0x47">
				<Member name="lut38" description="Temperature correction algorithm LUT38." range="7:0" property="RW"/>
				<Register offset="0x47"/>
			</RegisterGroup>
			<RegisterGroup name="LUT39" description="LUT39 is the temperature correction algorithm LUT39 register." value="0x50" startoffset="0x48">
				<Member name="lut39" description="Temperature correction algorithm LUT39." range="7:0" property="RW"/>
				<Register offset="0x48"/>
			</RegisterGroup>
			<RegisterGroup name="LUT40" description="LUT40 is the temperature correction algorithm LUT40 register." value="0x51" startoffset="0x49">
				<Member name="lut40" description="Temperature correction algorithm LUT40." range="7:0" property="RW"/>
				<Register offset="0x49"/>
			</RegisterGroup>
			<RegisterGroup name="LUT41" description="LUT41 is the temperature correction algorithm LUT41 register." value="0x52" startoffset="0x4A">
				<Member name="lut41" description="Temperature correction algorithm LUT41." range="7:0" property="RW"/>
				<Register offset="0x4A"/>
			</RegisterGroup>
			<RegisterGroup name="LUT42" description="LUT42 is the temperature correction algorithm LUT42 register." value="0x53" startoffset="0x4B">
				<Member name="lut42" description="Temperature correction algorithm LUT42." range="7:0" property="RW"/>
				<Register offset="0x4B"/>
			</RegisterGroup>
			<RegisterGroup name="LUT43" description="LUT43 is the temperature correction algorithm LUT43 register." value="0x54" startoffset="0x4C">
				<Member name="lut43" description="Temperature correction algorithm LUT43." range="7:0" property="RW"/>
				<Register offset="0x4C"/>
			</RegisterGroup>
			<RegisterGroup name="LUT44" description="LUT44 is the temperature correction algorithm LUT44 register." value="0x54" startoffset="0x4D">
				<Member name="lut44" description="Temperature correction algorithm LUT44." range="7:0" property="RW"/>
				<Register offset="0x4D"/>
			</RegisterGroup>
			<RegisterGroup name="LUT45" description="LUT45 is the temperature correction algorithm LUT45 register." value="0x55" startoffset="0x4E">
				<Member name="lut45" description="Temperature correction algorithm LUT45." range="7:0" property="RW"/>
				<Register offset="0x4E"/>
			</RegisterGroup>
			<RegisterGroup name="LUT46" description="LUT46 is the temperature correction algorithm LUT46 register." value="0x55" startoffset="0x4F">
				<Member name="lut46" description="Temperature correction algorithm LUT46." range="7:0" property="RW"/>
				<Register offset="0x4F"/>
			</RegisterGroup>
			<RegisterGroup name="LUT47" description="LUT47 is the temperature correction algorithm LUT47 register." value="0x55" startoffset="0x50">
				<Member name="lut47" description="Temperature correction algorithm LUT47." range="7:0" property="RW"/>
				<Register offset="0x50"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="system controller" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20050000"/>
			<RegisterGroup name="SC_CTRL" description="SC_CTRL is a system control register. It is used to specify the operations that are performedby the system.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.&lt;/li&gt;&lt;/ul&gt;" value="0x00000212" startoffset="0x000">
				<Member name="timeren7ov" description="Count clock select of timer7.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren7sel].&lt;br&gt;1: bus clock" range="31" property="RW"/>
				<Member name="timeren7sel" description="Count clock frequency select of timer7.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="30" property="RW"/>
				<Member name="timeren6ov" description="Count clock select of timer6.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren6sel].&lt;br&gt;1: bus clock" range="29" property="RW"/>
				<Member name="timeren6sel" description="Count clock frequency select of timer6.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="28" property="RW"/>
				<Member name="timeren5ov" description="Count clock select of timer5.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren5sel].&lt;br&gt;1: bus clock" range="27" property="RW"/>
				<Member name="timeren5sel" description="Count clock frequency select of timer5.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="26" property="RW"/>
				<Member name="timeren4ov" description="Count clock select of timer4.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren4sel].&lt;br&gt;1: bus clock" range="25" property="RW"/>
				<Member name="timeren4sel" description="Count clock frequency select of timer4.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="24" property="RW"/>
				<Member name="wdogenov" description="Watchdog count clock select.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: bus clock" range="23" property="RW"/>
				<Member name="timeren3ov" description="Count clock select of timer3.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren3sel].&lt;br&gt;1: bus clock" range="22" property="RW"/>
				<Member name="timeren3sel" description="Count clock frequency select of timer3.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="21" property="RW"/>
				<Member name="timeren2ov" description="Count clock select of timer2.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren2sel].&lt;br&gt;1: bus clock" range="20" property="RW"/>
				<Member name="timeren2sel" description="Count clock frequency select of timer2.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="19" property="RW"/>
				<Member name="timeren1ov" description="Count clock select of timer1.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren1sel].&lt;br&gt;1: bus clock" range="18" property="RW"/>
				<Member name="timeren1sel" description="Count clock frequency select of timer1.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="17" property="RW"/>
				<Member name="timeren0ov" description="Count clock select of timer0.&lt;br&gt;0: The enable signals are provided by the reference clock. The reference clock is specified by [timeren0sel].&lt;br&gt;1: bus clock" range="16" property="RW"/>
				<Member name="timeren0sel" description="Count clock frequency select of timer0.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: reserved" range="15" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing to this field has no effect." range="14:10" property="RO"/>
				<Member name="remapstat" description="Status of address remap.&lt;br&gt;0: The address is not remapped.&lt;br&gt;1: The address is remapped. BOOTROM or SFC CS1 is remapped to address 0." range="9" property="RO"/>
				<Member name="remapclear" description="Address remap clear.&lt;br&gt;0: keep the remap status&lt;br&gt;1: clear the remap status&lt;br&gt;For details about the address mappings before and after remapping is cleared, see Table 1-1." range="8" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="7" property="RO"/>
				<Member name="modestatus" description="Mode status. The current operating mode of the system is returned.&lt;br&gt;0x0: reserved&lt;br&gt;0x1: doze&lt;br&gt;0x2: slow&lt;br&gt;0x3: XTAL CTL&lt;br&gt;0x4: normal&lt;br&gt;0x6: PLL CTL&lt;br&gt;0x9: SW from XTAL&lt;br&gt;0xA: SW from PLL&lt;br&gt;0xB: SW to XTAL&lt;br&gt;0xE: SW to PLL&lt;br&gt;Other values: reserved" range="6:3" property="RO"/>
				<Member name="modectrl" description="Mode control. This field defines the operating mode to which the system controller is switched.&lt;br&gt;000: reserved&lt;br&gt;001: doze&lt;br&gt;010: slow&lt;br&gt;100: normal&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="SC_SYSRES is a system soft reset register. When any value is written to this register, thesystem controller transmits a system soft reset request to the reset module. Then the resetmodule resets the system.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x004">
				<Member name="softresreq" description="The system is reset when any value is written to this register." range="31:0" property="WO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IMCTRL" description="SC_IMCTRL is an interrupt mode control register. It is used to control the system mode whenan interrupt is generated." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved. Reading this field returns 0x000000 and writing to this field has no effect." range="31:8" property="RO"/>
				<Member name="inmdtype" description="Type of the interrupt for triggering the interrupt mode of the system.&lt;br&gt;0: fast interrupt request (FIQ) interrupt&lt;br&gt;1: FIQ interrupt or interrupt request (IRQ) interrupt" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:4" property="RO"/>
				<Member name="itmdctrl" description="Operating mode of the system with the lowest speed in interrupt mode. The value obtained after the values of this register and SC_CTRL[modectrl] are ORed indicates the operating mode of the system after an interrupt is generated. The definitions of these bits are as follows:&lt;br&gt;000: sleep&lt;br&gt;001: doze&lt;br&gt;01X: slow&lt;br&gt;1XX: normal" range="3:1" property="RW"/>
				<Member name="itmden" description="Interrupt mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. When an interrupt is generated, the system enters the interrupt mode." range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IMSTAT" description="SC_IMSTAT is an interrupt mode status register. It is used to check whether the system is ininterrupt mode. The system can be set to the interrupt mode forcibly by configuring thisregister.&lt;B&gt;CAUTION&lt;/B&gt;When the interrupt service routine (ISR) ends, the interrupt mode must be cleared manually.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved. Reading this field returns 0x00000000 and writing to this field has no effect." range="31:1" property="RO"/>
				<Member name="itmdstat" description="Interrupt mode status. The bit is used by software for controlling whether the system enters the interrupt mode.&lt;br&gt;When the register is read:&lt;br&gt;0: The system is not in interrupt mode.&lt;br&gt;1: The system is in interrupt mode.&lt;br&gt;When the register is written:&lt;br&gt;0: Whether the system enters the interrupt mode is not controlled.&lt;br&gt;1: Whether the system enters the interrupt mode is controlled." range="0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_XTALCTRL" description="SC_XTALCTRL is a crystal oscillator control register. It is used to specify the stable waittime after the clock module is initialized. The stable wait time is the period when the systemis switched from the XTAL CTL mode to the SW-to-XTAL mode." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved. Reading this field returns 0x0000 and writing to this field has no effect." range="31:19" property="RO"/>
				<Member name="xtaltime" description="Wait time of crystal oscillator switching.&lt;br&gt;The value of this field is used to specify the time spent on switching the system mode from XTAL CTL to SW-to-XTAL. The wait cycle can be calculated as follows: (65536 – xtaltime) x T46.8 K. T46.8 K indicates the clock cycle of the 46.8 kHz clock." range="18:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0x0 and writing to this bit has no effect." range="2" property="RO"/>
				<Member name="reserved" description="Reserved. Reading this field returns the written value and writing to this field has no effect." range="1:0" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SC_PLLCTRL" description="SC_PLLCTRL is a PLL control register. It is used to control whether to enable the on-chipARMPLL through software or system mode switching. It also sets the stable time of theARMPLL.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.When the ARMPLL is enabled by switching the system mode (namely, by configuringSC_PLLCTRL[pllover]), the ARMPLL is disabled automatically if the system is not innormal mode.The clock frequency of the APLL is controlled by PERI_CRG0 and PERI_CRG1. When thePLL frequency is changed, a stable clock can be output only after 0.5 ms. Therefore, theplltime of this register must meet this requirement.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved. Reading this bit returns 0x0 and writing to this bit has no effect." range="31:28" property="RO"/>
				<Member name="plltime" description="Stable time of the ARMPLL.&lt;br&gt;This time refers to the period from the start of the PLL to the output of a stable PLL clock. That is, the wait time of switching the system mode from PLL CTL to SW-to-PLL. The timeout is calculated as follows: (33554432 – plltime) x TXIN. TXIN indicates the clock cycle of the external crystal oscillator of the Hi3520D." range="27:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0x0 and writing to this bit has no effect." range="2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="pllover" description="Whether the ARMPLL is enabled is controlled by the software rather than system mode switching.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: The ARMPLL is enabled by switching the system mode.&lt;br&gt;1: reserved" range="0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL0" description="PERIPHCTRL0 is peripheral control register 0.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.&lt;/li&gt;&lt;/ul&gt;" value="0x00001000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="ddrc_apb_gt_en" description="MDDRC APB clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:5" property="RO"/>
				<Member name="cfgsdisable" description="CPU set[4].&lt;br&gt;Disable write access to internal key configuration registers of the processor, including ICDDCR[0]=EnableSecure, secure interrupt defined in ICDICTR, and ICCICR (excluding the EnableNS bit).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="cfgnmfi" description="CPU set[2].&lt;br&gt;CPU FIQ set to non-maskable interrupt (NMI) enable.&lt;br&gt;0: disabled&lt;br&gt;1: set the FIQs of CPU to NMIs" range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="cp15sdisable" description="CPU set[0].&lt;br&gt;Disable write access to internal secure registers of the processor, including c1 (SCTLR), c2 (TTBR0 and TTBCR), c3 (DACR), c10 (PRRR and NMRR), c12 (VBAR and MVBAR), and c13 (FCSEIDR) of the CP15 coprocessor.&lt;br&gt;0: disabled&lt;br&gt;1: enable" range="0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL1" description="PERIPHCTRL1 is peripheral control register 1 (software interrupt register).&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="software_int" description="Software interrupts.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL2" description="PERIPHCTRL2 is peripheral control register 2." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="rom_pgen" description="ROM power supply enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL3" description="PERIPHCTRL3 is peripheral control register 3(SATA PHY control register)." value="0x5D75F000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="sata_phy0_mpll_ss_sel" description="Spread spectrum select. Reserved. This bit must be set to 0." range="9:8" property="RW"/>
				<Member name="sata_phy0_ref_clk_sel" description="Reference clock frequency select. A fixed offset value (in ppm) is set for the MPLL output clock.&lt;br&gt;0x00: no offset (default)&lt;br&gt;0x01–0xFF: reserved" range="7:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL4" description="PERIPHCTRL4 is peripheral control register 4." value="0x00000000" startoffset="0x003C">
				<Member name="vdac_ctrl_sl" description="Power-off control for the VDAC channel.&lt;br&gt;vdac_ctrl_sl bit[0] (PERIPHCTRL4 bit[25])&lt;br&gt;0: The R channel is enabled.&lt;br&gt;1: The R channel is powered off.&lt;br&gt;vdac_ctrl_sl bit[1] (PERIPHCTRL4 bit[26])&lt;br&gt;0: The G channel is enabled.&lt;br&gt;1: The G channel is powered off.&lt;br&gt;vdac_ctrl_sl bit[2] (PERIPHCTRL4 bit[27])&lt;br&gt;0: The B channel is enabled.&lt;br&gt;1: The B channel is powered off.&lt;br&gt;vdac_ctrl_sl bit[3] (PERIPHCTRL4 bit[28])&lt;br&gt;0: The CVBS0 channel is enabled.&lt;br&gt;1: The CVBS0 channel is powered off.&lt;br&gt;vdac_ctrl_sl bit[4] (PERIPHCTRL4 bit[29])&lt;br&gt;0: The CVBS1 channel is enabled.&lt;br&gt;1: The CVBS1 channel is powered off.&lt;br&gt;vdac_ctrl_sl bit[5] (PERIPHCTRL4 bit[30])&lt;br&gt;0: CVBS0 and CVBS1 are enabled.&lt;br&gt;1: CVBS0 and CVBS1 are powered off.&lt;br&gt;vdac_ctrl_sl bit[6] (PERIPHCTRL4 bit[31])&lt;br&gt;0: RGB is enabled.&lt;br&gt;1: RGB is powered off." range="31:25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24:20" property="RO"/>
				<Member name="ram2_ck_gt_en" description="RAM2 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="ram1_ck_gt_en" description="RAM1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="ram0_ck_gt_en" description="RAM0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="cbar_en" description="cbar_en output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="mdu_ddrt_mst_sel" description="Motion detection unit (MDU) and DDR test (DDRT) function select.&lt;br&gt;0: Only the MDU is enabled.&lt;br&gt;1: Only the DDRT is enabled." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" property="RO"/>
				<Member name="ssp_cs_sel" description="SSP CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;1X: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:2" property="RO"/>
				<Member name="uart1_rts_ctrl" description="UART1 RTS output control.&lt;br&gt;0: normal output&lt;br&gt;1: reverse output" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL5" description="PERIPHCTRL5 is peripheral control register 5(media 0 bus timeout control register 0 formaster port)." value="0x00000000" startoffset="0x0040">
				<Member name="count_en_media0_port1" description="Timeout count enable for the JPGE port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_media0_port1" description="Timeout count value of the JPGE port.&lt;br&gt;Count value = over_value_media0_port1 x 2" range="30:16" property="RW"/>
				<Member name="count_en_media0_port0" description="Timeout count enable for the VENC port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media0_port0" description="Timeout count value of the VENC port.&lt;br&gt;Count value = over_value_media0_port0 x 2" range="14:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="SC_LOCKEN is a register for locking key system control registers." value="0x00000000" startoffset="0x0044">
				<Member name="scper_lockl" description="Register for locking key system control registers. The key registers include SC_CTRL, SC_SYSRES, SC_SYSSTAT, SC_PLLCTRL, SC_PLLFCTRL, PERIPHCTRL0, and PERIPHCTRL1.&lt;br&gt;When 0x1ACC_E551 is written to SC_LOCKEN, the write permission for all registers is enabled; when any other value is written to SC_LOCKEN, the write permission is disabled.&lt;br&gt;Reading this register returns the lock status rather than its written value.&lt;br&gt;0x0000_0000: The write permission is enabled (unlocked).&lt;br&gt;0x0000_0001: The write permission is disabled (locked)." range="31:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL6" description="PERIPHCTRL6 is peripheral control register 6 (media 0 bus timeout control register 1 formaster port)." value="0x00000000" startoffset="0x0048">
				<Member name="count_en_media0_port3" description="Timeout count enable for the MDU_DDRT port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_media0_port3" description="Timeout count value of the MDU_DDRT port.&lt;br&gt;Count value = over_value_media0_port3 x 2" range="30:16" property="RW"/>
				<Member name="count_en_media0_port2" description="Timeout count enable for the JPGD port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media0_port2" description="Timeout count value of the JPGD port.&lt;br&gt;Count value = over_value_media0_port2 x 2" range="14:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL9" description="PERIPHCTRL9 is peripheral control register 9(media 0 bus priority configuration register formaster port)." value="0x00000123" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="media0_port3_pri" description="MD/DDRT priority.&lt;br&gt;The value 3 indicates the highest priority." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="media0_port2_pri" description="JPGD priority.&lt;br&gt;The value 3 indicates the highest priority." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="media0_port1_pri" description="JPGE priority.&lt;br&gt;The value 3 indicates the highest priority." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="media0_port0_pri" description="VEDU priority.&lt;br&gt;The value 3 indicates the highest priority." range="2:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL10" description="PERIPHCTRL10 is peripheral control register 10 (system bus timeout control register 0 formaster port)." value="0x00000000" startoffset="0x0058">
				<Member name="count_en_port1" description="Timeout count enable for the advanced high-performance (AHB) bridge port 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_port1" description="Timeout count value of AHB bridge port 1&lt;br&gt;Count value = over_value_port1 x 2" range="30:16" property="RW"/>
				<Member name="count_en_port0" description="Timeout count enable for the AHB bridge port 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_port0" description="Timeout count value of the AHB bridge port 0.&lt;br&gt;Count value = over_value_port0 x 2" range="14:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL11" description="periphctrl11 is peripheral control register 11 (system bus timeout control register 1 for masterport)." value="0x00000000" startoffset="0x005C">
				<Member name="count_en_port3" description="Timeout count enable for the A9 port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_port3" description="Timeout count value of the A9 port.&lt;br&gt;Count value = over_value_port3 x 2" range="30:16" property="RW"/>
				<Member name="count_en_port2" description="Timeout count enable for the IVE port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_port2" description="Timeout count value of the IVE port.&lt;br&gt;Count value = over_value_port2 x 2" range="14:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL13" description="PERIPHCTRL13 is peripheral control register 13(system bus priority configuration registerfor master port)." value="0x00000123" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="mst_pri3" description="A9 priority.&lt;br&gt;The value 3 indicates the highest priority." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="mst_pri2" description="IVE priority.&lt;br&gt;The value 3 indicates the highest priority." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="mst_pri1" description="Priority of AHB bridge 1.&lt;br&gt;The value 3 indicates the highest priority." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="mst_pri0" description="Priority of AHB bridge 0.&lt;br&gt;The value 3 indicates the highest priority." range="2:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL14" description="PERIPHCTRL14 is peripheral control register 14(system bus priority configuration registerfor slave port)." value="0x00123456" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="slave_priority_s4" description="Priority for accessing the MDDRC0 bus over the SYS AXI s4 port.&lt;br&gt;The value 3 indicates the highest priority." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="slave_priority_s3" description="Priority for accessing the APB_MEDIA bus over the SYS AXI s3 port.&lt;br&gt;The value 3 indicates the highest priority." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="slave_priority_s2" description="Priority for accessing the APB_SYS bus over the SYS AXI s2 port.&lt;br&gt;The value 3 indicates the highest priority." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="slave_priority_s1" description="Priority for accessing the AHB of the SYS AXI s1 port.&lt;br&gt;The value 3 indicates the highest priority." range="2:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL16" description="PERIPHCTRL16 is peripheral control register 16 (media 1 bus timeout control register 0 formaster port)." value="0x00000000" startoffset="0x0070">
				<Member name="count_en_media1_port1" description="Timeout count enable for the TDE port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_media1_port1" description="Timeout count value of the TDE port.&lt;br&gt;Count value = over_value_media1_port1 x 2" range="30:16" property="RW"/>
				<Member name="count_en_media1_port0" description="Timeout count enable for the VPSS port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media1_port0" description="Timeout count value of the VPSS port.&lt;br&gt;Count value = over_value_media1_port0 x 2" range="14:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL17" description="PERIPHCTRL17 is peripheral control register 17 (media 1 bus timeout control register 1 formaster port)." value="0x00000000" startoffset="0x0074">
				<Member name="count_en_media1_port3" description="Timeout count enable for the VOIE port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_media1_port3" description="Timeout count value of the VOIE port.&lt;br&gt;Count value = over_value_media1_port3 x 2" range="30:16" property="RW"/>
				<Member name="count_en_media1_port2" description="Timeout count enable for the VCMP port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media1_port2" description="Timeout count value of the VCMP port.&lt;br&gt;Count value = over_value_media1_port2 x 2" range="14:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL18" description="PERIPHCTRL18 is peripheral control register 18(media 1 bus timeout control register 2 formaster port)." value="0x00000000" startoffset="0x0078">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="count_en_media1_port4" description="Timeout count enable for the AIO port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media1_port4" description="Timeout count value of the AIO port.&lt;br&gt;Count value = over_value_port4_media1 x 2" range="14:0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL19" description="PERIPHCTRL19 is peripheral control register 19(media 1 bus priority configuration registerfor master port)." value="0x00001234" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="mst_pri4_media1" description="AIO priority.&lt;br&gt;The value 7 indicates the highest priority." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="mst_pri3_media1" description="VOIE priority.&lt;br&gt;The value 7 indicates the highest priority." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="mst_pri2_media1" description="VCMP priority.&lt;br&gt;The value 7 indicates the highest priority." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="mst_pri1_media1" description="TDE priority.&lt;br&gt;The value 7 indicates the highest priority." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="mst_pri0_media1" description="VPSS priority.&lt;br&gt;The value 7 indicates the highest priority." range="2:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL20" description="PERIPHCTRL20 is peripheral control register 20 (USB control register)." value="0x000333A8" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:21" property="RO"/>
				<Member name="preamble_sel" description="Number of full-speed idle cycles after the full-speed signal preamble packet.&lt;br&gt;0: five full-speed idle cycles&lt;br&gt;1: four full-speed idle cycles" range="20" property="RW"/>
				<Member name="ovr_merge_en" description="Share enable for the port over-current signal when [phy1_ovrcur_en] or [phy0_ovrcur_en] is 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="pwr_merge_en" description="[phy1_pwr_en] and [phy0_pwr_en] enable when a port is powered on.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="usbovr_p_ctrl" description="Polarity for over-current protection.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="17" property="RW"/>
				<Member name="usbpwr_p_ctrl" description="Polarity for power enable.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="16" property="RW"/>
				<Member name="phy1_ovrcur_en" description="Over-current protection enable for PHY1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="phy0_ovrcur_en" description="Over-current protection enable for PHY0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="phy1_pwr_en" description="Power-off control for the PHY1 power supply.&lt;br&gt;0: powered off&lt;br&gt;1: enable the power output of the controller" range="13" property="RW"/>
				<Member name="phy0_pwr_en" description="Power-off control for the PHY0 power supply.&lt;br&gt;0: powered off&lt;br&gt;1: enable the power output of the controller" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RO"/>
				<Member name="ss_ena_incr16_i" description="AHB burst16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="ss_ena_incrx_align_i" description="Burst alignment enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Port automatic power-off enable during over-current.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved (ULPI mode16_en)." range="4" property="RO"/>
				<Member name="ulpi_bypass_en" description="ULPI bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" property="RW"/>
				<Member name="app_start_clk_i" description="Open host controller interface (OHCI) clock control.&lt;br&gt;0: The OHCI works properly.&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended." range="1" property="RW"/>
				<Member name="wordinterface" description="Data bit width select of the UTMI interface.&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits" range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL21" description="PERIPHCTRL21 is peripheral control register 21 (USB PHY control register 0)." value="0x001D2188" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:23" property="RO"/>
				<Member name="siddq" description="Analog power-off test enable of the PHY.&lt;br&gt;0: do not power off the analog power&lt;br&gt;1: power off the analog power&lt;br&gt;The default value is 0. The bit must be set to 0 before the built-in self test (BIST)." range="22" property="RW"/>
				<Member name="commononn" description="Indicates whether XO BIAS BANDGAP PLL works when the PHY is suspended.&lt;br&gt;0: clk48m_ohci output is always valid even when the PHY is suspended.&lt;br&gt;1: clk48m_ohci output is valid except when the PHY is suspended." range="21" property="RW"/>
				<Member name="phy0_txhsxvtune" description="Crossover voltage tune signal of DP/DM.&lt;br&gt;00: reserved&lt;br&gt;01: –15 mV&lt;br&gt;10: +15 mV&lt;br&gt;11: reserved" range="20:19" property="RW"/>
				<Member name="phy0_sleepm" description="Sleep mode of port 0.&lt;br&gt;0: sleep mode&lt;br&gt;1: normal mode" range="18" property="RW"/>
				<Member name="phy0_loopbackenb" description="Loopback (from D+ to D-) test enable signal of PHY0.&lt;br&gt;This bit must be set to 0." range="17" property="RW"/>
				<Member name="phy0_compdistune" description="HOSDISCONNECT threshold level tune signal of PHY0.&lt;br&gt;000: –6%&lt;br&gt;001: –4.5%&lt;br&gt;010: –3%&lt;br&gt;100: default value&lt;br&gt;101: +1.5%&lt;br&gt;110: +3%&lt;br&gt;111: +4.5%&lt;br&gt;Other values: reserved" range="16:14" property="RW"/>
				<Member name="phy0_sqrxtune" description="Squelch circuit tune signal of PHY0.&lt;br&gt;000: +20%&lt;br&gt;001: +15%&lt;br&gt;010: +10%&lt;br&gt;011: +5%&lt;br&gt;100: default value&lt;br&gt;101: –5%&lt;br&gt;110: –10%&lt;br&gt;111: –15%" range="13:11" property="RW"/>
				<Member name="phy0_txfslstune" description="FS LS impedance tune signal of PHY0.&lt;br&gt;0x0: +5%&lt;br&gt;0x1: +2.5%&lt;br&gt;0x3: default value&lt;br&gt;0x7: –2.5%&lt;br&gt;0xF: –5%&lt;br&gt;Other values: reserved" range="10:7" property="RW"/>
				<Member name="phy0_txpreemphasistune" description="Pre-emphasis transmit enable signal of PHY0 in HS mode. The default value is 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RO"/>
				<Member name="phy0_txrisetune" description="High-speed signal up/down time tune of PHY0.&lt;br&gt;0: default value&lt;br&gt;1: –8%" range="4" property="RW"/>
				<Member name="phy0_txverftune" description="DC level tune signal in HS mode of PHY0.&lt;br&gt;0x0: –10%&lt;br&gt;0x1: –8.75%&lt;br&gt;0x2: –7.5%&lt;br&gt;0x3: –6.25%&lt;br&gt;0x4: –5%&lt;br&gt;0x5: –3.75% &lt;br&gt;0x6: –2.5% &lt;br&gt;0x7: –1.25%&lt;br&gt;0x8: default value&lt;br&gt;0x9: +1.25% &lt;br&gt;0xA: +2.5%&lt;br&gt;0xB: +3.7%&lt;br&gt;0xC: +5%&lt;br&gt;0xD: +6.25%&lt;br&gt;0xE: +7.5%&lt;br&gt;0xF: +8.75%" range="3:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL22" description="PERIPHCTRL22 is peripheral control register 22 (USB PHY control register 1)." value="0x701D2188" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:21" property="RO"/>
				<Member name="phy1_txhsxvtune" description="Crossover voltage tune signal of DP/DM.&lt;br&gt;00: reserved&lt;br&gt;01: –15 mV&lt;br&gt;10: +15 mV&lt;br&gt;11: default" range="20:19" property="RW"/>
				<Member name="phy1_sleepm" description="Sleep mode of port 1.&lt;br&gt;0: sleep mode&lt;br&gt;1: normal mode" range="18" property="RW"/>
				<Member name="phy1_loopbackenb" description="Loopback (from D+ to D-) test enable signal of PHY1.&lt;br&gt;The default value is 0, and this bit must be set to 0." range="17" property="RW"/>
				<Member name="phy1_compdistune" description="HOSDISCONNECT threshold level tune signal of PHY1.&lt;br&gt;000: –6%&lt;br&gt;001: –4.5%&lt;br&gt;010: –3%&lt;br&gt;100: default value&lt;br&gt;101: +1.5%&lt;br&gt;110: +3% &lt;br&gt;111: +4.5%&lt;br&gt;Other values: reserved" range="16:14" property="RW"/>
				<Member name="phy1_sqrxtune" description="Squelch circuit tune signal of PHY1.&lt;br&gt;000: +20%&lt;br&gt;001: +15%&lt;br&gt;010: +10%&lt;br&gt;011: +5%&lt;br&gt;100: default value&lt;br&gt;101: –5%&lt;br&gt;110: –10% &lt;br&gt;111: –15%" range="13:11" property="RW"/>
				<Member name="phy1_txfslstune" description="FS LS impedance tune signal of PHY1.&lt;br&gt;0x0: +5%&lt;br&gt;0x1: +2.5%&lt;br&gt;0x3: default value&lt;br&gt;0x7: –2.5%&lt;br&gt;0xF: –5%&lt;br&gt;Other values: reserved" range="10:7" property="RW"/>
				<Member name="phy1_txpreemphasistune" description="Pre-emphasis transmit enable signal of PHY1 in HS mode. The default value is 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RO"/>
				<Member name="phy1_txrisetune" description="High-speed signal up/down time tune of PHY1.&lt;br&gt;0: default value&lt;br&gt;1: –8%" range="4" property="RW"/>
				<Member name="phy1_txvreftune" description="DC level tune signal in HS mode of PHY1.&lt;br&gt;0x0: –10%&lt;br&gt;0x1: –8.75%&lt;br&gt;0x2: –7.5%&lt;br&gt;0x3: –6.25%&lt;br&gt;0x4: –5%&lt;br&gt;0x5: –3.75%&lt;br&gt;0x6: –2.5%&lt;br&gt;0x7: –1.25%&lt;br&gt;0x8: default value&lt;br&gt;0x9: +1.25%&lt;br&gt;0xA: +2.5%&lt;br&gt;0xB: +3.7%&lt;br&gt;0xC: +5%&lt;br&gt;0xD: +6.25%&lt;br&gt;0xE: +7.5%&lt;br&gt;0xF: +8.75%" range="3:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="SYSSTAT" description="SYSSTAT is a system status register (PLL_LOCK)." value="0x00000000" startoffset="0x008C">
				<Member name="bootrom_sel_in" description="Whether the system boots from the BOOTROM.&lt;br&gt;0: no&lt;br&gt;1: yes" range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:29" property="RO"/>
				<Member name="a9_l2_idle" description="L2 cache status.&lt;br&gt;0: non-idle&lt;br&gt;1: idle" range="28" property="RO"/>
				<Member name="a9_smp_namp" description="Whether the Cortex-A9 processor is in equalization mode.&lt;br&gt;0: non-equalization mode&lt;br&gt;1: equalization mode" range="27" property="RO"/>
				<Member name="reserved" description="Reserved." range="26:20" property="RO"/>
				<Member name="a9_standbywfe" description="Whether the Cortex-A9 processor is in wait for event (WFE) status.&lt;br&gt;0: non-WFE status&lt;br&gt;1: WFE status" range="19" property="RO"/>
				<Member name="a9_standbywfi" description="Whether the Cortex-A9 processor is in wait for interrupt (WFI) status.&lt;br&gt;0: non-WFI status&lt;br&gt;1: WFI status" range="18" property="RO"/>
				<Member name="a9_pmupriv" description="Mode of the Cortex-A9 processor.&lt;br&gt;0: user mode&lt;br&gt;1: privileged mode" range="17" property="RO"/>
				<Member name="a9_secure" description="Secure status of the Cortex-A9 processor.&lt;br&gt;0: non-secure status&lt;br&gt;1: secure status" range="16" property="RO"/>
				<Member name="sfc_addr_mode" description="Default address mode of the SFC.&lt;br&gt;0: 3-byte address mode&lt;br&gt;1: 4-byte address mode" range="15" property="RO"/>
				<Member name="reserved" description="Reserved." range="14:7" property="RO"/>
				<Member name="jtag_sel" description="Selected debugging mode of the chip.&lt;br&gt;0: debug A9&lt;br&gt;1: debug SATA PHY" range="6" property="RO"/>
				<Member name="boot_mode" description="Selected boot mode of the chip.&lt;br&gt;00: boot from the SPI flash&lt;br&gt;Other values: reserved" range="5:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="RO"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL23" description="PERIPHCTRL23 is peripheral control register 41 (MDDRC out-of-order configurationregister outtodr_ctrl)." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:21" property="RO"/>
				<Member name="a9_ctrl" description="Indicates whether out-of-order is allowed when the A9 accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RO"/>
				<Member name="ive_ctrl" description="Indicates whether out-of-order is allowed when the IVE subsystem accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="ddrtest_ctrl" description="Indicates whether out-of-order is allowed when the AIO accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="15" property="RW"/>
				<Member name="voie_ctrl" description="Indicates whether out-of-order is allowed when the VOIE accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="14" property="RW"/>
				<Member name="vcmp_ctrl" description="Indicates whether out-of-order is allowed when the VCMP accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12" property="RO"/>
				<Member name="tde_ctrl" description="Indicates whether out-of-order is allowed when TDE accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="11" property="RW"/>
				<Member name="vpss_ctrl" description="Indicates whether out-of-order is allowed when VPSS accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="10" property="RW"/>
				<Member name="reserved" description="Reserved." range="9:8" property="RO"/>
				<Member name="mdu_ctrl" description="Indicates whether out-of-order is allowed when MDU or DDRTEST accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="7" property="RW"/>
				<Member name="jpgd_ctrl" description="Indicates whether out-of-order is allowed when JPGD accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="6" property="RW"/>
				<Member name="jpge_ctrl" description="Indicates whether out-of-order is allowed when JPGE accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="RO"/>
				<Member name="vedu_ctrl" description="Indicates whether out-of-order is allowed when VEDU accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="vicap_ctrl" description="Indicates whether out-of-order is allowed when the VICAP accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="1" property="RW"/>
				<Member name="vou_ctrl" description="Indicates whether out-of-order is allowed when the VOU accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL24" description="PERIPHCTRL24 is an FE PHY address configuration register (FE PHY配置寄存器)." value="0x00001000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="fephy_led_ctrl" description="FE PHY LED polarity.&lt;br&gt;0: not inverted&lt;br&gt;1: inverted" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RO"/>
				<Member name="fephy_sel" description="FE PHY select.&lt;br&gt;0: integrated FE PHY&lt;br&gt;1: external FE PHY" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RO"/>
				<Member name="fephy_ad" description="Address for the integrated FE PHY." range="4:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL25" description="PERIPHCTRL25 is peripheral control register 25 (SATA PHY control register 1)." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="sata_test_byp_mode" description="Indicates whether to enable all input interfaces of the SATA module in the ASIC to connect to the output end by using the combined logic, which increases the coverage rate of the interface test.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="sata_test_burnin_mode" description="SATA burn-in test mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: You are advised to enable as much internal logic as possible and use this bit with [sata_test_byp_mode] during the burn-in test." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:3" property="RO"/>
				<Member name="sata_test_pddq" description="SATA PHY power control.&lt;br&gt;0: not powered off&lt;br&gt;1: powered off" range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1:0" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL28" description="PERIPHCTRL28 is I/O control register 0 (IO控制寄存器0))" value="0x22222222" startoffset="0x00A4">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="spi_sclk_ioctrl_ds" description="Output drive current of spi_sclk.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RO"/>
				<Member name="aio_ws_tx_ioctrl_ds" description="Output drive current of aio_ws_tx.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" property="RO"/>
				<Member name="aio_bclk_tx_ioctrl_ds" description="Output drive current of aio_bclk_tx.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="RO"/>
				<Member name="aio_ws_rx_ioctrl_ds" description="Output drive current of aio_ws_rx_ioctrl_ds.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="aio_bclk_rx_ioctrl_ds" description="Output drive current of aio_bclk_rx.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="aio_mclk_ioctrl_ds" description="Output drive current of aio_mclk.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="vga_hs_vs_ioctrl_ds" description="Output drive current of vga_hs and vga_v.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 4 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 16 mA&lt;br&gt;110: 20 mA&lt;br&gt;111: 24 mA" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="vi_adc_clk_ioctrl_ds" description="Output drive current of vi_adc_clk.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="2:0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL29" description="PERIPHCTRL29 is I/O control register 1 (IO控制寄存器1)." value="0x00000022" startoffset="0x00A8">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="sfc_ioctrl_ds" description="Output drive current of SFC data PAD.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="spi_sdo_ioctrl_ds" description="Output drive current of spi_sdo.&lt;br&gt;000: 0 mA (high Z)&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA" range="2:0" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID0" description="SCSYSID0 is chip ID register 0." value="0x00" startoffset="0xEE0">
				<Member name="sysid0" description="Reading this register returns 0x00." range="7:0" property="RO"/>
				<Register offset="0xEE0"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID1" description="SCSYSID1 is chip ID register 1." value="0xD1" startoffset="0xEE4">
				<Member name="sysid1" description="Reading this register returns 0xD1." range="7:0" property="RO"/>
				<Register offset="0xEE4"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID2" description="SCSYSID2 is chip ID register 2." value="0x20" startoffset="0xEE8">
				<Member name="sysid2" description="Reading this register returns 0x20." range="7:0" property="RO"/>
				<Register offset="0xEE8"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID3" description="SCSYSID3 is chip ID register 3." value="0x35" startoffset="0xEEC">
				<Member name="sysid3" description="Reading this register returns 0x35." range="7:0" property="RO"/>
				<Register offset="0xEEC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Timer" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20000000"/>
			<RegisterGroup name="TIMER0_LOAD" description="TIMERx_LOAD is the initial count value register. It is used to set the initial count value ofeach timer. Each timer (timer0–timer7) has one such register.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When the value 0 is written to TIMERx_LOAD, the dual-timer module generates an interruptimmediately.If values are written to TIMERx_BGLOAD and TIMERx_LOADbefore the rising edge ofTIMCLK enabled by TIMCLKENx reaches, the count value of the next rising edge ofTIMCLK is changed to the value written to TIMERx_LOAD. As the value ofafter TIMERx_BGLOAD is read is the latest value that is written to TIMERx_LOAD andTTIMERx_BGLOAD. When the timer works in periodic mode and the count value decreasesto 0, the initial value is loaded from TIMERx_BGLOAD to continue counting.Total Reset Value&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer0" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="TIMERx_VALUE is the current count value register. It shows the current value of the counterthat is decremented. Each timer (timer0–timer7) has one such register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately shows the newlyloaded value of the counter in the PCLK domain without waiting for the clock edge ofTIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the 16 upper bits of the 32-bit TIMERx_VALUE are not set to 0automatically. If the timer is switched from 32-bit mode to 16-bit mode and no data is written toOffset Address" value="0xFFFFFFFF" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer0 that is decremented." range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="TIMERx_CONTROL is the control register. Each timer (timer0–timer7) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 andTIMERx_CONTROL[oneshot] must be set to 0." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" property="RW"/>
				<Member name="intenable" description="Raw interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="RO"/>
				<Member name="timerpre" description="Prescaling factor configuration.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256&lt;br&gt;11: undefined. If the bits are set to 11, 8-level prescaling is considered. That is, the clock frequency of the timer is divided by 256." range="3:2" property="RW"/>
				<Member name="timersize" description="Counter select.&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" property="RW"/>
				<Member name="oneshot" description="Count mode select.&lt;br&gt;0: periodic mode or free-running mode&lt;br&gt;1: one-shot mode" range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="TIMERx_INTCLR is the interrupt clear register. The interrupt status of a counter is clearedafter any operation is performed on this register. Each timer (timer0–timer7) has one suchregister.&lt;B&gt;CAUTION&lt;/B&gt;This register is a write-only register. The timer clears interrupts when any value is written tothis register. In addition, no value is recorded in this register and no default reset value isdefined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing this register clears the output interrupt of timer0." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="TIMERx_RIS is the raw interrupt status register. Each timer (timer0–timer7) has one suchregister." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved. Writing this register has no effect and reading this register returns 0." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="TIMERx_MIS is the masked interrupt status register. Each timer (timer0–timer7) has onesuch register." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="TIMERx_BGLOAD is the initial count value register in periodic mode. Each timer(timer0–timer7) has one such register.The TIMERx_BGLOAD register contains the initial count value of the timer. This register isused to reload an initial count value when the count value of the timer reaches 0 in periodicmode.In addition, this register provides another method of accessing TIMERx_LOAD. Thedifference is that after a value is written to TIMERx_BGLOAD, the timer does not countstarting from the input value immediately." value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer0.&lt;br&gt;Note: This register differs from TIMERx_LOAD. For details, see the descriptions of TIMERx_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Watchdog" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20040000"/>
			<RegisterGroup name="WDG_LOAD" description="WDG_LOAD is an initial count value register. It is used to configure the initial count value ofthe internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0000">
				<Member name="wdg_load" description="Initial count value of the watchdog counter." range="31:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_VALUE" description="WDG_VALUE is a current count value register It is used to read the current count value ofthe internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0004">
				<Member name="wdogvalue" description="Current count value of the watchdog counter." range="31:0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_CONTROL" description="WDG_CONTROL is a control register. It is used to enable or disable the watchdog andcontrol the interrupt and reset functions of the watchdog." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="resen" description="Output enable of the watchdog reset signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="inten" description="Output enable of the watchdog interrupt signal.&lt;br&gt;0: The counter stops counting, the current count value remains unchanged, and the watchdog is disabled.&lt;br&gt;1: The counter, interrupt and watchdog are enabled." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_INTCLR" description="WDG_INTCLR is an interrupt clear register. It is used to clear watchdog interrupts so thewatchdog can reload an initial value for counting. This register is write-only. When a value iswritten to this register, the watchdog interrupts are cleared. No written value is recorded inthis register and no default reset value is defined." value="-" startoffset="0x000C">
				<Member name="wdg_intclr" description="Writing any value to this register clears the watchdog interrupts and enables the watchdog to reload an initial count value from WDG_LOAD to restart counting." range="31:0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_RIS" description="WDG_RIS is a raw interrupt status register. It shows the raw interrupt status of the watchdog." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogris" description="Status of the raw interrupts of the watchdog. When the count value reaches 0, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_MIS" description="WDG_MIS is a masked interrupt status register. It shows the masked interrupt status of thewatchdog." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogmis" description="Status of the masked interrupts of the watchdog.&lt;br&gt;0: No interrupt is generated or the interrupt is masked.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_LOCK" description="WDG_LOCK is a lock register. It is used to control the write and read permissions for thewatchdog registers." value="0x00000000" startoffset="0x0C00">
				<Member name="wdg_lock" description="Writing 0x1ACC_E551 to this register enables the write permission for all the registers.&lt;br&gt;Writing other values disables the write permission for all the registers.&lt;br&gt;When this register is read, the lock status rather than the written value of this register is returned.&lt;br&gt;0x0000_0000: The write permission is available (unlocked).&lt;br&gt;0x0000_0001: The write permission is unavailable (locked)." range="31:0" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DDRC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20110000"/>
			<RegisterGroup name="DDRC_STATUS" description="DDRC_STATUS is a DDRC status register." value="0x00000005" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="in_init" description="Initialization status of a controller.&lt;br&gt;0: normal&lt;br&gt;1: initializing" range="3" property="RO"/>
				<Member name="in_sr" description="Self-refresh status of a controller.&lt;br&gt;0: normal&lt;br&gt;1: self refreshing" range="2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="busy" description="Busy status of a controller.&lt;br&gt;0: idle&lt;br&gt;1: A command is being processed." range="0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_SREFCTRL" description="DDRC_SREFCTRL is a DDRC self-refresh control register." value="0x00000001" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="sr_req" description="SDRAM self-refresh request.&lt;br&gt;0: exit the self-refresh status&lt;br&gt;1: enter the self-refresh status" range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_INITCTRL" description="DDRC_INITCTRL is a DDRC initialization control register." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="init_req" description="Initialization enable.&lt;br&gt;0: Initialization is complete or initialization is performed properly.&lt;br&gt;1: The SDRAM starts to be initialized." range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CTRL" description="DDRC_CTRL is a DDRC control register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ddr_rst_n" description="DDR3 SDRAM reset.&lt;br&gt;0: valid&lt;br&gt;1: invalid&lt;br&gt;Note: This bit is valid only for the DDR3 SDRAM and is set to 1 by default." range="0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS01" description="DDRC_EMRS01 is a DDR mode configuration register." value="0x00000000" startoffset="0x014">
				<Member name="emrs1" description="DDRn SDRAM extended mode register 1.&lt;br&gt;This field corresponds to valid bits 13?0 of mode register 1 (MR1) in the DDRn SDRAM user manual. MR1 bit[15:14] for most DDRs are not used. DDRC_EMRS01 bit[31:30] must be set to 0b00.&lt;br&gt;For details about MR1, see the DDRn SDRAM user manual." range="31:16" property="RW"/>
				<Member name="mrs" description="DDRn SDRAM mode register.&lt;br&gt;This field corresponds to valid bits 13?0 of mode register 0 (MR0) in the DDRn SDRAM user manual. MR0 bit[15:14] for most DDRs are not used. DDRC_EMRS01 bit[15:14] must be set to 0b00.&lt;br&gt;For details about MR0, see the DDRn SDRAM user manual." range="15:0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS23" description="DDRC_EMRS23 is a DDR extended mode configuration register." value="0x00000000" startoffset="0x018">
				<Member name="emrs3" description="DDRn SDRAM extended mode register 3.&lt;br&gt;This field corresponds to valid bits 13?0 of mode register 3 (MR3) in the DDRn SDRAM user manual. MR3 bit[15:14] for most DDRs are not used. DDRC_EMRS23 bit[31:30] must be set to 0b00.&lt;br&gt;For details about MR3, see the DDRn SDRAM user manual." range="31:16" property="RW"/>
				<Member name="emrs2" description="DDRn SDRAM extended mode register 2.&lt;br&gt;This field corresponds to valid bits 13?0 of mode register 2 (MR2) in the DDRn SDRAM user manual. MR2 bit[15:14] for most DDRs are not used. DDRC_EMRS23 bit[15:14] must be set to 0b00.&lt;br&gt;For details about MR2, see the DDRn SDRAM user manual." range="15:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG0" description="DDRC_CONFIG0 is DDRC function configuration register 0." value="0x20000510" startoffset="0x01C">
				<Member name="init_arefnum" description="Number of auto-refresh operations when the DDRn SDRAM is being initialized.&lt;br&gt;0x0–0x2: two&lt;br&gt;0x3–0xF: n." range="31:28" property="RW"/>
				<Member name="pd_prd" description="Power down cycle of the SDRAM. When the DDRC does not receive any command in pd_prd consecutive cycles, it forces the DDRn SDRAM to enter the low-power mode; when a command is received, the DDRC forces the DDRn SDRAM to exit the low-power mode.&lt;br&gt;0x00: 1 clock cycle&lt;br&gt;0x01–0xFF: n clock cycles&lt;br&gt;Note: This parameter is valid only when pd_en is 1." range="27:20" property="RW"/>
				<Member name="rcv_pdr" description="DDR receive I/O dynamic power-down control enable. The DDRC disables the receive buffer of the DDR data I/O in the non-read status when it is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="sr_cc" description="DDRn SDRAM clock control in self-refresh mode.&lt;br&gt;0: The DDRn SDRAM clock is enabled.&lt;br&gt;1: The DDRn SDRAM clock is disabled." range="18" property="RW"/>
				<Member name="pd_cc" description="DDRn SDRAM clock control in power-down mode.&lt;br&gt;0: The DDRn SDRAM clock is enabled.&lt;br&gt;1: The DDRn SDRAM clock is disabled.&lt;br&gt;Note: This parameter is valid only when the LPDDR SDRAM or LPDDR2 SDRAM is connected." range="17" property="RW"/>
				<Member name="pd_en" description="Automatic low-power enable of the DDRn SDRAM.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="ddrc_2t_sel" description="2T timing mode select.&lt;br&gt;0: In the DDR interface, the CS_N signal is valid for one cycle; the RAS_N, CAS_N, WE_N, and address signals are valid for two cycles.&lt;br&gt;1: In the DDR interface, the CS_N signal is active low; the RAS_N, CAS_N, and WE_N, signals are valid for one cycle; and the address signal is valid for two cycles." range="15" property="RW"/>
				<Member name="ddrc_2t_en" description="2T timing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="rank" description="Rank configuration of the DDRC.&lt;br&gt;00: 1 rank&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="dram_type" description="External memory type.&lt;br&gt;101: DDR2&lt;br&gt;110: DDR3&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="mem_width" description="Bit width of the storage data bus.&lt;br&gt;00: 16 bits&lt;br&gt;01: 32 bits&lt;br&gt;Other values: reserved" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="brst_a12" description="DDR3 SDRAM A12 command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: The recommended value is 0." range="1" property="RW"/>
				<Member name="brstlen" description="Burst length of the DDRC.&lt;br&gt;0: burst4&lt;br&gt;1: burst8&lt;br&gt;When the ratio of the frequency of the DDRC to the frequency of the PHY is 1:1, the burst length of the DDR2 SDRAM can be set to burst 4 or burst 8. The burst length of the DDR3 SDRAM can only be set to burst 8.&lt;br&gt;When the ratio of the frequency of the DDRC to the frequency of the PHY is 1:2, the burst length of the DDR2 SDRAM and the DDR3 SDRAM can only be set to burst 4" range="0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG1" description="DDRC_CONFIG1 is DDRC function configuration register 1." value="0x0000A380" startoffset="0x020">
				<Member name="sref_arefnum" description="Number of times of auto refresh operations after DDRn SDRAM exits auto refresh in DFS process.&lt;br&gt;0x0–0x1: once&lt;br&gt;0x2–0xF: n times&lt;br&gt;Note: This field is valid only when train_en is 1. When train_en is 0, DDRn SDRAM exits self refresh and DDRC does not perform auto refresh operation." range="31:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:23" property="RW"/>
				<Member name="sref_zqc_en" description="ZQ calibration long enable when the DDR exits the self-refresh state.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid for the DDR3 or LPDDR2 mode.If the DDR is in the self-refresh state for a long time, set this bit to 1." range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21" property="RW"/>
				<Member name="clk_switch" description="DDRC low-power clock switch control. This field determines whether to perform back pressure on AXI port command when DDRC enters the low-power status (DDR self refresh).&lt;br&gt;0: not perform back pressure on the command and return the error response.&lt;br&gt;1: perform back pressure on the command and run the original command when the clock is switched." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="odis_ddrio" description="Output disable configuration of the DDR command and data I/O.&lt;br&gt;0: enable the pin output&lt;br&gt;1: disable the pin output&lt;br&gt;Note: This is a static configuration. When DDR enters the self–refresh mode, set DDR to 1 to disable the DDR command and data I/O output. Before DDR exits the self–refresh mode, set DDR to 0 to enable the DDR command and data I/O output." range="17" property="RW"/>
				<Member name="pd_ac" description="SDRAM address command status enable control in power-down mode.&lt;br&gt;0: enable the pin output&lt;br&gt;1: disable the pin output&lt;br&gt;Note: When pd_en is enabled, pd_ac is valid. The control pins exclude CKE, ODT, CSN, and RESET_N." range="16" property="RW"/>
				<Member name="pd_pst_opn" description="SDRAM address/command pin delay before the power-down mode is exited.&lt;br&gt;00: 0 cycles&lt;br&gt;01: 1 cycle&lt;br&gt;10: 2 cycles&lt;br&gt;11: 3cycles&lt;br&gt;Note: When pd_en is enabled, pd_pst_opn is valid. The control pins exclude CKE and RESET_N." range="15:14" property="RW"/>
				<Member name="pd_pre_cls" description="SDRAM address/command disable delay after the power-down mode is entered.&lt;br&gt;00: 0 cycles&lt;br&gt;01: 1 cycle&lt;br&gt;10: 2 cycles&lt;br&gt;11: 3 cycles&lt;br&gt;Note: When pd_en is enabled, pd_pre_cls is valid. The control pins exclude CKE and RESET_N." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="auto_pre_en" description="Auto precharge enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="wr_rcv_mode" description="Mode of receiving the write command over the DDRC AXI port.&lt;br&gt;0: The write command is received directly.&lt;br&gt;1: The write command is received only after the expected data to be written arrives." range="9" property="RW"/>
				<Member name="exclu_en" description="Exclusive command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="lock_en" description="WRAP command lock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="aref_mode" description="Auto-refresh mode select.&lt;br&gt;0: An auto-refresh operation is performed every one tREFI period.&lt;br&gt;1: Eight auto-refresh operations are performed every nine tREFI periods." range="6" property="RW"/>
				<Member name="wrlvl_en" description="Auto-control enable of the DDR3 write level hardware.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This field must be set to 0." range="4" property="RW"/>
				<Member name="read_mode" description="Read mode select of the DDRC.&lt;br&gt;0: associated read mode&lt;br&gt;1: delay read mode&lt;br&gt;The associated read mode is a mode in which the DDRC samples data based on the data valid signal from the PHY.&lt;br&gt;The delay read mode is a mode in which the DDRC samples the data from the PHY after the internal delay of the DDRC.&lt;br&gt;Note: This bit must be set to 0 when DDRC_DTRCTRL[train_mode] is set to 0." range="3" property="RW"/>
				<Member name="clkratio" description="Operating mode of the DDRC.&lt;br&gt;When the frequency ratio of DDRC to PHY is 1:1, this bit is set to 0.&lt;br&gt;When the frequency ratio of DDRC to PHY is 1:2, this bit is set to 1." range="2" property="RW"/>
				<Member name="ecc_en" description="ECC enable of the DDRC&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="zqc_en" description="DDR3 SDRAM ZQ enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid for the DDR3 SDRAM only and is set to 1 by default." range="0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDCFG" description="DDRC_CMDCFG is a DDRC command configuration register." value="0x00000000" startoffset="0x024">
				<Member name="cmd_mrs" description="Value of the DDR mode register when the load mode register (LMR) command is configured." range="31:16" property="RW"/>
				<Member name="cmd_ba" description="Value of the DDR BA when the LMR command is configured." range="15:8" property="RW"/>
				<Member name="cmd_rank" description="Rank for running commands.&lt;br&gt;0: The configuration command is executed.&lt;br&gt;1: The configuration command is not executed.&lt;br&gt;Each bit controls a rank.&lt;br&gt;Note: As the Hi3520D only has rank0, cmd_rank must be set to 0x0 or 0x1." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="cmd_type" description="DDR command configuration.&lt;br&gt;00: enter the deep power-down mode&lt;br&gt;01: exit the deep power-down mode&lt;br&gt;10: LMR command&lt;br&gt;11: ZQCL" range="1:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDEXE" description="DDRC_CMDEXE is a DDRC software configuration command start register." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="cmd_req" description="Request of executing the configuration command of the DDRC.&lt;br&gt;0: The command is not executed or the parameter is cleared automatically after the command is executed.&lt;br&gt;1: The command is requested to be executed." range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_RNKCFG" description="DDRC_RNKCFG is a DDR feature configuration register." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="mem_map" description="Address translation mode of the SDRAM.&lt;br&gt;00: {Rank, Row, Ba, Col, DW} = AXI_Address&lt;br&gt;01: {Rank, Ba, Row, Col, DW} = AXI_Address&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="mem_bank" description="Number of banks of a single SDRAM.&lt;br&gt;0: 4 banks&lt;br&gt;1: 8 banks&lt;br&gt;If there are multiple ranks, the ranks in the same channel can have different configurations. In dual-channel mode, the dual channels must have the same configuration." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="mem_row" description="Bit width of the row address of a single SDRAM.&lt;br&gt;000: 11 bits&lt;br&gt;001: 12 bits&lt;br&gt;010: 13 bits&lt;br&gt;011: 14 bits&lt;br&gt;100: 15 bits&lt;br&gt;101: 16 bits&lt;br&gt;Other values: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="mem_col" description="Bit width of the column address of a single SDRAM.&lt;br&gt;000: 8 bits&lt;br&gt;001: 9 bits&lt;br&gt;010: 10 bits&lt;br&gt;011: 11 bits&lt;br&gt;100: 12 bits&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_BASEADDR" description="DDRC_BASEADDR is a DDR space base address configuration register." value="0x00000000" startoffset="0x040">
				<Member name="mem_base_addr" description="Configuration of the start base address of the DDR in the system." range="31:0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING0" description="DDRC_TIMING0 is DDR timing parameter register 0." value="0xFFFF3F1F" startoffset="0x050">
				<Member name="tmrd" description="Count of wait cycles of LMR command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="31:28" property="RW"/>
				<Member name="trrd" description="Number of wait cycles of the ACT bank A to ACT bank B command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="27:24" property="RW"/>
				<Member name="trp" description="Count of wait cycles for disabling commands (PRE period).&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="23:20" property="RW"/>
				<Member name="trcd" description="Number of wait cycles from the ACT bank command to the read or write bank command.&lt;br&gt;0x0–0x3: 3 clock cycles&lt;br&gt;0x4–0xF: n clock cycles" range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="trc" description="Number of wait cycles from an ACT bank command to the next ACT bank command.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x3F: n clock cycles" range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="tras" description="Number of wait cycles from ACT to PRE.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x0F: n clock cycles" range="4:0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING1" description="DDRC_TIMING1 is DDR timing parameter register 1." value="0xFF0145FF" startoffset="0x054">
				<Member name="tsre" description="Number of wait cycles from the self-refresh exit command to the read command.&lt;br&gt;0x0: 1 clock cycle&lt;br&gt;0x01–0xFF: n x 2 clock cycles&lt;br&gt;When the DDR3 SDRAM is used, the value is set to tXSDLL." range="31:24" property="RW"/>
				<Member name="trdlat" description="Inherent delay of the DDR PHY.&lt;br&gt;0x0–0xF: n + 1 clock cycles&lt;br&gt;When the Dophin PHY is used, the value is set to 0x5.&lt;br&gt;This field is valid when read_mode is 1 (delay read mode)." range="23:20" property="RW"/>
				<Member name="trtw" description="Delay from the last read data segment to the first written data segment.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2-0xF: n + 1 clock cycles" range="19:16" property="RW"/>
				<Member name="twl" description="Number of wait cycles from the write command to the write data.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;For example, 0x3 indicates 3 clock cycles.&lt;br&gt;Note: In DDR2 mode, tw1 is set to (tcl – 1) and the equation of twl – taond ≥ 1 must be true.&lt;br&gt;Note: The time parameter value is calculated based on the DDR SRAM clock cycle." range="15:12" property="RW"/>
				<Member name="tcl" description="DDR CL from the read command to the read data.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;Note: The time parameter value is calculated based on the DDR SRAM clock cycle." range="11:8" property="RW"/>
				<Member name="trfc" description="Number of wait cycles of the AREF period or AREF to the ACT command. The register can be set to the maximum value max{trfc, tzqcs}.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0xFF: n clock cycles" range="7:0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING2" description="DDRC_TIMING2 is DDR timing parameter register 2." value="0xF3F3F000" startoffset="0x058">
				<Member name="tcke" description="Minimum cycle of maintaining the low-power mode.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;The value needs to be set to the maximum value among tCKESR, tCKSRE, tCKSRX, and tCKE.&lt;br&gt;When the Dophin DDR PHY is used, the value of this register needs to be set to max{tCKSRx, tCKE} + 3." range="31:28" property="RW"/>
				<Member name="twtr" description="Number of wait cycles of the last write-to-read command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;For example, 0x3 indicates 3 clock cycles." range="27:24" property="RW"/>
				<Member name="twr" description="Number of wait cycles of write recovery.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;Note: When DFS is required, tWR must be set to the maximum frequency in the DFS and cannot be changed with the frequency of the DDR." range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="tfaw" description="Number of clock cycles of four consecutive activation commands.&lt;br&gt;0x00-0x3F: n clock cycles&lt;br&gt;For example, 0x14 indicates 20 clock cycles." range="17:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="taref" description="Number of auto-refresh cycles.&lt;br&gt;0x000: forbidden&lt;br&gt;0x001–0x7FF: The auto-refresh cycle of the SDRAM is 16 x n clock cycles.&lt;br&gt;For example, 0x008 indicates 128 clock cycles.&lt;br&gt;The configuration interval is calculated as follows: Configuration interval = tREFI/16/Tclk. tREFI is 7800 ns, and Tclk is two times of the running cycle when the SDRAM is used.&lt;br&gt;When DDRC_CONFIG1[aref_mode] is 1, the interval of DDRC_TIMING2 must be set to 8 x tREFI." range="10:0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING3" description="DDRC_TIMING3 is DDR timing parameter register 3." value="0xFFDFF0F2" startoffset="0x05C">
				<Member name="tzq_prd" description="Number of ZQCS command cycles.&lt;br&gt;0x000: The ZQCS command is forbidden.&lt;br&gt;0x001–0x3FF: n x 128 AREF cycles.&lt;br&gt;The number of ZQCS command cycles is n x 128 taref clock cycles." range="31:22" property="RW"/>
				<Member name="tzqinit" description="Number of delay cycles during ZQ initialization.&lt;br&gt;0x0–0x1FF: n + 1 clock cycles&lt;br&gt;The value needs to be set to the maximum value between tZQINIT and tDLLK." range="21:12" property="RW"/>
				<Member name="taond" description="Count of ODT enable/disable cycles.&lt;br&gt;In DDR2 mode (taond/taofd):&lt;br&gt;0x0: 2/2.5&lt;br&gt;0x1: 3/3.5&lt;br&gt;0x2: 4/4.5&lt;br&gt;0x3: 5/5.5&lt;br&gt;Other values: reserved&lt;br&gt;In DDR3 mode, the value is set to (tWL – 1).&lt;br&gt;Note: The time parameter value is calculated based on the DDR SRAM clock cycle." range="11:8" property="RW"/>
				<Member name="txard" description="Number of wait cycles of exiting the DDR low-power mode.&lt;br&gt;0x0–0xF: n clock cycles. The letter n indicates the corresponding decimal value.&lt;br&gt;For example, 0x7 indicates 7 clock cycles.&lt;br&gt;The value is set to the maximum value among tXP, tXARD, tXARDS, and tXS.&lt;br&gt;In DDR3 mode, when the register is set to tXS, txard only needs to be set to an equivalent clock cycle of 10 ns." range="7:4" property="RW"/>
				<Member name="trtp" description="Wait delay from the read command to the disable command.&lt;br&gt;000–010: 2 clock cycles&lt;br&gt;011–111: n clock cycles&lt;br&gt;Trtp is calculated as follows: AL + BL/2 + Max(trtp, 2) – 2" range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRCTRL" description="DDRC_DTRCTRL is a DDRC gating training control register." value="0x00000401" startoffset="0x0AC">
				<Member name="dt_byte" description="Byte training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;[24]: DDRC byte0 training enable&lt;br&gt;…&lt;br&gt;[31]: DDRC byte7 training enable" range="31:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:12" property="RW"/>
				<Member name="rensel" description="Read enable delay cycle.&lt;br&gt;000–011: n + 1 clock cycles&lt;br&gt;Other values: reserved" range="11:9" property="RW"/>
				<Member name="train_mode" description="Gating training mode.&lt;br&gt;0: Dophin training mode&lt;br&gt;1: common training mode" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="track_en" description="Auto-refresh enable for the gating position.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: A read operation is required between two training operations and the continuous length of the accessed data must be greater than DDR burst 8." range="2" property="RW"/>
				<Member name="train_en" description="Gating position training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x0AC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_AXISTATUS" description="DDRC_AXISTATUS is a DDRC interface status register." value="0x00000000" startoffset="0x0F0">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="axi_st7" description="Status of DDRC bus interface 7.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="7" property="RO"/>
				<Member name="axi_st6" description="Status of DDRC bus interface 6.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="6" property="RO"/>
				<Member name="axi_st5" description="Status of DDRC bus interface 5.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="5" property="RO"/>
				<Member name="axi_st4" description="Status of DDRC bus interface 4.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="4" property="RO"/>
				<Member name="axi_st3" description="Status of DDRC bus interface 3.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="3" property="RO"/>
				<Member name="axi_st2" description="Status of DDRC bus interface 2.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="2" property="RO"/>
				<Member name="axi_st1" description="Status of DDRC bus interface 1.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="1" property="RO"/>
				<Member name="axi_st0" description="Status of DDRC bus interface 0.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="0" property="RO"/>
				<Register offset="0x0F0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_ODTCFG" description="DDRC_ODTCFG is a DDR ODT feature configuration register." value="0x00000000" startoffset="0x0F4">
				<Member name="reserved" description="Reserved. This field must be fixed at 0." range="31:17" property="RW"/>
				<Member name="rodt0" description="Read ODT configuration of rank0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved. This field must be fixed at 0." range="15:1" property="RW"/>
				<Member name="wodt0" description="Write ODT configuration of rank1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0F4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG0" description="DDRC_QOSCFG0 is DDRC QoS algorithm configuration register 0." value="0x0000000F" startoffset="0x100">
				<Member name="reserved" description="Reserved." range="31:7" property="RW"/>
				<Member name="idmap_mode" description="ID mapping mode.&lt;br&gt;0: The id_map mapping mode configured by the register is used by default.&lt;br&gt;1: The QoS mapping mode is used. The AXI port configures this mode in associated mode by running read/write commands. This mapping mode is valid only when its macro definition is enabled in the RTL code.&lt;br&gt;This field must be 1." range="6" property="RW"/>
				<Member name="id_order_ctl" description="Out-of –order execution enable of the specified ID.&lt;br&gt;0: disabled&lt;br&gt;1: enabled The DDRC does not ensure the order when conflict occurs between the DDR row addresses of the read/write commands with the specified ID and other IDs. Master ensures the consistency of the data." range="5" property="RW"/>
				<Member name="order_en" description="Execution order enable for the commands with the same priority.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="dmc_fifo_lvl" description="Depth of the command register FIFO in the DMC.&lt;br&gt;0x0–0xF: n + 1 command depths&lt;br&gt;Note: The maximum depth of the command register FIFO in the Hi3520D is 0xB, but it is recommended to set the depth to 0x7." range="3:0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG1" description="DDRC_QOSCFG1 is DDRC QoS algorithm configuration register 1." value="0x32103210" startoffset="0x104">
				<Member name="id_map_rd" description="For the read command, QoS that is configured by selecting four bits based on the bus read ID.&lt;br&gt;bit[15:12]: configure bit[3] mapping to the ID&lt;br&gt;bit[11:8]: configure bit[2] mapping to the ID&lt;br&gt;bit[7:4]: configure bit[1] mapping to the ID&lt;br&gt;bit[3:0]: configure bit[0] mapping to the ID&lt;br&gt;For example, if ID_MAP is set to 0x5320, ID[5], ID[3], ID[2], and ID[0] of the bus ID are used for ID mapping and priority configuration.&lt;br&gt;The DDRC inserts three bits between the ninth bit, eighth bit and seventh bit of the existing 13-bit ID. These three bits indicate the AXI port numbers. Therefore, the bit width of the ID mapped by the DDRC is 16 bits.&lt;br&gt;000: axi port 0&lt;br&gt;001: axi port 1&lt;br&gt;010: axi port 2&lt;br&gt;011: axi port 3&lt;br&gt;100: axi port 4&lt;br&gt;101: axi port 5&lt;br&gt;110: axi port 6&lt;br&gt;111: axi port 7" range="31:16" property="RW"/>
				<Member name="id_map_wr" description="For the read command, QoS that is configured by selecting four bits based on the bus ID.&lt;br&gt;bit[15:12]: configure bit[3] mapping to the ID&lt;br&gt;bit[11:8]: configure bit[2] mapping to the ID&lt;br&gt;bit[7:4]: configure bit[1] mapping to the ID&lt;br&gt;bit[3:0]: configure bit[0] mapping to the ID&lt;br&gt;For example, if ID_MAP is set to 0x5320, ID[5], ID[3], ID[2], and ID[0] of the bus ID are used for ID mapping and priority configuration.&lt;br&gt;The DDRC inserts three bits between the ninth bit, eighth bit and seventh bit of the existing 13-bit ID. These three bits indicate the AXI port numbers. Therefore, the bit width of the ID mapped by the DDRC is 16 bits.&lt;br&gt;000: axi port 0&lt;br&gt;001: axi port 1&lt;br&gt;010: axi port 2&lt;br&gt;011: axi port 3&lt;br&gt;100: axi port 4&lt;br&gt;101: axi port 5&lt;br&gt;110: axi port 6&lt;br&gt;111: axi port 7" range="15:0" property="RW"/>
				<Register offset="0x104"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOS" description="DDRC_QOS is a DDRC command priority configuration register." value="0x00000004" startoffset="0x150+0x4*id0s">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="pri_apt" description="Command priority adaptation configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1?0xF: n x 16 clock cycles" range="27:24" property="RW"/>
				<Member name="age_prd" description="Command aging cycle configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1?0xF: n x 16 clock cycles" range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RW"/>
				<Member name="qos_en" description="Command QoS enable (timeout).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="qos" description="Command QoS configuration (timeout).&lt;br&gt;0x1?0x3FF: n clock cycles&lt;br&gt;Other values: reserved&lt;br&gt;Note: The used timeout is an integral multiple of 16. The lower four bits of rd_qos is ignored." range="13:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="pri" description="Command priority configuration.&lt;br&gt;000: highest priority&lt;br&gt;001: higher priority&lt;br&gt;…&lt;br&gt;111: lowest priority" range="2:0" property="RW"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_FLUX" description="DDRC_FLUX is a DDRC AXI port bandwidth traffic control configuration register." value="0x00000000" startoffset="0x200+0x4*ports">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="flux_port_en" description="AXI port DDRC traffic count enable.&lt;br&gt;0: disabled &lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="flux_ovfl" description="AXI port traffic overflow allow enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this bit is set to 1, the traffic of the AXI port exceeds the bandwidth limit, and no request is raised over the AXI ports without overflow, the bandwidth of the AXI port can exceed the configured value." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RW"/>
				<Member name="flux_lvl" description="AXI port traffic overflow allow threshold.&lt;br&gt;0x0–0xC: DMC threshold for allowing traffic overflow&lt;br&gt;Other values: reserved&lt;br&gt;When flux_ovfl is set to 1, this traffic overflow over the AXI port is allowed if the traffic of the AXI port is greater than the configured bandwidth of flux and the number of the commands to be processed in DMC is less than the configured threshold." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RW"/>
				<Member name="flux" description="Bandwidth configuration of the AXI port.&lt;br&gt;0x0–0x3FF: ratio of the maximum DDR bandwidth to the total bandwidth accessed by the AXI port. The total bandwidth is 1024. The configured value is calculated as follows: ratio of the required bandwidth to the total bandwidth x1024. For example, if 20% of bandwidth is required for this AXI port, configure flux to 0xCD." range="9:0" property="RW"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST0" description="DDRC_TEST0 is a DDRC test status register." value="0x00000000" startoffset="0x240">
				<Member name="dmc_ct" description="DDRC command type." range="31:16" property="RO"/>
				<Member name="dmc_cv" description="Commands that are being processed by the DDRC." range="15:0" property="RO"/>
				<Register offset="0x240"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST1" description="DDRC_TEST1 is a DDRC test status register." value="0x00000000" startoffset="0x244">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="dt_num" description="Cycle n select, data read from the training module (n = 0–23)." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="byte_sel" description="Channel select of the returned data.&lt;br&gt;0x0–0x7: channel n select" range="2:0" property="RW"/>
				<Register offset="0x244"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST7" description="DDRC_TEST7 is a DDRC performance measurement control register." value="0x00000000" startoffset="0x260">
				<Member name="perf_mode" description="Performance measurement mode.&lt;br&gt;0: continuous trigger mode. The performance counter counts continuously. No data overflow occurs within 1s = (533 MHz).&lt;br&gt;1: single trigger mode. When the performance counter reaches the maximum value, the count value is retained but counting is stopped.&lt;br&gt;Note: When an overflow occurs, the count values wrap." range="31" property="RW"/>
				<Member name="perf_en" description="Performance measurement enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: When perf_mode is 0 and this bit is enabled, performance measurement register starts cyclic counting. When perf_mode is 1, this bit is cleared after counting is complete once." range="30" property="RW"/>
				<Member name="perf_ch" description="Read and write count channel.&lt;br&gt;00: disabled&lt;br&gt;01: channel 0&lt;br&gt;10: channel 1&lt;br&gt;11: channel 0 and channel 1&lt;br&gt;Note: This register limits the number of read/write command count channels of DDRC_TEST8 and DDRC_TEST9." range="29:28" property="RW"/>
				<Member name="perf_prd" description="Performance measurement cycle.&lt;br&gt;0x0–0xFFFFFFF: count cycles&lt;br&gt;The actual count cycle is calculated as follows: perf_prd x 4 xtclk. Where tclk is the bus clock cycle of the DDRC.&lt;br&gt;Note: This configuration is valid only when perf_mode is 1. When perf_mode is set to 0 to select the continuous count mode, the performance counters keep on counting." range="27:0" property="RW"/>
				<Register offset="0x260"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST8" description="DDRC_TEST8 is a DDRC write command count register." value="0x00000000" startoffset="0x264">
				<Member name="wr_num" description="Count of write commands in the count period. This register is written to clear.&lt;br&gt;Wrap cycle counting is supported." range="31:0" property="RWC"/>
				<Register offset="0x264"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST9" description="DDRC_TEST9 is a DDRC read command count register." value="0x00000000" startoffset="0x268">
				<Member name="rd_num" description="Count of read commands in the count period. This register is written to clear.&lt;br&gt;Wrap cycle counting is supported." range="31:0" property="RWC"/>
				<Register offset="0x268"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST10" description="DDRC_TEST10 is a DDRC DMC wait command count register." value="0x00000000" startoffset="0x26C">
				<Member name="dmc_cmd_num" description="Count of DMC wait commands of the DDRC in the count period. This register is written to clear.&lt;br&gt;Wrap cycle counting is supported.&lt;br&gt;Note: As the register width is limited and data overflow needs to be avoided within 1s under the 620 MHz clock, the displayed count value of this register is the actual count value divided by 2." range="31:0" property="RWC"/>
				<Register offset="0x26C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST12" description="DDRC_TEST12 is a DDRC test status register." value="0x00000FFF" startoffset="0x280">
				<Member name="wfifo_f" description="Write FIFO full status." range="31:16" property="RO"/>
				<Member name="wfifo_e" description="Write FIFO empty status.&lt;br&gt;Note: Only the 12-bit reset value is 0xFFF for the Hi3520D." range="15:0" property="RO"/>
				<Register offset="0x280"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYSRST" description="DDRC_PHYSRST is a DDRPHY soft reset control signal register." value="0x00000001" startoffset="0x400">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ddrphy_srst" description="DDRPHY reset control.&lt;br&gt;0: The reset is valid.&lt;br&gt;1: The reset is invalid" range="0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYSTATUS" description="DDRC_PHYSTATUS is a DDRPHY status register." value="0x00000000" startoffset="0x404">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="phy_init_done" description="DDRPHY initialization complete flag.&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYCTRL" description="DDRC_PHYCTRL is a DDRPHY control register." value="0x00000001" startoffset="0x408">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="phy_init_start" description="DDRPHY initialization request.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG1" description="DDRC_PHY_REG1 is DDRPHY register 1." value="0x0000003F" startoffset="0x800">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rfifo_en" description="RX FIFO enable.&lt;br&gt;01: 8-bit read DQ&lt;br&gt;11: 16-bit read DQ" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved. The initial value is not zero." range="3:0" property="-"/>
				<Register offset="0x800"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG2" description="DDRC_PHY_REG2 is DDRPHY register 2." value="0x00000000" startoffset="0x808">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_mem_type" description="Memory select.&lt;br&gt;1: DDR2&lt;br&gt;0: DDR3" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:2" property="RW"/>
				<Member name="cal_mode" description="DQS squelch calibration mode select.&lt;br&gt;1: bypass mode &lt;br&gt;0: no bypass mode" range="1" property="RW"/>
				<Member name="cal_start" description="DQS squelch auto calibration enable, effective in no bypass mode.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0x808"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG3" description="DDRC_PHY_REG3 is DDRPHY register 3." value="0x00000025" startoffset="0x804">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="reseverd_nz" description="Reserved. The initial value is not zero." range="7:1" property="RW"/>
				<Member name="phy_bl" description="Burst length select for calibration.&lt;br&gt;0: burst4&lt;br&gt;1: burst8" range="0" property="RW"/>
				<Register offset="0x804"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG4" description="DDRC_PHY_REG4 is DDRPHY register 4." value="0x00000020" startoffset="0x824">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_ck_en" description="CK/CKB I/O enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RW"/>
				<Member name="reserved_nz" description="Reserved. The initial value is not zero." range="5:4" property="RW"/>
				<Member name="phy_odt_en" description="ODT I/O enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="phy_cs_en" description="CS I/O enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="2" property="RW"/>
				<Member name="phy_cmd_en" description="CMD I/O enable.&lt;br&gt;0: always enabled&lt;br&gt;1: enabled when a CMD is received." range="1" property="RW"/>
				<Member name="phy_cke_en" description="CKE I/O enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x824"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG4A" description="DDRC_PHY_REG4A is DDRPHY register 4A." value="0x00000070" startoffset="0x838">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cl" description="CL value.&lt;br&gt;DDR2/DDR3 CL" range="7:4" property="RW"/>
				<Member name="phy_al" description="AL value.&lt;br&gt;DDR2/DDR3 AL" range="3:0" property="RW"/>
				<Register offset="0x838"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG4B" description="DDRC_PHY_REG4B is DDRPHY register 4B." value="0x00000009" startoffset="0x83C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_dqssq_dly_h" description="Higher eight bits DQS gating delay select in bypass mode." range="5:3" property="RW"/>
				<Member name="phy_dqssq_dly_l" description="Lower eight bits DQS gating delay select in bypass mode." range="2:0" property="RW"/>
				<Register offset="0x83C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG6" description="DDRC_PHY_REG6 is DDRPHY register 6." value="0x0000000C" startoffset="0x8D4">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_ltxdqdll_byph" description="Left channel TX DQ DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_ltxdqdll_en" description="Left channel TX DQ DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_ltxdqdll_dly" description="Left channel TX DQ DLL phase delay select.&lt;br&gt;000: no delay&lt;br&gt;001: 22.5° delay&lt;br&gt;010: 45° delay&lt;br&gt;011: 67.5° delay&lt;br&gt;100: 90° delay&lt;br&gt;101: 112.5° delay&lt;br&gt;110: 135° delay&lt;br&gt;111: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x8D4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG7" description="DDRC_PHY_REG7 is DDRPHY register 7." value="0x00000008" startoffset="0x8D8">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_ltxdqsdll_byph" description="Left channel TX DQS DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_ltxdqsdll_en" description="Left channel TX DQS DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_ltxdqsdll_dly" description="Left channel TX DQS DLL phase delay select.&lt;br&gt;000: no delay&lt;br&gt;001: 22.5° delay&lt;br&gt;010: 45° delay&lt;br&gt;011: 67.5° delay&lt;br&gt;100: 90° delay&lt;br&gt;101: 112.5° delay&lt;br&gt;110: 135° delay&lt;br&gt;111: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x8D8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG8" description="DDRC_PHY_REG8 is DDRPHY register 8." value="0x00000001" startoffset="0x8E0">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_ldqssqdll_en" description="Left channel RX DQS squelch DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RW"/>
				<Member name="phy_ldqssqdll_dly" description="Left channel RX DQS squelch DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="5:3" property="RW"/>
				<Member name="phy_lrxdqsdll_en" description="Left channel RX DQS latching DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="2" property="RW"/>
				<Member name="phy_lrxdqsdll_dly" description="Left channel RX DQS latching DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay" range="1:0" property="RW"/>
				<Register offset="0x8E0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_RE9" description="DDRC_PHY_REG9 is DDRPHY register 9." value="0x0000000C" startoffset="0x914">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_rtxdqdll_byph" description="Right channel TX DQ DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_rtxdqdll_en" description="Right channel TX DQ DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_rtxdqdll_dly" description="Right channel TX DQ DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay&lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x914"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_RE10" description="DDRC_PHY_REG10 is DDRPHY register 10." value="0x00000008" startoffset="0x918">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_rtxdqsdll_byph" description="Right channel TX DQS DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_rtxdqsdll_en" description="Right channel TX DQS DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_rtxdqsdll_dly" description="Right channel TX DQS DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay&lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x918"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG11" description="DDRC_PHY_REG11 is DDRPHY register 11." value="0x00000001" startoffset="0x920">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_rdqssqdll_en" description="Right channel RX DQS squelch DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RW"/>
				<Member name="phy_rdqssqdll_dly" description="Right channel RX DQS squelch DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="5:3" property="RW"/>
				<Member name="phy_rrxdqsdll_en" description="Right channel RX DQS latching DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="2" property="RW"/>
				<Member name="phy_rrxdqsdll_dly" description="Right channel RX DQS latching DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay" range="1:0" property="RW"/>
				<Register offset="0x920"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG12" description="DDRC_PHY_REG12 is DDRPHY register 12." value="0x00000088" startoffset="0x840">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cmd0pu_str" description="CMD0 I/O pull-up driver strength control." range="7:4" property="RW"/>
				<Member name="phy_cmd0pd_str" description="CMD0 I/O pull-down driver strength control." range="3:0" property="RW"/>
				<Register offset="0x840"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG13" description="DDRC_PHY_REG13 is DDRPHY register 13." value="0x00000088" startoffset="0x844">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cmd0_rsl" description="CMD0 rising slew rate control." range="7:4" property="RW"/>
				<Member name="phy_cmd0_fsl" description="CMD0 falling slew rate control." range="3:0" property="RW"/>
				<Register offset="0x844"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG14" description="DDRC_PHY_REG14 is DDRPHY register 14." value="0x00000073" startoffset="0x848">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cmd0sdll_lpen" description="CMD0 slave DLL low power enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7" property="RW"/>
				<Member name="phy_cmd0dly_en" description="CMD0 one 2xclk cycle delay select.&lt;br&gt;1: one cycle &lt;br&gt;0: no delay" range="6" property="RW"/>
				<Member name="phy_rstn_pu" description="RESETN weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" property="RW"/>
				<Member name="phy_rstn_pd" description="RESETN weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="4" property="RW"/>
				<Member name="phy_cmd0_pu" description="CMD0 weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="phy_cmd0_pd" description="CMD0 weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="phy_cmd0pu_msb" description="CMD0 pull-up driver strength control bit, MSB" range="1" property="RW"/>
				<Member name="phy_cmd0pd_msb" description="CMD0 pull-down driver strength control bit, MSB" range="0" property="RW"/>
				<Register offset="0x848"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG15" description="DDRC_PHY_REG15 is DDRPHY register 15." value="0x00000008" startoffset="0x84C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_cmd0fb_en" description="CMD0 feedback enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="phy_cmd0sdll_inv" description="CMD0 slave DLL inverse mode select.&lt;br&gt;1: inverse &lt;br&gt;0: no inverse" range="4" property="RW"/>
				<Member name="phy_cmd0sdll_en" description="CMD0 slave DLL enable.&lt;br&gt;1: enabled &lt;br&gt;0: disabled" range="3" property="RW"/>
				<Member name="phy_cmd0txsdll_dly" description="CMD0 TX slave DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x84C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG16" description="DDRC_PHY_REG16 is DDRPHY register 16." value="0x00000088" startoffset="0x854">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cmd1pu_str" description="CMD1 pull-up driver strength control." range="7:4" property="RW"/>
				<Member name="phy_cmd1pd_str" description="CMD1 pull-down driver strength control." range="3:0" property="RW"/>
				<Register offset="0x854"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG17" description="DDRC_PHY_REG17 is DDRPHY register 17." value="0x00000088" startoffset="0x858">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cmd1_rsl" description="CMD1 rising slew rate control." range="7:4" property="RW"/>
				<Member name="phy_cmd1_fsl" description="CMD1 falling slew rate control." range="3:0" property="RW"/>
				<Register offset="0x858"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG18" description="DDRC_PHY_REG18 is DDRPHY register 18." value="0x00000053" startoffset="0x85C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cmd1sdll_lpen" description="CMD1 slave DLL low power enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7" property="RW"/>
				<Member name="phy_cmd1dly_en" description="CMD1 one 2xclk cycle delay select.&lt;br&gt;1: one cycle&lt;br&gt;0: no delay" range="6" property="RW"/>
				<Member name="phy_rstn_pu" description="CKE weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" property="RW"/>
				<Member name="phy_rstn_pd" description="CKE weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="4" property="RW"/>
				<Member name="phy_cmd1_pu" description="CMD1 weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="phy_cmd1_pd" description="CMD1 weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="phy_cmd1pu_msb" description="CMD1 pull-up driver strength control bit, MSB" range="1" property="RW"/>
				<Member name="phy_cmd1pd_msb" description="CMD1 pull-down driver strength control bit, MSB" range="0" property="RW"/>
				<Register offset="0x85C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG19" description="DDRC_PHY_REG19 is DDRPHY register 19." value="0x00000008" startoffset="0x860">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_cmd1fb_en" description="CMD1 feedback enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="phy_cmd1sdll_inv" description="CMD1 slave DLL inverse mode select.&lt;br&gt;1: inverse &lt;br&gt;0: no inverse" range="4" property="RW"/>
				<Member name="phy_cmd1sdll_en" description="CMD1 slave DLL enable.&lt;br&gt;1: enabled &lt;br&gt;0:disable" range="3" property="RW"/>
				<Member name="phy_cmd1txsdll_dly" description="CMD1 TX slave DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x860"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG20" description="DDRC_PHY_REG20 is DDRPHY register 20." value="0x00000005" startoffset="0x864">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="phy_cmd1obv_en" description="CMD1 observation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="reserved_nz" description="Reserved. The initial value is not zero." range="2:1" property="RW"/>
				<Member name="phy_ckdly_en" description="CK one 2xclk cycle delay select.&lt;br&gt;1: one cycle &lt;br&gt;0: no delay" range="0" property="RW"/>
				<Register offset="0x864"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG21" description="DDRC_PHY_REG21 is DDRPHY register 21." value="0x00000000" startoffset="0x868">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="phy_cksdll_inv" description="CK slave DLL inverse mode select.&lt;br&gt;1: inverse &lt;br&gt;0: no inverse" range="3" property="RW"/>
				<Member name="phy_cktxsdll_dly" description="CK TX slave DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x868"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG22" description="DDRC_PHY_REG22 is DDRPHY register 22." value="0x00000088" startoffset="0x870">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_ckpu_str" description="CK pull-up driver strength control." range="7:4" property="RW"/>
				<Member name="phy_ckpd_str" description="CK pull-down driver strength control." range="3:0" property="RW"/>
				<Register offset="0x870"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG23" description="DDRC_PHY_REG23 is DDRPHY register 23." value="0x00000088" startoffset="0x874">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_ck_rsl" description="CK rising slew rate control." range="7:4" property="RW"/>
				<Member name="phy_ck_fsl" description="CK falling slew rate control." range="3:0" property="RW"/>
				<Register offset="0x874"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG24" description="DDRC_PHY_REG24 is DDRPHY register 24." value="0x00000003" startoffset="0x878">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_ckpu_msb" description="CK pull-up driver strength control bit, MSB" range="1" property="RW"/>
				<Member name="phy_ckpd_msb" description="CK pull-down driver strength control bit, MSB" range="0" property="RW"/>
				<Register offset="0x878"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG25" description="DDRC_PHY_REG25 is DDRPHY register 25." value="0x00000088" startoffset="0x880">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_dqpu_str" description="DQ pull-up driver strength control." range="7:4" property="RW"/>
				<Member name="phy_dqpd_str" description="DQ pull-down driver strength control." range="3:0" property="RW"/>
				<Register offset="0x880"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG26" description="DDRC_PHY_REG26 is DDRPHY register 26." value="0x00000088" startoffset="0x884">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_dq_rsl" description="DQ rising slew rate control." range="7:4" property="RW"/>
				<Member name="phy_dq_fsl" description="DQ falling slew rate control." range="3:0" property="RW"/>
				<Register offset="0x884"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG27" description="DDRC_PHY_REG27 is DDRPHY register 27." value="0x00000024" startoffset="0x888">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_dqpu_odt" description="DQ pull-up ODT control." range="5:3" property="RW"/>
				<Member name="phy_dqpd_odt" description="DQ pull-down ODT control." range="2:0" property="RW"/>
				<Register offset="0x888"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG28" description="DDRC_PHY_REG28 is DDRPHY register 28." value="0x00000037" startoffset="0x88C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_dqpd_msb" description="DQ pull-down driver strength control bit, MSB" range="5" property="RW"/>
				<Member name="phy_dqpu_msb" description="DQ pull-up driver strength control bit, MSB" range="4" property="RW"/>
				<Member name="phy_dqpu_en" description="DQ weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="phy_dqpd_en" description="DQ weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="phy_dqpu_odtmsb" description="DQ pull-up ODT control bit, MSB" range="1" property="RW"/>
				<Member name="phy_dqpd_odtmsb" description="DQ pull-down ODT control bit, MSB" range="0" property="RW"/>
				<Register offset="0x88C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG29" description="DDRC_PHY_REG29 is DDRPHY register 29." value="0x0000002D" startoffset="0x9C0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="reserved_nz1" description="Reserved. The initial value is not zero." range="5" property="RW"/>
				<Member name="phy_dqssq_2xdly_h" description="Higher eight bits RX DQS squelch 2xclk cycle delay select.&lt;br&gt;11: three cycles&lt;br&gt;10: two cycles&lt;br&gt;01: one cycle&lt;br&gt;00: no delay" range="4:3" property="RW"/>
				<Member name="reserved_nz0" description="Reserved. The initial value is not zero." range="2" property="RW"/>
				<Member name="phy_dqssq_2xdly_l" description="Lower eight bits RX DQS squelch 2xclk cycle delay select.&lt;br&gt;11: three cycles&lt;br&gt;10: two cycles&lt;br&gt;01: one cycle&lt;br&gt;00: no delay" range="1:0" property="RW"/>
				<Register offset="0x9C0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG30" description="DDRC_PHY_REG30 is DDRPHY register 30." value="0x00000024" startoffset="0xAC4">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a1" description="A1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a0" description="A0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAC4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG31" description="DDRC_PHY_REG31 is DDRPHY register 31." value="0x00000024" startoffset="0xAC8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a3" description="A3 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a2" description="A2 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAC8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG32" description="DDRC_PHY_REG32 is DDRPHY register 32." value="0x00000024" startoffset="0xACC">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a5" description="A5 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a4" description="A4 bit delay." range="2:0" property="RW"/>
				<Register offset="0xACC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG33" description="DDRC_PHY_REG33 is DDRPHY register 33." value="0x00000024" startoffset="0xAD0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a7" description="A7 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a6" description="A6 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAD0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG34" description="DDRC_PHY_REG34 is DDRPHY register 34." value="0x00000024" startoffset="0xAD4">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a9" description="A9 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a8" description="A8 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAD4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG35" description="DDRC_PHY_REG35 is DDRPHY register 35." value="0x00000024" startoffset="0xAD8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a11" description="A11 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a10" description="A10 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAD8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG36" description="DDRC_PHY_REG36 is DDRPHY register 36." value="0x00000024" startoffset="0xADC">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a13" description="A13 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a12" description="A12 bit delay." range="2:0" property="RW"/>
				<Register offset="0xADC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG37" description="DDRC_PHY_REG37 is DDRPHY register 37." value="0x00000024" startoffset="0xAE0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_b1" description="B1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_b0" description="B0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAE0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG38" description="DDRC_PHY_REG38 is DDRPHY register 38." value="0x00000024" startoffset="0xAE4">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_rasb" description="RASB bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_b2" description="B2 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAE4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG39" description="DDRC_PHY_REG39 is DDRPHY register 39." value="0x00000024" startoffset="0xAE8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_web" description="WEB bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_casb" description="CASB bit delay." range="2:0" property="RW"/>
				<Register offset="0xAE8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG40" description="DDRC_PHY_REG40 is DDRPHY register 40." value="0x00000024" startoffset="0xAEC">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_ckb1" description="CKB1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_ck1" description="CK1 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAEC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG41" description="DDRC_PHY_REG41 is DDRPHY register 41." value="0x00000024" startoffset="0xAF0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_cke" description="CKE bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_odt" description="ODT bit delay." range="2:0" property="RW"/>
				<Register offset="0xAF0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG42" description="DDRC_PHY_REG42 is DDRPHY register 42." value="0x00000004" startoffset="0xAF4">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="phy_skew_rstn" description="RESETN bit delay." range="2:0" property="RW"/>
				<Register offset="0xAF4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG43" description="DDRC_PHY_REG43 is DDRPHY register 43." value="0x00000024" startoffset="0xAF8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_txskew_dm1" description="TX DM1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_txskew_dm0" description="TX DM0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAF8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_TXDQSKEW" description="DDRC_PHY_TXDQSKEW is a DDRPHY register." value="0x00000024" startoffset="0xAFC+0x4*dq_hf">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_txskew_dq_o" description="TX DQ[2 x dq_hf + 1] bit delay." range="5:3" property="RW"/>
				<Member name="phy_txskew_dq_e" description="TX DQ[2 x dq_hal] bit delay." range="2:0" property="RW"/>
				<Register offset="0xafc"/>
				<Register offset="0xb00"/>
				<Register offset="0xb04"/>
				<Register offset="0xb08"/>
				<Register offset="0xb0c"/>
				<Register offset="0xb10"/>
				<Register offset="0xb14"/>
				<Register offset="0xb18"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG52" description="DDRC_PHY_REG52 is DDRPHY register 52." value="0x00000024" startoffset="0xB1C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_txskew_dqs1" description="TX DQS1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_txskew_dqs0" description="TX DQS0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB1C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG53" description="DDRC_PHY_REG53 is DDRPHY register 53." value="0x00000004" startoffset="0xB20">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="phy_skew_a14" description="A14 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB20"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG54" description="DDRC_PHY_REG54 is DDRPHY register 54." value="0x00000024" startoffset="0xB24">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_ckb0" description="CKB0 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_ck0" description="CK0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB24"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG55" description="DDRC_PHY_REG55 is DDRPHY register 55." value="0x00000024" startoffset="0xB28">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rxskew_dm1" description="RX DM1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_rxskew_dm0" description="RX DM0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB28"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_RXDQSKEW" description="DDRC_PHY_RXDQSKEW is a DDRPHY register." value="0x00000024" startoffset="0xB2C+0x4*dq_hf">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rxskew_dq_o" description="RX DQ[2 x dq_hf + 1] bit delay." range="5:3" property="RW"/>
				<Member name="phy_rxskew_dq_e" description="RX DQ[2 x dq_hal] bit delay." range="2:0" property="RW"/>
				<Register offset="0xb2c"/>
				<Register offset="0xb30"/>
				<Register offset="0xb34"/>
				<Register offset="0xb38"/>
				<Register offset="0xb3c"/>
				<Register offset="0xb40"/>
				<Register offset="0xb44"/>
				<Register offset="0xb48"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG5E" description="DDRC_PHY_REG5E is DDRPHY register 5E." value="0x00000024" startoffset="0xB4C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rxskew_dqs1" description="RX DQS1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_rxskew_dqs0" description="RX DQS0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB4C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG60" description="DDRC_PHY_REG60 is DDRPHY register 60." value="0x00000000" startoffset="0xBE0+0x4*blanes">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cal_dllsel" description="Calibration configuration: DLL phase delay select." range="7:5" property="RO"/>
				<Member name="phy_cal_ophsel" description="Calibration configuration: gating delay clock cycle select." range="4:3" property="RO"/>
				<Member name="phy_cal_cycsel" description="Calibration configuration: read enable delay clock cycle select." range="2:0" property="RO"/>
				<Register offset="0xbe0"/>
				<Register offset="0xbe4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG61" description="DDRC_PHY_REG61 is DDRPHY register 61." value="0x00000000" startoffset="0xBE8">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_cal_done_h" description="Higher eight bits of the calibration done signal." range="1" property="RO"/>
				<Member name="phy_cal_done_l" description="Lower eight bits of the calibration done signal." range="0" property="RO"/>
				<Register offset="0xBE8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG62" description="DDRC_PHY_REG62 is DDRPHY register 62." value="0x00000000" startoffset="0xBC4">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_idqe_h" description="DQS value sampled by higher eight bits DQS gating signal." range="1" property="RO"/>
				<Member name="phy_idqs_l" description="DQS value sampled by lower eight bits DQS gating signal." range="0" property="RO"/>
				<Register offset="0xBC4"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SFC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10010000"/>
			<RegisterGroup name="GLOBAL_CONFIG" description="GLOBAL_CONFIG is a global configuration register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="4:3" property="RW"/>
				<Member name="flash_addr_mode" description="SPI address mode&lt;br&gt;0: 3-byte address mode (default)&lt;br&gt;1: 4-byte address mode&lt;br&gt;The write operation is invalid when CMD.start is 1." range="2" property="RW"/>
				<Member name="wp_en" description="Enable hardware write protection. The WP pin is forcibly pulled down when the bit is set to 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mode" description="SPI mode configuration&lt;br&gt;0: mode 0&lt;br&gt;1: mode 3" range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="TIMING" description="TIMNG is a timing configuration register." value="0x0000660F" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="tcsh" description="Set the CS hold time&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, …, or 7)" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="tcss" description="Set the setup time of the CS.&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, …, or 7)" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RO"/>
				<Member name="tshsl" description="Indicates the deselect time of the CS. It is equal to the interval between two flash operations.&lt;br&gt;0000–1111: n + 2 clock cycles. (n = 0, 1, 2, …, or 15)" range="3:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW_STATUS" description="INT_RAW_STATUS is an interrupt raw status register." value="0x00000000" startoffset="0x0120">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_raw_status" description="Raw status of DMA operation done interrupt (not masked)&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="1" property="RO"/>
				<Member name="cmd_op_end_raw_status" description="Raw interrupt status of instruction operation end (not masked).&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="0" property="RO"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="INT_STATUS is a masked interrupt status register." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_status" description="Raw status of DMA operation done interrupt (masked)&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="1" property="RO"/>
				<Member name="cmd_op_end_status" description="Interrupt status of instruction operation end (masked)&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="0" property="RO"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="INT_MASK is an interrupt mask register." value="0x00000000" startoffset="0x0128">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_mask" description="DMA operation done interrupt mask bit&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="cmd_op_end_int_mask" description="Instruction operation end interrupt mask bit&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="INT_CLEAR" description="INT_CLEAR is an interrupt clear register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_clr" description="DMA done interrupt clear bit. Writing 1 to this bit clears dma_done_status and dma_done_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="1" property="WO"/>
				<Member name="cmd_op_end_int_clr" description="Instruction operation end interrupt clear bit. Writing 1 to this bit clears cmd_op_end_status and cmd_op_end_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="0" property="WO"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="VERSION" description="VERSION is a version register." value="0x00000350" startoffset="0x01F8">
				<Member name="version" description="SFC version number" range="31:0" property="RO"/>
				<Register offset="0x01F8"/>
			</RegisterGroup>
			<RegisterGroup name="VERSION_SEL" description="VERSION_SEL is a version selection register." value="0x00000001" startoffset="0x01FC">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="version_sel" description="New and earlier version register group indication signal&lt;br&gt;0: earlier version register group&lt;br&gt;1: new version register group" range="0" property="RO"/>
				<Register offset="0x01FC"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG1" description="BUS_CONFIG1 is the bus operation configuration register 1." value="0x80800300" startoffset="0x0200">
				<Member name="rd_enable" description="Bus read control. The value 0 is returned when the bus reads data.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="wr_enable" description="Bus write control. Ignore the bus write operation.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="wr_ins" description="Write instruction" range="29:22" property="RW"/>
				<Member name="wr_dummy_bytes" description="Dummy byte of the bus write operation &lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="21:19" property="RW"/>
				<Member name="wr_mem_if_type" description="Bus write operation specifies the type of the connected SPI flash interface.&lt;br&gt;000: standard SPI interface type&lt;br&gt;001: dual-Input/dual-Output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full DIO SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-Input/Dual-Output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full QIO SPI" range="18:16" property="RW"/>
				<Member name="rd_ins" description="Read instruction" range="15:8" property="RW"/>
				<Member name="rd_prefetch_cnt" description="Clock cycle for prefetching data when the flash memory is accessed at a variable data length through the bus.&lt;br&gt;00: not prefetched (default)&lt;br&gt;01: prefetch the data in one clock cycle&lt;br&gt;10: prefetch the data in two clock cycles&lt;br&gt;11: prefetch the data in three clock cycles" range="7:6" property="RW"/>
				<Member name="rd_dummy_bytes" description="Dummy byte of the bus read operation &lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="5:3" property="RW"/>
				<Member name="rd_mem_if_type" description="Bus read operation specifies the type of the connected SPI flash interface.&lt;br&gt;000: standard SPI interface type&lt;br&gt;001: dual-Input/Dual-Output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full DIO SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-Input/Dual-Output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full QIO SPI" range="2:0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG2" description="BUS_CONFIG2 is the bus configuration register 2." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="reserved" description="Reserved. The value 0 must be written to this bit." range="2:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_FLASH_SIZE" description="BUS_FLASH_SIZE is a bus mapping size register." value="0x00000909" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="flash_size_cs1" description="Capacity of the SPI flash connected to CS 1.&lt;br&gt;0000: 0000: No SPI flash is connected. &lt;br&gt;0001: 512 kbits&lt;br&gt;0010: 1 Mbit&lt;br&gt;0011: 2 Mbits&lt;br&gt;0100: 4 Mbits&lt;br&gt;0101: 8 Mbits&lt;br&gt;0110: 16 Mbits&lt;br&gt;0111: 32 Mbits&lt;br&gt;1000: 64 Mbits&lt;br&gt;1001: 128 Mbits (default)&lt;br&gt;1010: 256 Mbits&lt;br&gt;1011: 512 Mbits&lt;br&gt;1100: 1 Gbit&lt;br&gt;1101: 2 Gbits&lt;br&gt;1110: 4 Gbits&lt;br&gt;1111: 8 Gbits" range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="CS0_BUS_BASE_ADDR" description="CS0 bus mapping base address register is a bus mapping base address register." value="0x5A000000" startoffset="0x0214">
				<Member name="cs0_bus_base_addr_high" description="The CS0 flash memory is mapped to the system space address." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x0214"/>
			</RegisterGroup>
			<RegisterGroup name="CS1_BUS_BASE_ADDR" description="CS1 bus mapping base address register is a bus mapping base address register." value="0x58000000" startoffset="0x0218">
				<Member name="cs1_bus_base_addr_high" description="The CS1 flash memory is mapped to the system space address." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_ALIAS_ADDR" description="BUS_ALIAS_ADDR is a bus alias base address register." value="0x00000000" startoffset="0x021C">
				<Member name="flash_alias_addr" description="The flash memory is mapped to the second base address of the system space." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_CTRL" description="BUS_DMA_CTRL is a DMA control register." value="0x00000000" startoffset="0x0240">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="reserved" description="DMA操作指定片选。&lt;br&gt;0：片选0采用DMA方式；&lt;br&gt;1：片选1采用DMA方式。" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="rw" description="DMA read and write indication.&lt;br&gt;0: write operation (write data to the flash memory)&lt;br&gt;1: read operation (read data from the flash memory)" range="1" property="RW"/>
				<Member name="start" description="DMA transfer enable control&lt;br&gt;0: no operation or the operation is complete.&lt;br&gt;1: Writing 1 to this bit to enable the DMA operation. Read 1 from this bit indicates the DMA is operating.&lt;br&gt;The value 0 is automatically returned after the DMA operation is complete." range="0" property="RW"/>
				<Register offset="0x0240"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_MEM_SADDR" description="BUS_DMA_MEM_SADDR is DMA DDR start address register." value="0x00000000" startoffset="0x0244">
				<Member name="dma_mem_saddr" description="DMA DDR start address.&lt;br&gt;The start address must be 4-byte aligned." range="31:0" property="RW"/>
				<Register offset="0x0244"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_FLASH_SADDR" description="BUS_DMA_MEM_SADDR is a DMA flash start address register." value="0x00000000" startoffset="0x0248">
				<Member name="dma_flash_saddr" description="DMA flash start address." range="31:0" property="RW"/>
				<Register offset="0x0248"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_LEN" description="BUS_DMA_LEN is a DMA transfer data length register." value="0x00000000" startoffset="0x024C">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="dma_len" description="DMA data transfer length.最大256MB。" range="29:0" property="RW"/>
				<Register offset="0x024C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_AHB_CTRL" description="BUS_DMA_AHB_CTRL is a DMA AHB burst control register." value="0x00000007" startoffset="0x0250">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="incr16_en" description="INC16 burst type enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="incr8_en" description="INC8 burst type enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="incr4_en" description="INC4 burst type enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0250"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_CONFIG" description="CMD_CONFIG is a command configuration register." value="0x00007E00" startoffset="0x0300">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="mem_if_type" description="Specifies the type of the SPI flash interface in register command operation mode.&lt;br&gt;000: standard SPI interface type&lt;br&gt;001: dual-Input/Dual-Output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full DIO SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-Input/Dual-Output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full QIO SPI" range="19:17" property="RW"/>
				<Member name="reserved" description="Reserved. The value 0 must be written to this bit." range="16:15" property="RW"/>
				<Member name="data_cnt" description="The length of the read and written data is N+1 bytes." range="14:9" property="RW"/>
				<Member name="rw" description="Indicates that the data is read or written when that data_en is 1.&lt;br&gt;0: write. Data is written to the flash memory.&lt;br&gt;1: read. Data is read from the flash memory." range="8" property="RW"/>
				<Member name="data_en" description="Indicates whether there is data in this operation.&lt;br&gt;0: no data&lt;br&gt;1: there is data." range="7" property="RW"/>
				<Member name="dummy_byte_cnt" description="Dummy byte in register command operation mode.&lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="6:4" property="RW"/>
				<Member name="addr_en" description="Indicates whether there is an address for the current operation.&lt;br&gt;0: 0: There is no address&lt;br&gt;1: There is an address." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="reserved" description="片选选择信号。&lt;br&gt;0：片选0；&lt;br&gt;1：片选1。" range="1" property="RW"/>
				<Member name="start" description="Instruction operation start.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation starts.&lt;br&gt;After the operation is complete, the bit returns 0 automatically." range="0" property="RW"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_INS" description="CMD_INS is a command instruction register." value="0x00000000" startoffset="0x0308">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="reg_ins" description="Instruction code in the mode that the register accesses the flash memory." range="7:0" property="RW"/>
				<Register offset="0x0308"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_ADDR" description="CMD_ADDR is a command address register." value="0x00000000" startoffset="0x030C">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="cmd_addr" description="Operation address in the mode that the register accesses the flash memory." range="29:0" property="RW"/>
				<Register offset="0x030C"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_DATABUF_N" description="CMD_DATABUF_N is a command data buffer register." value="0x00000000" startoffset="0x0400+0x4*N">
				<Member name="cmd_databuf_n" description="Data buffer N in the mode that the register accesses the flash memory.&lt;br&gt;Register offset address 0x400+4Xn.&lt;br&gt;The variable N can be set to 0 to 15." range="31:0" property="RW"/>
				<Register offset="0x400"/>
				<Register offset="0x404"/>
				<Register offset="0x408"/>
				<Register offset="0x40c"/>
				<Register offset="0x410"/>
				<Register offset="0x414"/>
				<Register offset="0x418"/>
				<Register offset="0x41c"/>
				<Register offset="0x420"/>
				<Register offset="0x424"/>
				<Register offset="0x428"/>
				<Register offset="0x42c"/>
				<Register offset="0x430"/>
				<Register offset="0x434"/>
				<Register offset="0x438"/>
				<Register offset="0x43c"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="ETH" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10090000"/>
			<RegisterGroup name="MDIO_RWCTRL" description="MDIO_RWCTRL is an MDIO command word register.The register does not support soft reset." value="0x00008000" startoffset="0x1100">
				<Member name="cpu_data_in" description="Data used by the MDIO module to perform write operation on the PHY chip.&lt;br&gt;During write operation, the CPU first writes the 16-bit data to be written to the MDIO to this register." range="31:16" property="RW"/>
				<Member name="finish" description="PHY read/write operation complete.&lt;br&gt;0: Not complete.&lt;br&gt;1: Complete.&lt;br&gt;When the read/write operation is required for the second time, the CPU must clear this bit first." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" property="RO"/>
				<Member name="rw" description="PHY read or write access control.&lt;br&gt;0: Read operation.&lt;br&gt;1: Write operation." range="13" property="RW"/>
				<Member name="phy_exaddr" description="Physical address of the external PHY chip.&lt;br&gt;One MDIO can perform read/write operation on multiple external PHY chips. Each PHY chip has one corresponding address. When the MDIO connects to only one external PHY chip, this bit is equivalent to UD_MDIO_PHYADDR[phy0_addr] or UD_MDIO_PHYADDR[phy1_addr]." range="12:8" property="RW"/>
				<Member name="frq_dv" description="Frequency division factor for the MDC (the MDIO interface clock) when the MDIO performs the read/write operation on external PHY chips.&lt;br&gt;Take the frequency 54 MHz of the main clock as an example to describe the matching relationship between frq_dv and MDC frequency.&lt;br&gt;000: The frequency of the working main clock is divided by 50 and the obtained frequency is 1.1 MHz.&lt;br&gt;001: The frequency of the working main clock is divided by 100 and the obtained frequency is 552 KHz.&lt;br&gt;010: The frequency of the working main clock is divided by 150 and the obtained frequency is 368 KHz.&lt;br&gt;011: The frequency of the working main clock is divided by 200 and the obtained frequency is 276 KHz.&lt;br&gt;100: The frequency of the working main clock is divided by 250 and the obtained frequency is 221 KHz.&lt;br&gt;101: The frequency of the working main clock is divided by 300 and the obtained frequency is 184 KHz.&lt;br&gt;110: The frequency of the working main clock is divided by 350 and the obtained frequency is 158 KHz.&lt;br&gt;111: The frequency of the working main clock is divided by 400 and the obtained frequency is 138 KHz." range="7:5" property="RW"/>
				<Member name="phy_inaddr" description="Internal register address of the external PHY chip. This address is presented by a 5-bit binary number." range="4:0" property="RW"/>
				<Register offset="0x1100"/>
			</RegisterGroup>
			<RegisterGroup name="MDIO_RO_DATA" description="MDIO_RO_DATAMDIO is a read data register. The register does not support soft reset." value="0x00000000" startoffset="0x1104">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x1104"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_PHYADDR" description="UD_MDIO_PHYADDR is a PHY physical address register. The register does not support softreset." value="0x00000001" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_RO_STAT" description="UD_MDIO_RO_STAT is a PHY status register. The register does not support soft reset." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_mdio2mac" description="Port speed working status obtained from the MDIO interface, which is in either 10 Mbit/s or 100 Mbit/s working mode.&lt;br&gt;0: 10 Mbit/s mode&lt;br&gt;1: 100 Mbit/s mode" range="2" property="RO"/>
				<Member name="link_mdio2mac" description="Port link status obtained from the MDIO interface.&lt;br&gt;0: No link exists. &lt;br&gt;1: A link exists." range="1" property="RO"/>
				<Member name="duplex_mdio2mac" description="Port duplex working status obtained from the MDIO interface.&lt;br&gt;0: half-duplex &lt;br&gt;1: full-duplex" range="0" property="RO"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_ANEG_CTRL" description="UD_MDIO_ANEG_CTRLPHY is an offset address configuration register for the PHY status.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The PHY speed status is indicated by bit[14] of the register with the address of 17, internal_addr_speedis set to 0x11 and speed_index is set to 0xE. In this case, the ETH module reads the bit value as thecurrent working speed mode of the PHY through the MDIO interface." value="0x04631EA9" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="internal_addr_speed" description="Address of the register in the PHY chip to store the status information (speed). The default value is set according to Intel 9785." range="26:22" property="RW"/>
				<Member name="internal_addr_link" description="Address of the register in the PHY chip to store the status information (link). The default value is set according to Intel 9785." range="21:17" property="RW"/>
				<Member name="internal_addr_duplex" description="Address of the register in the PHY chip to store the status information (duplex). The default value is set according to Intel 9785." range="16:12" property="RW"/>
				<Member name="speed_index" description="Offset address in the PHY status register that is used to store the speed information. The default value is set according to Intel 9785." range="11:8" property="RW"/>
				<Member name="link_index" description="Offset address in the PHY status register that is used to store the link information. The default value is set according to Intel 9785." range="7:4" property="RW"/>
				<Member name="duplex_index" description="Offset address in the PHY status register that is used to store the duplex information. The default value is set according to Intel 9785." range="3:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_IRQENA" description="UD_MDIO_IRQENA is a scan mask register for MDIO status changes. The register does notsupport soft reset.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;If the status information about the PHY chip connecting to the port cannot be scanned and obtainedby configuring UD_MDIO_ANEG_CTRL, you can scan the PHY status register by usingsoftware of processing the interrupt.&lt;/li&gt;&lt;li&gt;link_partner status change refers to the change of any bit of link, speed, and duplex for the PHYstatus.Offset Address&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0114">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="link_partner_ch_mask" description="Port link partner status scan change interrupt mask.&lt;br&gt;0: mask&lt;br&gt;1: unmask" range="3" property="RW"/>
				<Member name="speed_ch_mask" description="Port speed mode scan change interrupt mask.&lt;br&gt;0: mask&lt;br&gt;1: unmask" range="2" property="RW"/>
				<Member name="link_ch_mask" description="Port link mode scan change interrupt mask.&lt;br&gt;0: mask&lt;br&gt;1: unmask" range="1" property="RW"/>
				<Member name="duplex_ch_mask" description="Port duplex mode scan change interrupt mask.&lt;br&gt;0: mask&lt;br&gt;1: unmask" range="0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSEL" description="UD_MAC_PORTSEL is a port working status control register. The register does not supportsoft reset." value="0x00000001" startoffset="0x0200">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="mii_rmii" description="Port interface mode selection.&lt;br&gt;0: MII interface&lt;br&gt;1: RMII interface" range="1" property="RW"/>
				<Member name="stat_ctrl" description="Port working status information select control register.&lt;br&gt;0: Use the status information obtained from the MDIO interface.&lt;br&gt;1: Use the status information set by the CPU." range="0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_RO_STAT" description="UD_MAC_RO_STAT is a port status register. The register does not support soft reset." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_stat" description="Port current speed mode.&lt;br&gt;0: 10 Mbit/s mode&lt;br&gt;1: 100 Mbit/s mode" range="2" property="RO"/>
				<Member name="link_stat" description="Port current link status.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" property="RO"/>
				<Member name="duplex_stat" description="Port current duplex status.&lt;br&gt;0: half-duplex&lt;br&gt;1: full-duplex" range="0" property="RO"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSET" description="UD_MAC_PORTSET is a port working status configuration register. The register does notsupport soft reset." value="0x00000000" startoffset="0x0208">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_stat_dio" description="Port speed mode set by the CPU.&lt;br&gt;0: 10 Mbit/s mode&lt;br&gt;1: 100 Mbit/s mode" range="2" property="RW"/>
				<Member name="link_stat_dio" description="Port link status set by the CPU.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" property="RW"/>
				<Member name="duplex_stat_dio" description="Port duplex mode set by the CPU.&lt;br&gt;0: half-duplex&lt;br&gt;1: full-duplex" range="0" property="RW"/>
				<Register offset="0x0208"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_STAT_CHANGE" description="UD_MAC_STAT_CHANGE is a port status change indicator register. The register does notsupport soft reset." value="0x00000000" startoffset="0x020C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_stat_ch" description="Port speed mode change indicator.&lt;br&gt;0: No change occurs.&lt;br&gt;1: A change occurs.&lt;br&gt;Writing 1 clears this register." range="2" property="WC"/>
				<Member name="link_stat_ch" description="Port link status change indicator.&lt;br&gt;0: No change occurs.&lt;br&gt;1: A change occurs.&lt;br&gt;Writing 1 clears this register." range="1" property="WC"/>
				<Member name="duplex_stat_ch" description="Port duplex mode change indicator.&lt;br&gt;0: No change occurs.&lt;br&gt;1: A change occurs.&lt;br&gt;Writing 1 clears this register." range="0" property="WC"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_SET" description="UD_MAC_SET is a MAC function configuration register.The register does not support soft reset." value="0x202755EE" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="add_pad_en" description="Port auto add PAD enable during transmission.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="crcgen_dis" description="Port CRC generation disable control.&lt;br&gt;0: TX frame recalculate CRC.&lt;br&gt;1: TX frame not recalculate CRC." range="28" property="RW"/>
				<Member name="cntr_rdclr_en" description="Port statistics counter read clear enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cntr_clr_all" description="Port statistics counter clear control.&lt;br&gt;0: not clear&lt;br&gt;1: clear&lt;br&gt;Note: If cntr_clr_all is set to 1, the next clear all operation can be performed only after this bit is set to 0 and then to 1." range="26" property="RW"/>
				<Member name="cntr_roll_dis" description="Port statistics acyclic counter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="colthreshold" description="Port collision count statistics threshold.&lt;br&gt;The default value is 0x1, which indicates the count of frames with one collision." range="24:21" property="RW"/>
				<Member name="in_loop_en" description="Port loopback to internal enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Loopback to internal enable and loopback to external enable cannot be configured at the same time. When the network interface is in normal state, you need to perform soft reset on the module after loopback to internal enable is configured instead of loopback to external enable and vice versa." range="20" property="RW"/>
				<Member name="ex_loop_en" description="Port loopback to external enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Loopback to internal enable and loopback to external enable cannot be configured at the same time. When the network interface is in normal state, you need to perform soft reset on the module after loopback to internal enable is configured instead of loopback to external enable and vice versa." range="19" property="RW"/>
				<Member name="pause_en" description="Port pause frame TX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="rx_shframe_en" description="Port short frame RX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: If rx_shframe_en is set to 1, the minimum RX frame length allowed by the port is that set by rx_min_thr. If rx_shframe_en is set to 0, the minimum RX frame length allowed by the port is 64 bytes (including CRC) by default." range="17" property="RW"/>
				<Member name="rx_min_thr" description="Minimum RX frame length allowed by the port.&lt;br&gt;The value range is from 42 bytes to 63 bytes. The default value is 42 bytes.&lt;br&gt;Note: If rx_min_thr is set to a value smaller than 42, 42 is used instead of the value." range="16:11" property="RW"/>
				<Member name="len_max" description="Maximum RX frame length allowed by the port. The default value is 1518 bytes.&lt;br&gt;The value is in a range of 1518 bytes to 1535 bytes.&lt;br&gt;Note: If len_max is set to a value greater than 2000, 2000 is used instead of the value. If len_max is set to a value smaller than 256, 256 is used instead of the value." range="10:0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_INT" description="UD_MAC_EEE_INT is an EEE raw interrupt register." value="0x00000000" startoffset="0x0480">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="tx_entry_start" description="Raw interrupt that allows the PHY to enter the low-power idle (LPI) state in the ETH TX direction." range="4" property="RO"/>
				<Member name="rx_leave_lpi" description="Raw interrupt that allows the PHY to exit the LPI state in the RX direction." range="3" property="RO"/>
				<Member name="rx_entry_lpi" description="Raw interrupt that allows the PHY to enter the LPI state in the RX direction." range="2" property="RO"/>
				<Member name="tx_leave_lpi" description="Raw interrupt that allows the PHY to exit the LPI state in the TX direction." range="1" property="RO"/>
				<Member name="tx_entry_lpi" description="Raw interrupt that allows the PHY to enter the LPI state in the TX direction." range="0" property="RO"/>
				<Register offset="0x0480"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_INTEN" description="UD_MAC_EEE_INTEN is an EEE interrupt enable register." value="0x00000000" startoffset="0x0484">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="tx_entry_start_msk" description="Mask of the raw interrupt that allows the PHY to enter the LPI state in the ETH TX direction." range="9" property="RW"/>
				<Member name="rx_leave_lpi_msk" description="Mask of the raw interrupt that allows the PHY to exit the LPI state in the RX direction." range="8" property="RW"/>
				<Member name="rx_entry_lpi_msk" description="Mask of the raw interrupt that allows the PHY to enter the LPI state in the RX direction." range="7" property="RW"/>
				<Member name="tx_leave_lpi_msk" description="Mask of the raw interrupt that allows the PHY to exit the LPI state in the TX direction." range="6" property="RW"/>
				<Member name="tx_entry_lpi_msk" description="Mask of the raw interrupt that allows the PHY to enter the LPI state in the TX direction." range="5" property="RW"/>
				<Member name="tx_entry_start_en" description="Enable for the raw interrupt that allows the PHY to enter the LPI state in the ETH TX direction." range="4" property="RO"/>
				<Member name="rx_leave_lpi_en" description="Enable for the raw interrupt that allows the PHY to exit the LPI state in the RX direction." range="3" property="RO"/>
				<Member name="rx_entry_lpi_en" description="Enable for the raw interrupt that allows the PHY to enter the LPI state in the RX direction." range="2" property="RO"/>
				<Member name="tx_leave_lpi_en" description="Enable for the raw interrupt that allows the PHY to exit the LPI state in the TX direction." range="1" property="RO"/>
				<Member name="tx_entry_lpi_en" description="Enable for the raw interrupt that allows the PHY to enter the LPI state in the TX direction." range="0" property="RO"/>
				<Register offset="0x0484"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_ENA" description="UD_MAC_EEE_ENA is an EEE enable register." value="0x00F42400" startoffset="0x0000">
				<Member name="eee_ls_timer" description="LS timer." range="31:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="eee_assert" description="EEE LPI state enable." range="1" property="RW"/>
				<Member name="eee_enable" description="EEE enable." range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_TIMER" description="UD_MAC_EEE_TIMER is a timer register required for the EEE function." value="0x001E2710" startoffset="0x048C">
				<Member name="tx_wk_timer" description="TX_WK_TIMER." range="31:16" property="RW"/>
				<Member name="lpi_cond_timer" description="LPI_COND_TIMER." range="15:0" property="RW"/>
				<Register offset="0x048C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_LINK_STATUS" description="UD_MAC_EEE_LINK_STATUS an ETH port link status register dedicated for the EEEfunction." value="0x00000000" startoffset="0x0490">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="auto_eee" description="The logic controls the EEE process automatically without software interference." range="2" property="RW"/>
				<Member name="eee_tx_press" description="TX back press data flow, allowing the EEE exit process to comply with the time requirement of wk_timer based on 802.3az." range="1" property="RW"/>
				<Member name="phy_link_status" description="PHY link status." range="0" property="RW"/>
				<Register offset="0x0490"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_CLK_CNT" description="UD_MAC_EEE_CLK_CNT is an EEE clock unit counter register." value="0x00000063" startoffset="0x0494">
				<Member name="eee_clk_cnt" description="EEE clock unit counter." range="31:0" property="RW"/>
				<Register offset="0x0494"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_H16" description="GLB_HOSTMAC_H16 is an upper 16-bit register for the local MAC address.The register does not support soft reset." value="0x00000000" startoffset="0x1304">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_SOFT_RESET" description="GLB_SOFT_RESET is an internal soft reset register.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The time for each soft reset must remain for more than 2 ms." value="0x00000000" startoffset="0x1308">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="soft_reset" description="Internal soft reset.&lt;br&gt;0: Not reset.&lt;br&gt;1: Reset.&lt;br&gt;In soft reset state, this bit must be set to 0to clear soft reset." range="0" property="RW"/>
				<Register offset="0x1308"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_FWCTRL" description="GLB_FWCTRL is a forward control register.The register does not support soft reset." value="0x00000020" startoffset="0x1310">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="fwall2cpu_up" description="Indicates whether to forcibly forward all valid input frames to the CPU port.&lt;br&gt;0: no&lt;br&gt;0: yes" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="RO"/>
				<Member name="fw2cpu_ena_up" description="Function enable of forwarding the input frames to the CPU port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MACTCTRL" description="GLB_MACTCTRL is a MAC filter table control register.The register does not support soft reset.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;If the highest byte of the destination MAC address is even, the frame is a unicast frame.&lt;/li&gt;&lt;li&gt;If the highest byte of the destination MAC address is odd, the frame is a multicast frame.&lt;/li&gt;&lt;li&gt;If all bytes of the destination MAC address are 0xFF, the frame is a broadcast frame.&lt;/li&gt;&lt;/ul&gt;" value="0x00000020" startoffset="0x1314">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="mact_ena_up" description="Enable bit of all MAC filters of the port.&lt;br&gt;0: disabled (no MAC filter is used)&lt;br&gt;1: enabled (MAC filters are used)" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="RO"/>
				<Member name="broad2cpu_up" description="Indicates whether to forward the input broadcast frames to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="RO"/>
				<Member name="multi2cpu_up" description="Indicates whether to forward the input multicast frames that are not listed in the filter table to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="uni2cpu_up" description="Indicates whether to forward the input unicast frames that are not listed in the filter table to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_ENDIAN_MOD" description="GLB_ENDIAN_MOD is an endian control register.The register does not support soft reset." value="0x00000003" startoffset="0x1318">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="in_edian" description="RX packet write SDRAM endian configuration.&lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode&lt;br&gt;Data consists of bytes." range="1" property="RW"/>
				<Member name="out_edian" description="TX packet read SDRAM endian configuration.&lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode" range="0" property="RW"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_STAT" description="GLB_IRQ_STAT is an interrupt status register.The register does not support soft reset." value="0x00000000" startoffset="0x1330">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="int_mdio_finish" description="Interrupt status indicates whether the MDIO interface completes the operation required by the CPU.&lt;br&gt;0: Not completed.&lt;br&gt;1: Completed and an interrupt is generated.&lt;br&gt;After this interrupt is generated, software determines whether the MDIO completes the operation by querying MDIO_RWCTRL[finish]." range="12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="int_rxd_up" description="Interrupt status (multi-packet interrupt) for a frame (frames) on the port to be received by the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the RX queue.&lt;br&gt;After this interrupt is generated, software determines whether there are frames to be received by querying GLB_IRQ_RAW[iraw_rxd_up]." range="7" property="RO"/>
				<Member name="int_freeeq_up" description="Interrupt status indicates that the status of the port output queue is changed from nonempty to empty, that is, the status of the TX queue buffer is changed from nonempty to empty, that is, the status of the TX queue buffer is changed from nonempty to empty. In this case, the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;After this interrupt is generated, software determines whether the current TX queue is empty by querying UD_GLB_ADDRQ_STAT[eq_cnt]. If the current TX queue is not empty, it indicates that the interrupt is invalid." range="6" property="RO"/>
				<Member name="int_stat_up" description="Interrupt status for port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY chip in auto-adaption mode.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The port status changes.&lt;br&gt;After this interrupt is generated, software determines which status changes according to the configuration of UD_MDIO_IRQENA." range="5" property="RO"/>
				<Member name="int_duplex_up" description="Interrupt status for port duplex mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The duplex mode changes.&lt;br&gt;After this interrupt is generated, software determines whether the duplex mode changes by querying UD_MAC_STAT_CHANGE[duplex_stat_ch]." range="4" property="RO"/>
				<Member name="int_speed_up" description="Interrupt status for port speed mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The speed mode changes.&lt;br&gt;After this interrupt is generated, software determines whether the speed mode changes by querying UD_MAC_STAT_CHANGE[speed_stat_ch]." range="3" property="RO"/>
				<Member name="int_link_up" description="Interrupt status for port link status changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The link status changes.&lt;br&gt;After this interrupt is generated, software determines whether the link status changes by querying UD_MAC_STAT_CHANGE[link_stat_ch]." range="2" property="RO"/>
				<Member name="int_tx_up" description="Interrupt status for the completion of transmitting a frame from the CPU by the port.&lt;br&gt;0: Not completed.&lt;br&gt;1: Completed and an interrupt is generated.&lt;br&gt;After this interrupt is generated, software determines whether to release the buffer of the TX frames by querying the current TX queue address eq_out_index in UD_GLB_QSTAT." range="1" property="RO"/>
				<Member name="int_rx_up" description="Interrupt status for frames on the port to be received by the CPU. &lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the RX queue.&lt;br&gt;After this interrupt program is started, software determines whether frames are received by querying the GLB_IRQ_RAW[iraw_rxd_up] signal." range="0" property="RO"/>
				<Register offset="0x1330"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_ENA" description="GLB_IRQ_ENA is an interrupt enable register.The register does not support soft reset." value="0x00000000" startoffset="0x1334">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="ien_all" description="All interrupts enable.&lt;br&gt;0: disabled (none of the interrupt can be reported)&lt;br&gt;1: enabled (all interrupts are reported according to the configuration)" range="19" property="RW"/>
				<Member name="ien_up" description="All uplink port interrupts enable. &lt;br&gt;0: disabled (none of the uplink port interrupt can be reported)&lt;br&gt;1: enabled (all uplink port interrupts are reported according to the configuration)" range="18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:13" property="RO"/>
				<Member name="ien_mdio_finish" description="Indicator enable for the MDIO to complete the operation required by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="ien_rxd_up" description="Interrupt enable (multi-packet interrupt) for a frame (frames) on the uplink port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="ien_freeeq_up" description="Interrupt signal enable for the TX queue of the uplink port to change from nonempty to empty.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ien_stat_up" description="Interrupt signal enable for uplink port status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="ien_duplex_up" description="Interrupt enable for uplink port duplex mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="ien_speed_up" description="Interrupt enable for uplink port speed mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="ien_link_up" description="Interrupt enable for uplink port link status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ien_tx_up" description="Indicator enable for the completion of transmitting a frame from the CPU by the uplink port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ien_rx_up" description="Interrupt enable for frames on the uplink port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1334"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_RAW" description="GLB_IRQ_RAW is a raw interrupt register. The register does not support soft reset. Writing 1clears this register." value="0x00000000" startoffset="0x1338">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="iraw_mdio_finish" description="Raw interrupt status for the MDIO to complete the operation required by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="WC"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="iraw_rxd_up" description="Raw interrupt status (multi-packet interrupt) for a frame (frames) on the uplink port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="WC"/>
				<Member name="iraw_freeeq_up" description="Raw interrupt status for the TX queue of the uplink port to change from nonempty to empty, indicating that the TX queue buffer changes from nonempty to empty and the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="WC"/>
				<Member name="iraw_stat_up" description="Raw interrupt status for uplink port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY chip in auto-adaption mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="WC"/>
				<Member name="iraw_duplex_up" description="Raw interrupt status for uplink port duplex mode changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="WC"/>
				<Member name="iraw_speed_up" description="Raw interrupt status for uplink port speed mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The speed mode changes.&lt;br&gt;Writing 1 clears this register." range="3" property="WC"/>
				<Member name="iraw_link_up" description="Raw interrupt status for uplink port link status changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="WC"/>
				<Member name="iraw_tx_up" description="Raw interrupt status for the completion of transmitting a frame from the CPU by the uplink port.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="WC"/>
				<Member name="iraw_rx_up" description="Raw interrupt status for frames on the uplink port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="WC"/>
				<Register offset="0x1338"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC0_L32" description="GLB_MAC0_L32 is a lower 32-bit register for the filter table MAC0." value="0x00000000" startoffset="0x1400">
				<Member name="flt_mac0" description="Lower 32 bits of the filter table MAC0." range="31:0" property="RW"/>
				<Register offset="0x1400"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC0_H16" description="GLB_MAC0_H16 is an upper 16-bit register for the filter table MAC0." value="0x00000000" startoffset="0x1404">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac0_up" description="Control for setting this filter to be used by the uplink port.&lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac0" description="Upper 16 bits of the filter table MAC0." range="15:0" property="RW"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC1_H16" description="GLB_MAC1_H16 is an upper 16-bit register for the filter table MAC1." value="0x00000000" startoffset="0x140C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac1_up" description="Control for setting this filter to be used by the uplink port.&lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac1" description="Upper 16 bits of the filter table MAC1." range="15:0" property="RW"/>
				<Register offset="0x140C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC2_L32" description="GLB_MAC2_L32 is a lower 32-bit register for the filter table MAC2." value="0x00000000" startoffset="0x1410">
				<Member name="flt_mac2" description="Lower 32 bits of the filter table MAC2." range="31:0" property="RW"/>
				<Register offset="0x1410"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC2_H16" description="GLB_MAC2_H16 is an upper 16-bit register for the filter table MAC2." value="0x00000000" startoffset="0x1414">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac2_up" description="Control for setting this filter to be used by the uplink port.&lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac2" description="Upper 16 bits of the filter table MAC2." range="15:0" property="RW"/>
				<Register offset="0x1414"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC3_L32" description="GLB_MAC3_L32 is a lower 32-bit register for the filter table MAC3." value="0x00000000" startoffset="0x1418">
				<Member name="flt_mac3" description="Lower 32 bits of the filter table MAC3." range="31:0" property="RW"/>
				<Register offset="0x1418"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC3_H16" description="GLB_MAC3_H16 is an upper 16-bit register for the filter table MAC3." value="0x00000000" startoffset="0x141C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac3_up" description="Indicates whether to forward the frames received by the downlink port that match this filter to the CPU port when the downlink port enables this filter.&lt;br&gt;0: Do not forward the frames.&lt;br&gt;1: Forward the frames." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac3" description="Upper 16 bits of the filter table MAC3." range="15:0" property="RW"/>
				<Register offset="0x141C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC4_H16" description="GLB_MAC4_H16 is an upper 16-bit register for the filter table MAC4." value="0x00000000" startoffset="0x1424">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac4_up" description="Control for setting this filter to be used by the uplink port.&lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac4" description="Upper 16 bits of the filter table MAC4." range="15:0" property="RW"/>
				<Register offset="0x1424"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC5_H16" description="GLB_MAC5_H16 is an upper 16-bit register for the filter table MAC5." value="0x00000000" startoffset="0x142C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac5_up" description="Control for setting this filter to be used by the uplink port. &lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac5" description="Upper 16 bits of the filter table MAC5." range="15:0" property="RW"/>
				<Register offset="0x142C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC6_H16" description="GLB_MAC6_H16 is an upper 16-bit register for the filter table MAC6." value="0x00000000" startoffset="0x1434">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac6_up" description="Control for setting this filter to be used by the uplink port.&lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac6" description="Upper 16 bits of the filter table MAC6." range="15:0" property="RW"/>
				<Register offset="0x1434"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC7_H16" description="GLB_MAC7_H16 is an upper 16-bit register for the filter table MAC7." value="0x00000000" startoffset="0x143C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac7_up" description="Control for setting this filter to be used by the uplink port.&lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac7" description="Upper 16 bits of the filter table MAC7." range="15:0" property="RW"/>
				<Register offset="0x143C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IRQN_SET" description="UD_GLB_IRQN_SET is a multi-packet interrupt configuration register.The register does not support soft reset." value="0x0800003A" startoffset="0x0340">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="int_frm_cnt" description="These bits are used to set the multi-packet interrupt function. That is, how many packets must be received before a multi-packet interrupt can be reported.&lt;br&gt;Note: The minimum value of int_frm_cnt can be set to 1. In this case, multi-packet interrupt is equivalent to single-packet interrupt." range="28:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:16" property="RO"/>
				<Member name="age_timer" description="After the multi-packet interrupt function is enabled, if the number of received packets cannot reach the specified number of packets required for reporting the multi-packet interrupt after a period, this period is defined as the aging time for generating the multi-packet interrupt.&lt;br&gt;Note: age_timer is counted in the unit of the main clock cycle divided by 256." range="15:0" property="RW"/>
				<Register offset="0x0340"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QLEN_SET" description="UD_GLB_QLEN_SET is a queue length configuration register.The register does not support soft reset." value="0x00002020" startoffset="0x0344">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="iq_len" description="RX (packet RX) queue length configuration.&lt;br&gt;Note: iq_len cannot be set to 0. Otherwise, it is forcibly set to 1. The sum of the set values of iq_len and eq_len cannot be greater than 64. Otherwise, the value (non-zero) of iq_len is firstly assigned and the value of eq_len is calculated by the formula: 64 – iq_len." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="eq_len" description="TX (packet TX) queue length configuration.&lt;br&gt;Note: eq_len cannot be set to 0. Otherwise, it is forcibly set to 1." range="5:0" property="RW"/>
				<Register offset="0x0344"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_LEVEL" description="UD_GLB_FC_LEVEL is a traffic control register.The register does not support soft reset." value="0x30180508" startoffset="0x0348">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="qlimit_ena" description="Traffic control enable for RX queue.&lt;br&gt;0: Disabled (do not transmit the traffic control message according to the status of RX queue).&lt;br&gt;1: Enabled (transmit the traffic control message according to the status of RX queue)." range="14" property="RW"/>
				<Member name="qlimit_up" description="Upper limit of traffic control for RX queue. When the free space of the RX queue is less than the upper limit, if traffic control for RX queue is enabled, the traffic control message is transmitted to the peer end.&lt;br&gt;Note: If the upper limit qlimit_up is set to 0, the RX queue fails to enter the traffic control status.&lt;br&gt;The upper limit qlimit_up must be greater than the lower limit qlimit_down." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="qlimit_down" description="Lower limit of traffic control for RX queue. When the free space of the RX queue is equal to or greater than the upper limit, if the RX queue is in traffic control state, the current traffic control is stopped." range="5:0" property="RW"/>
				<Register offset="0x0348"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_CAUSE" description="UD_GLB_CAUSE is a cause register for the CPU to which the packet is transmitted.The register does not support soft reset." value="0x00000000" startoffset="0x034C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="mact_cause" description="Packet matching result types by querying the MAC table.&lt;br&gt;000: Forced forwarding.&lt;br&gt;001: Packet whose destination MAC address is the local MAC address. &lt;br&gt;010: Broadcast packet.&lt;br&gt;011: Packet matching the MAC table.&lt;br&gt;100: Multicast packet not matching the MAC table.&lt;br&gt;101: Unicast packet not matching the MAC table.&lt;br&gt;Others: Reserved." range="2:0" property="RO"/>
				<Register offset="0x034C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQFRM_DES" description="UD_GLB_IQFRM_DES is an RX frame descriptor register.The register does not support soft reset." value="0x00000000" startoffset="0x0354">
				<Member name="reserved" description="Reserved." range="31:18" property="RO"/>
				<Member name="fd_in_addr" description="Relative address of the first frame to be received in the input queue (IQ). It serves as the index (0 to iq_len-1) of the absolute address for storing the frames." range="17:12" property="RO"/>
				<Member name="fd_in_len" description="Length of the frame to be received in the RX queue." range="11:0" property="RO"/>
				<Register offset="0x0354"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_BFC_STAT" description="UD_GLB_BFC_STAT is a counter for traffic control status of forward buffer and aging timeof multi-packet interrupt.The register does not support soft reset." value="0x00000000" startoffset="0x035C">
				<Member name="flowctrl_cnt" description="Register for the count of the forward buffer of the uplink or downlink port entering the traffic control status.&lt;br&gt;Note: If the value of flowctrl_cnt is too large in a unit of time, it indicates that UD_GLB_FC_LEVEL[blimit_up] or UD_GLB_FC_LEVEL[blimit_down] is set to a too small value, or the external network condition is worsened. In this case, the configured value may be reduced." range="15:0" property="RO"/>
				<Register offset="0x035C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQFRM_LEN" description="UD_GLB_EQFRM_LEN is a TX queue frame length configuration register.The register does not support soft reset." value="0x00000000" startoffset="0x0364">
				<Member name="reserved" description="Reserved." range="31:11" property="RO"/>
				<Register offset="0x0364"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QSTAT" description="UD_GLB_QSTAT is a queue status register.The register does not support soft reset." value="0x00000000" startoffset="0x0368">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="iq_in_index" description="RX index of the RX (packet RX) queue." range="29:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RO"/>
				<Member name="cpuw_index" description="RX index of frame header address of the RX (packet RX) queue." range="21:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RO"/>
				<Member name="eq_in_index" description="RX index of frame descriptor of the TX (packet TX) queue." range="13:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="eq_out_index" description="TX index of frame descriptor of the TX (packet TX) queue." range="5:0" property="RO"/>
				<Register offset="0x0368"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_ADDRQ_STAT" description="UD_GLB_ADDRQ_STAT is an address queue status register.The register does not support soft reset." value="0x03000000" startoffset="0x036C">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="cpuaddr_in_rdy" description="Indicates whether the CPU can configure the frame header address of the RX queue.&lt;br&gt;0: The CPU cannot configure the frame header address of the RX queue.&lt;br&gt;1: The CPU can configure the frame header address of the RX queue.&lt;br&gt;Note: The values of cpuaddr_in_rdy and eq_in_rdy are set to 0 during reset. The values, however, are set to 1 by the circuit immediately after reset. In other words, after reset, the iq address queue and eq descriptor queue are configurable." range="25" property="RO"/>
				<Member name="eq_in_rdy" description="Indicates whether the CPU can configure the frame descriptor (header address and length) of the TX queue.&lt;br&gt;0: The CPU cannot configure the frame descriptor (header address and length) of the TX queue.&lt;br&gt;1: The CPU can configure the frame descriptor (header address and length) of the TX queue." range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RO"/>
				<Member name="cpu_cnt" description="Header address count for available frames assigned by the CPU to the RX queue." range="21:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RO"/>
				<Member name="iq_cnt" description="Used length of the RX queue (0 to iq_len)." range="13:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="eq_cnt" description="Used length of the TX queue (0 to eq_len)." range="5:0" property="RO"/>
				<Register offset="0x036C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_TIMECTRL" description="UD_GLB_FC_TIMECTRL is a traffic control time configuration register.The register does not support soft reset." value="0x07FF86A0" startoffset="0x0370">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="flux_timer_cfg" description="Traffic limit time interval counter, which is used to count the frequency division clock generated by flux_timer_inter. If this counter is set to 0, traffic limit is not performed." range="26:17" property="RW"/>
				<Member name="flux_timer_inter" description="Traffic limit time slot counter, which is used to count the main clock. The default count is 100,000. For a 100-MHz main clock, the time slot is 1 ms." range="16:0" property="RW"/>
				<Register offset="0x0370"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_RXLIMIT" description="UD_GLB_FC_RXLIMIT is a traffic control limit configuration register.The register does not support soft reset." value="0x00000000" startoffset="0x0374">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Register offset="0x0374"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_DROPCTRL" description="UD_GLB_FC_DROPCTRL is a packet drop control register for traffic limit.The register does not support soft reset." value="0x00000000" startoffset="0x0378">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="flux_uni" description="Indicates whether unicast packets are discarded when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: Do not discard unicast packets.&lt;br&gt;1: Discard unicast packets." range="2" property="RW"/>
				<Member name="flux_multi" description="Indicates whether multicast packets are discarded when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: Do not discard multicast packets.&lt;br&gt;1: Discard multicast packets." range="1" property="RW"/>
				<Member name="flux_broad" description="Indicates whether broadcast packets are discarded when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: Do not discard broadcast packets.&lt;br&gt;1: Discard broadcast packets." range="0" property="RW"/>
				<Register offset="0x0378"/>
			</RegisterGroup>
			<RegisterGroup name="UD_STS_PORTCNT" description="UD_STS_PORTCNT is a port status counter.The register does not support soft reset." value="0x00000000" startoffset="0x0584">
				<Member name="rxsof_cnt" description="Count of the frame headers received by the port." range="31:28" property="RO"/>
				<Member name="rxeof_cnt" description="Count of the frame trailers received by the port." range="27:24" property="RO"/>
				<Member name="rxcrcok_cnt" description="Count of the frames without CRC errors received by the port." range="23:20" property="RO"/>
				<Member name="rxcrcbad_cnt" description="Count of the frames with CRC errors received by the port." range="19:16" property="RO"/>
				<Member name="txsof_cnt" description="Count of the frame headers transmitted by the port." range="15:12" property="RO"/>
				<Member name="txeof_cnt" description="Count of the frame trailers transmitted by the port." range="11:8" property="RO"/>
				<Member name="txcrcok_cnt" description="Count of the frames without CRC errors transmitted by the port." range="7:4" property="RO"/>
				<Member name="txcrcbad_cnt" description="Count of the frames with CRC errors transmitted by the port." range="3:0" property="RO"/>
				<Register offset="0x0584"/>
			</RegisterGroup>
			<RegisterGroup name="UD_PORT2CPU_PKTS" description="UD_PORT2CPU_PKTS is a register for the total number of packets received by the CPUfrom the uplink or downlink port.The register does not support soft reset." value="0x00000000" startoffset="0x05A0">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2IQ_ADDRCNT" description="UD_CPU2IQ_ADDRCNT is a register for the count of configuring packet receiving addressqueue by the CPU.The register does not support soft reset." value="0x00000000" startoffset="0x05A4">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_IRQCNT" description="UD_RX_IRQCNT is a register for the count of reporting single-packet interrupt by the uplinkor downlink port.The register does not support soft reset." value="0x00000000" startoffset="0x05A8">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2EQ_PKTS" description="UD_CPU2EQ_PKTS is a register for the total number of packets transmitted by the CPU tothe uplink or downlink port.The register does not support soft reset." value="0x00000000" startoffset="0x05AC">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05AC"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTPKTS" description="UD_RX_RIGHTPKTS is a register for the total number of packets received by the port.The register does not support soft reset." value="0x00000000" startoffset="0x0610">
				<Member name="pkts" description="Count of all frames." range="31:0" property="RO"/>
				<Register offset="0x0610"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_OCTS" description="UD_TX_OCTS is a register for the total number of transmitted bytes. The register does notsupport soft reset." value="0x00000000" startoffset="0x0790">
				<Member name="octets_tx" description="Total count of transmitted bytes, including the bytes of retransmit frames, correct frames, and error frames, but excluding the preamble bytes." range="31:0" property="RO"/>
				<Register offset="0x0790"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYN_PKTS" description="UD_TX_RETRYN_PKTS is a register for the number of packets with the count of collisionsbeing equal to the threshold. The register does not support soft reset." value="0x00000000" startoffset="0x07AC">
				<Register offset="0x07AC"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRY15_PKTS" description="UD_TX_RETRY15_PKTS is a register for the number of packets discarded due to more than15 times of retransmission. The register does not support soft reset." value="0x00000000" startoffset="0x07A8">
				<Register offset="0x07A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLOK_PKTS" description="UD_TX_COLOK_PKTS is a register for the number of packets transmitted successfully withcollisions. The register does not support soft reset." value="0x00000000" startoffset="0x07A4">
				<Register offset="0x07A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_LC_PKTS" description="UD_TX_LC_PKTS is a register for the number of packets with late collision. The registerdoes not support soft reset." value="0x00000000" startoffset="0x07A0">
				<Register offset="0x07A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLCNT" description="UD_TX_COLCNT is a register for the total count of collisions. The register does not supportsoft reset." value="0x00000000" startoffset="0x079C">
				<Register offset="0x079C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYCNT" description="UD_TX_RETRYCNT is a register for the total count of retransmission. The register does notsupport soft reset." value="0x00000000" startoffset="0x0798">
				<Register offset="0x0798"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PAUSE_PKTS" description="UD_TX_PAUSE_PKTS is a register for the number of transmitted pause frames. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0794">
				<Register offset="0x0794"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_UNIPKTS" description="UD_TX_UNIPKTS is a register for the number of unicast packets transmitted successfully.The register does not support soft reset." value="0x00000000" startoffset="0x078C">
				<Register offset="0x078C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_MULTPKTS" description="UD_TX_MULTPKTS is a register for the number of multicast packets transmittedsuccessfully. The register does not support soft reset." value="0x00000000" startoffset="0x0788">
				<Register offset="0x0788"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_BROADPKTS" description="UD_TX_BROADPKTS is a register for the number of broadcast packets transmittedsuccessfully. The register does not support soft reset." value="0x00000000" startoffset="0x0784">
				<Register offset="0x0784"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PKTS" description="UD_TX_PKTS is a register for the total number of packets transmitted successfully. Theregister does not support soft reset." value="0x00000000" startoffset="0x0780">
				<Register offset="0x0780"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MN2CPU_PKTS" description="UD_MN2CPU_PKTS is a register for the number of packets not forwarded to the CPU portdue to MAC limit. The register does not support soft reset." value="0x00000000" startoffset="0x064C">
				<Register offset="0x064C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_DPKTS" description="UD_FLUX_TOL_DPKTS is a register for the total number of packets discarded due to trafficlimit. The register does not support soft reset." value="0x00000000" startoffset="0x063C">
				<Register offset="0x063C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_IPKTS" description="UD_FLUX_TOL_IPKTS is a register for the total number of received packets allowed by thetraffic limit.The register does not support soft reset." value="0x00000000" startoffset="0x0638">
				<Register offset="0x0638"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RF_OVERCNT" description="UD_RF_OVERCNT is a register for the count of RXFIFO overflow events.The register does not support soft reset." value="0x00000000" startoffset="0x0634">
				<Register offset="0x0634"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_PAUSE_PKTS" description="UD_RX_PAUSE_PKTS is a register for the number of received pause packets.The register does not support soft reset." value="0x00000000" startoffset="0x0630">
				<Register offset="0x0630"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCRCERR_PKTS" description="UD_RX_OCRCERR_PKTS is a register for the number of packets with odd nibbles and CRCerrors.The register does not support soft reset." value="0x00000000" startoffset="0x062C">
				<Register offset="0x062C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_LENERR_PKTS" description="UD_RX_LENERR_PKTS is a register for the number of packets with invalid length.The register does not support soft reset." value="0x00000000" startoffset="0x0628">
				<Register offset="0x0628"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_CRCERR_PKTS" description="UD_RX_CRCERR_PKTS is a register for the count of CRC errors.The register does not support soft reset." value="0x00000000" startoffset="0x0624">
				<Register offset="0x0624"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_ERRPKTS" description="UD_RX_ERRPKTS is a register for the total number of incorrect packets.The register does not support soft reset." value="0x00000000" startoffset="0x0620">
				<Register offset="0x0620"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_UNIPKTS" description="UD_RX_UNIPKTS is a register for the number of correct unicast packets.The register does not support soft reset." value="0x00000000" startoffset="0x061C">
				<Register offset="0x061C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_MULTPKTS" description="UD_RX_MULTPKTS is a register for the number of correct multicast packets.The register does not support soft reset." value="0x00000000" startoffset="0x0618">
				<Register offset="0x0618"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_BROADPKTS" description="UD_RX_BROADPKTS is a register for the number of correct broadcast packets.The register does not support soft reset." value="0x00000000" startoffset="0x0614">
				<Register offset="0x0614"/>
			</RegisterGroup>
			<RegisterGroup name="UD_HOSTMAC_PKTS" description="UD_HOSTMAC_PKTS is a register for the number of packets matching the local MACaddress.The register does not support soft reset." value="0x00000000" startoffset="0x060C">
				<Register offset="0x060C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTOCTS" description="UD_RX_RIGHTOCTS is a register for the total number of bytes of received correct packets.The register does not support soft reset." value="0x00000000" startoffset="0x0608">
				<Register offset="0x0608"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCTS" description="UD_RX_OCTS is a register for the total number of bytes received.The register does not support soft reset." value="0x00000000" startoffset="0x0604">
				<Register offset="0x0604"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_DVCNT" description="UD_RX_DVCNT is an RXDV rising edge count register.The register does not support soft reset." value="0x00000000" startoffset="0x0600">
				<Register offset="0x0600"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQ_ADDR" description="UD_GLB_EQ_ADDR is a TX queue header address register.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;If the header address of the TX frame is not word aligned, the logic reads data according to the wordaligned address. In this case, the previously read data is invalid and discarded. For example, if theconfigured header address of the TX frame is 0xF000_8102 (non-word-aligned address), the logicdirectly discards the byte data read from the 0xF000_8100 and 0xF000_8101 addresses. Then, the logicconsiders the data read from the 0xF000_8102 address as the first byte (valid data) of the TX frame andconsiders the data read from the 0xF000_8103 address as the second byte (valid data) of the TX frame.All subsequent data is valid (until the data of the specified frame length is read). If the configured headeraddress of the TX frame is other non-word-aligned address, the logic reads data in a similar way." value="0x00000000" startoffset="0x0360">
				<Register offset="0x0360"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQ_ADDR" description="UD_GLB_IQ_ADDR is an RX frame header address register.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;If the address assigned by software is not word aligned, the logic writes data according to the wordaligned address. In this case, the previously written data is invalid. For example, if the configured headeraddress of a frame is 0xF000_8002 (non-word-aligned address), the logic writes 0x00 or other data toboth the 0xF000_8000 and 0xF000_8001 addresses. Then, the logic writes the first byte (valid data) ofthe RX frame to the 0xF000_8002 address, writes the second byte (valid data) of the RX frame to the0xF000_8003 address. Subsequent data is written to the buffer in sequence. If the configured headeraddress of the RX frame is other non-word-aligned address, the logic writes data in a similar way." value="0x00000000" startoffset="0x0358">
				<Register offset="0x0358"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_RXFRM_SADDR" description="UD_GLB_RXFRM_SADDR is an RX frame start address register.The register does not support soft reset." value="0x00000000" startoffset="0x0350">
				<Register offset="0x0350"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC7_L32" description="GLB_MAC7_L32 is a lower 32-bit register for the filter table MAC7." value="0x00000000" startoffset="0x1438">
				<Register offset="0x1438"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC6_L32" description="GLB_MAC6_L32 is a lower 32-bit register for the filter table MAC6." value="0x00000000" startoffset="0x1430">
				<Register offset="0x1430"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC5_L32" description="GLB_MAC5_L32 is a lower 32-bit register for the filter table MAC5." value="0x00000000" startoffset="0x1428">
				<Register offset="0x1428"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC4_L32" description="GLB_MAC4_L32 is a lower 32-bit register for the filter table MAC4." value="0x00000000" startoffset="0x1420">
				<Register offset="0x1420"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC1_L32" description="GLB_MAC1_L32 is a lower 32-bit register for the filter table MAC1." value="0x00000000" startoffset="0x1408">
				<Register offset="0x1408"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_L32" description="GLB_HOSTMAC_L32 is a lower 32-bit register for the local MAC address.The register does not support soft reset." value="0x00000000" startoffset="0x1300">
				<Register offset="0x1300"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="MDU" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x206C0000"/>
			<RegisterGroup name="MDU_INTSTAT" description="MDU_INTSTAT is an interrupt status register." value="0x00000000" startoffset="0x0000">
				<Member name="mdu_bus_err" description="Bus read/write error." range="31" value="0x0" property="RO"/>
				<Member name="mdu_cfg_err" description="Register configuration error." range="30" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="29:2" value="0x0000000" property="RO"/>
				<Member name="mdu_timeout" description="MDU timeout interrupt. This interrupt is valid when the timeout detection mode of the MDU is enabled and the working cycle of the MDU is greater than the threshold configured by MDU_TIMEOUT." range="1" value="0x0" property="RO"/>
				<Member name="mdu_endofpic" description="End of picture indicator of the MDU, active high." range="0" value="0x0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_INTEN" description="MDU_INTEN is an interrupt enable register." value="0x00000000" startoffset="0x0004">
				<Member name="mdu_bus_err_en" description="BUS read/write error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="mdu_cfg_err_en" description="Register configuration error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:2" value="0x0000000" property="RO"/>
				<Member name="mdu_timeout_en" description="MDU timeout interrupt enable. When the timeout detection mode of the MDU is enabled and the working cycle of the MDU is greater than the threshold configured by MDU_TIMEOUT, this interrupt is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="mdu_endofpic_en" description="End of picture interrupt enable of the MDU&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_RAWINT" description="MDU_RAWINT is a raw interrupt register." value="0x00000000" startoffset="0x0008">
				<Member name="mdu_bus_err_raw" description="Raw bus read/write error interrupt, active high." range="31" value="0x0" property="RO"/>
				<Member name="mdu_cfg_err_raw" description="Raw register configuration error interrupt, active high." range="30" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="29:2" value="0x0000000" property="RO"/>
				<Member name="mdu_timeout_raw" description="Raw MDU timeout interrupt, active high." range="1" value="0x0" property="RO"/>
				<Member name="mdu_endofpic_raw" description="Raw end of picture interrupt of the MDU, active high." range="0" value="0x0" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_INTCLR" description="MDU_INTCLR is an interrupt clear register." value="0x00000000" startoffset="0x000C">
				<Member name="mdu_bus_err_clr" description="Bus read/write error clear, active high." range="31" value="0x0" property="RW"/>
				<Member name="mdu_cfg_err_clr" description="Register configuration error clear, active high." range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:2" value="0x0000000" property="RO"/>
				<Member name="mdu_timeout_clr" description="MDU timeout interrupt clear. When the timeout detection mode of the MDU is enabled and the working cycle of the MDU is greater than the threshold configured by MDU_TIMEOUT, this interrupt is valid." range="1" value="0x0" property="RW"/>
				<Member name="mdu_endofpic_clr" description="End of picture indicator clear of the MDU, active high." range="0" value="0x0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_VEDIMGSIZE" description="MDU_VEDIMGSIZE is a picture size configuration register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="RO"/>
				<Member name="imgheightinpixelsminus1" description="Picture height. The value is in the unit of pixel, and the configured value is obtained by subtracting 1 from the actual height. For example, if the picture height is 352 pixels, this field must be set to 351 pixels." range="28:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" value="0x0" property="RO"/>
				<Member name="imgwidthinpixelsminus1" description="Picture width. The value is in the unit of pixel, and the configured value is obtained by subtracting 1 from the actual width. For example, if the picture width is 288 pixels, this field must be set to 287 pixels." range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MODE" description="MDU_MODE is a mode configuration register." value="0x0000019C" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RO"/>
				<Member name="mcpi_clkgate_en" description="Clock gating enable." range="8" value="0x1" property="RW"/>
				<Member name="mcpi_wrlock_en" description="Register configuration lock enable. If this field is enabled, registers cannot be configured even if the MDU is started until the detection ends. This avoids modifications made to registers." range="7" value="0x1" property="RW"/>
				<Member name="timeout_en" description="MDU timeout detection enable. If this field is enabled, the upper limits of the working cycle that is configured using MDU_TIMEOUT by the software can be automatically queried.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="md_mod" description="Motion detection mode.&lt;br&gt;0: background algorithm&lt;br&gt;1: frame reference algorithm" range="5" value="0x0" property="RW"/>
				<Member name="bg_update_en" description="Background refresh enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This field is valid only when md_mod is set to 0 (background algorithm)." range="4" value="0x1" property="RW"/>
				<Member name="eg_find_en" description="Joint detection enable for OBJ regions.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the background algorithm is selected, only the last joint detection based on the background is disabled." range="3" value="0x1" property="RW"/>
				<Member name="obj_out_en" description="OBJ region output enable. If this field is enabled, MDU_OBJ_ADDR must be configured.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="sad_out_en" description="SAD output enable. If this field is enabled, MDU_MBSAD_ADDR and MDU_MBSAD_STRIDE must be configured.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="sad_mad_sel" description="Number of SAD output bits.&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits" range="0" value="0x0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_START" description="MDU_START is an MDU start register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="mdu_start" description="MDU start control.&lt;br&gt;0: The MDU does not work.&lt;br&gt;1: The MDU is started." range="0" value="0x0" property="WO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_AXI_OUTSTD_NUM" description="MDU_AXI_OUTSTD_NUM is an AXI outstanding configuration register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="axi_outstd_num" description="AXI outstanding configuration. The count value is numbered from 0 and the actual value is obtained by adding 1 to the count value." range="2:0" value="0x0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_REF_YSTRIDE" description="MDU_REF_YSTRIDE is a luminance stride register of the reference picture." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="mdu_ref_ystride" description="Luminance stride, in bytes.&lt;br&gt;The lower four bits of Ystride must be set to 0. This is to ensure that the address is 128-bit-aligned after the picture is wrapped. The hardware automatically sets the lower four bits of Ystride to 0.&lt;br&gt;The stride must be an integral multiple of 64 bytes." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_CUR_YSTRIDE" description="MDU_CUR_YSTRIDE is a luminance stride register of the current picture." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="mdu_cur_ystride" description="Luminance stride, in bytes.&lt;br&gt;The lower four bits of Ystride must be set to 0. This is to ensure that the address is 128-bit-aligned after the picture is wrapped. The hardware automatically sets the lower four bits of Ystride to 0.&lt;br&gt;The stride must be an integral multiple of 64 bytes." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MBSAD_STRIDE" description="MDU_MBSAD_STRIDE is a macroblock SAD storage stride register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="mdu_mbsad_stride" description="Macroblock SAD stride, in bytes. The stride must be 128-bit-aligned. Therefore, the lower four bits must be 0." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_BACKGROUND_STRIDE" description="MDU_BACKGROUND_STRIDE is a luminance stride register of the background." value="0x00000000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="bg_ystride" description="Background stride, in bytes. The stride must be 128-bit-aligned. Therefore, the lower four bits must be 0." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_BG_UP_WEIGHT" description="MDU_BG_UP_WEIGHT is a background refresh weight register." value="0x00000100" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="src_weight" description="New picture weight." range="15:8" value="0x01" property="RW"/>
				<Member name="weight_sum_exp_2" description="Exponent of 2 to the weighted sum.&lt;br&gt;When the MDU generates a new background by overlaying the source picture with the existing background, the following formula is used:&lt;br&gt;(Background pixel x ((1&lt;&lt;weight_sum_exp_2) – src_weight) + Pixel of source picture x bg_weight) &gt;&gt; weight_sum_exp_2)&lt;br&gt;The background weight bg_weight is calculated as follows:&lt;br&gt;((1&lt;&lt;weight_sum_exp_2) – src_weight)&lt;br&gt;The greater the value obtained from background weight bg_weight minus source weight src_weight, the more slowly the background is refreshed.&lt;br&gt;The default value is 0x1, and the maximum value is 0x8." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MBSAD_TH" description="MDU_MBSAD_TH is a macroblock motion detection threshold register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="mdu_mbsad_th" description="Threshold for detecting the motion status of the 4x4 macroblock. All calculations of the MDU are based on the 4x4 macroblock." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_WND_SIZE" description="MDU_WND_SIZE is a SAD output window configuration register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="sad_wnd_size" description="Size of the SAD output window. The calculations of the MDU are based on the 4x4 macroblock. After the sad_out_en bit of the mode register is enabled, the MDU adds the values of multiple 4x4 macroblocks based on the settings of sad_wnd_size, and outputs the value to the DDR.&lt;br&gt;0: 8x8&lt;br&gt;1: 16x16 (default)" range="0" value="0x0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MIN_OBJ_SIZE" description="MDU_MIN_OBJ_SIZE is the minimum window configuration register for boundary search." value="0x03000100" startoffset="0x0094">
				<Member name="egsearch_timeout" description="Boundary search timeout. If the number of points of an OBJ region is greater than the value, the boundary search of the OBJ region stops, and the search for the next region starts." range="31:16" value="0x0300" property="RW"/>
				<Member name="min_obj_size_h" description="Minimum height of the OBJ region. The OBJ region whose height is smaller than this value is not reported. The value 1 of min_obj_size_h indicates a 4x4 macroblock." range="15:8" value="0x01" property="RW"/>
				<Member name="min_obj_size_w" description="Minimum width of the OBJ region. The OBJ region whose width is smaller than this value is not reported. The value 1 of min_obj_size_w indicates a 4x4 macroblock." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MAX_OBJ_CNT" description="MDU_MAX_OBJ_CNT is the maximum window configuration register for boundary search." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="max_obj_cnt" description="Maximum value for detecting the OBJ regions." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_OBJ_CNT" description="MDU_OBJ_CNT is an OBJ region information readback register." value="0x00000000" startoffset="0x009C">
				<Member name="max_obj_index" description="Maximum OBJ region index. For the statistics register whose name does not contain the digital suffix, the statistics are obtained when the SAD is calculated and the OBJ region is searched for the first time based on the frame reference algorithm or background algorithm." range="31:16" value="0x0000" property="RO"/>
				<Member name="obj_cnt" description="Number of detected OBJ regions." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_OBJ_CNT1" description="MDU_OBJ_CNT1 is an OBJ region information readback register based on the background." value="0x00000000" startoffset="0x00AC">
				<Member name="max_obj_index1" description="Index of the maximum OBJ region based on the background. The registers with the suffix 1 indicate statistics registers. The statistics are obtained when the background algorithm is used and the SAD is calculated and the OBJ region is searched for the second time." range="31:16" value="0x0000" property="RO"/>
				<Member name="obj_cnt1" description="Number of detected OBJ regions based on the background." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IVE" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x205E0000"/>
			<RegisterGroup name="IVE_START" description="IVE_START is a start register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ive_start" description="IVE start signal, active high." range="0" property="WO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="INT_EN" description="INT_EN is an interrupt enable register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="list_int_en" description="Link table interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="node_int_en" description="Node interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RW" description="INT_RW is a raw interrupt register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="list_int_rw" description="Link table raw interrupt. After reading an interrupt through INT_STATUS, the software writes INT_RW to clear the interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RW"/>
				<Member name="node_int_rw" description="Node raw interrupt. After reading an interrupt through INT_STATUS, the software writes INT_RW to clear the interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="INT_STATUS is an interrupt status register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="list_int_status" description="Link table interrupt status. The software determines whether a linked list interrupt is generated by reading this bit.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="node_int_status" description="Node interrupt status. The software determines whether a node interrupt is generated by reading this bit.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="LIST_POINTER" description="LIST_POINTER is a linked list start address register." value="0x00000000" startoffset="0x0010">
				<Member name="link_table_header_addr" description="Address of the first node in the linked list." range="31:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="IVE_STATUS" description="IVE_STATUS is an IVE working status register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ive_working_status" description="Current working status of the IVE.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="IVE_TASK_ID" description="IVE_TASK_ID is a completed task ID register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ive_task_id" description="ID of a task that was just completed. If task IDs are incremental, all tasks before a specified task have been completed." range="15:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VDP" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x205C0000"/>
			<RegisterGroup name="VHDCTRL" description="VHDCTRL is a VHD control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x0000">
				<Member name="surface_en" description="Surface enable (non-instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:20" property="RO"/>
				<Member name="ifir_mode" description="Horizontal chrominance IFIR mode.&lt;br&gt;00: reserved&lt;br&gt;01: chrominance IFIR copy mode&lt;br&gt;10: bilinear interpolation&lt;br&gt;11: 6-tap FIR" range="19:18" property="RW"/>
				<Member name="vup_mode" description="Register update mode.&lt;br&gt;0: update by field&lt;br&gt;1: update by frame" range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16:4" property="RO"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="VHDUPD" description="VHDUPD is a VHD channel update enable register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCADDR" description="VHDCADDR is a VHD current frame address register. In package pixel format, the address isthe address of the frame buffer; in semi-planar pixel format, the address is the address of theluminance frame buffer." value="0x00000000" startoffset="0x0010">
				<Member name="surface_caddr" description="Address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCCADDR" description="VHDCCADDR is a VHD current frame chrominance address register. In package pixelformat, the address is invalid; in semi-planar pixel format, the address is the address of theluminance frame buffer." value="0x00000000" startoffset="0x0014">
				<Member name="surface_ccaddr" description="Chrominance address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="VHDSTRIDE" description="VHDSTRIDE is a VHD surface stride register." value="0x00000000" startoffset="0x0024">
				<Member name="surface_cstride" description="Stride of the chrominance frame buffer (valid in semi-planar format), 128-bit alignment." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of the frame buffer (valid in semi-planar format, luminance stride), 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIRESO" description="VHDIRESO is a VHD input resolution register (non-instant register)." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;The frame height is referenced." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1." range="11:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCBMPARA" description="VHDCBMPARA is a VHD overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. The value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDFPOS" description="VHDDFPOS is a VHD surface start position (in the display window) register (non-instantregister). The start position is in the unit of pixel." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_yfpos" description="Start coordinates of the display column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinates of the display row." range="11:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDLPOS" description="VHDDLPOS is VHD surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_ylpos" description="End coordinates of the display column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinates of the display row." range="11:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="VHDBK" description="VHDBK is a video layer background color register." value="0x00000000" startoffset="0x0070">
				<Member name="vbk_alpha" description="Levels 0–128 of the background filling color of the video layer." range="31:24" property="RW"/>
				<Member name="vbk_y" description="Y component." range="23:16" property="RW"/>
				<Member name="vbk_cb" description="Cb component." range="15:8" property="RW"/>
				<Member name="vbk_cr" description="Cr component." range="7:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCIDC" description="VHDCSCIDC is a VHD input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCODC" description="VHDCSCODC is a VHD output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP0" description="VHDCSCP0 is VHD CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp01" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp00" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP1" description="VHDCSCP1 is VHD CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp10" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp02" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP2" description="VHDCSCP2 is VHD CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp12" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp11" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP3" description="VHDCSCP3 is VHD CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp21" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp20" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP4" description="VHDCSCP4 is VHD CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cscp22" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHSP" description="VHDHSP is a VHD horizontal scaling parameter register.The scaling ratio is calculated as follows:Scaling ratio = Input width/Output width" value="0x00000000" startoffset="0x00C0">
				<Member name="hlmsc_en" description="Horizontal luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="hchmsc_en" description="Horizontal chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="hlmid_en" description="水平亮度缩放中值滤波使能（当hlfir_en无效时，该比特不起作用）。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="29" property="RW"/>
				<Member name="hchmid_en" description="水平色度缩放中值滤波使能（当hchfir_en无效时，该比特不起作用）。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RO"/>
				<Member name="hlfir_en" description="Horizontal luminance scaling mode.&lt;br&gt;0: replication mode (filtering disabled)&lt;br&gt;1: filtering mode (filtering enabled)" range="26" property="RW"/>
				<Member name="hchfir_en" description="Horizontal chrominance scaling mode.&lt;br&gt;0: replication mode (filtering disabled)&lt;br&gt;1: filtering mode (filtering enabled)" range="25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24" property="RO"/>
				<Member name="hratio" description="Horizontal scaling ratio, in (u, 4, 20) format." range="23:0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHLOFFSET" description="VHDHLOFFSET is a VHD horizontal luminance offset register." value="0x00000000" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="hor_loffset" description="Horizontal luminance offset, in (s, 8, 20) format. The value is expressed as the complement." range="27:0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCOFFSET" description="VHDHCOFFSET is a VHD horizontal chrominance offset register." value="0x00000000" startoffset="0x00C8">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="hor_coffset" description="Horizontal chrominance offset, in (s, 8, 20) format. The value is expressed as the complement." range="27:0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVSP" description="VHDVSP is a VHD vertical scaling parameter register." value="0x00000000" startoffset="0x00CC">
				<Member name="vlmsc_en" description="Vertical luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="vchmsc_en" description="Vertical chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="vlmid_en" description="垂直亮度缩放中值滤波使能(当vlfir_en无效时，该比特不起作用)。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="29" property="RW"/>
				<Member name="vchmid_en" description="垂直色度缩放中值滤波使能(当vchfir_en无效时，该比特不起作用)。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RO"/>
				<Member name="vsc_chroma_tap" description="垂直色度缩放阶数。&lt;br&gt;0：4阶FIR；&lt;br&gt;1：2阶FIR。" range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" property="RO"/>
				<Member name="vlfir_en" description="垂直亮度缩放模式。&lt;br&gt;0：复制模式(滤波禁止)；&lt;br&gt;1：滤波模式(滤波使能)。" range="24" property="RW"/>
				<Member name="vchfir_en" description="垂直色度缩放模式。&lt;br&gt;0：复制模式(滤波禁止)；&lt;br&gt;1：滤波模式(滤波使能)。" range="23" property="RW"/>
				<Member name="zme_out_fmt" description="缩放输出数据格式。&lt;br&gt;0：422；&lt;br&gt;其他：保留。" range="22:21" property="RW"/>
				<Member name="zme_in_fmt" description="缩放输入数据格式。&lt;br&gt;0：422；&lt;br&gt;1：420。" range="20:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:0" property="RO"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVSR" description="VHDVSR is VHD vertical scaling ratio register (non-instant register).The scaling ratio is calculated as follows:Scaling ratio = Input height/Output height" value="0x00001000" startoffset="0x00D0">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="vratio" description="Vertical scaling ratio, in (u, 4, 12) format." range="15:0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVOFFSET" description="VHDVOFFSET is a VHD vertical scaling offset register.The vertical scaling offset is affected by field offset during pan-scanning and field offset whenrepeated frames occur. If no field offset occurs, vluma_offset is the lowest integral digit andthe fractional part of offset_pan-scan. In YCbCr422 format, vchroma_offset is equal tovluma_offset; in YCbCr420 format, vchroma_offset is calculated as follows: vchroma_offset= scaling_chroma/2 – 0.25 If field offset is required (such as still frames or repeated frames)and the bottom field is repeated, the values of vluma_offset and vchroma_offset configuredfor the top field are the same as those in the case of no field offset. The field offset must beconsidered when scaling coefficients are configured for the bottom field." value="0x00000000" startoffset="0x00D4">
				<Member name="vluma_offset" description="Vertical luminance offset, in (s, 4, 12) format. The value is expressed as the complement." range="31:16" property="RW"/>
				<Member name="vchroma_offset" description="Vertical chrominance offset, in (s, 4, 12) format. The value is expressed as the complement." range="15:0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDZMEORESO" description="VHDZMEORESO is a VHD zoom engine output resolution register." value="0x00000000" startoffset="0x00D8">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="oh" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" property="RW"/>
				<Member name="ow" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDZMEIRESO" description="VHDZMEIRESO is a VHD zoom engine input resolution register." value="0x00000000" startoffset="0x00DC">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF01" description="VHDIFIRCOEF01 is a VHD IFIR filtering coefficients 0–1 register." value="0x000D0000" startoffset="0x0180">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef1" description="IFIR filtering coefficient 1." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef0" description="IFIR filtering coefficient 0." range="9:0" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF23" description="VHDIFIRCOEF23 is a VHD IFIR filtering coefficients 2–3 register." value="0x013203C1" startoffset="0x0184">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef3" description="IFIR filtering coefficient 3." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef2" description="IFIR filtering coefficient 2." range="9:0" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF45" description="VHDIFIRCOEF45 is a VHD IFIR filtering coefficients 4–5 register." value="0x03C10132" startoffset="0x0188">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef5" description="IFIR filtering coefficient 5." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef4" description="IFIR filtering coefficient 4." range="9:0" property="RW"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF67" description="VHDIFIRCOEF67 is a VHD IFIR filtering coefficients 6–7 register." value="0x0000000D" startoffset="0x018C">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef7" description="IFIR filtering coefficient 7." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef6" description="IFIR filtering coefficient 6." range="9:0" property="RW"/>
				<Register offset="0x018C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDPMRESO" description="VHDPmRESO is a VHD region 0 resolution register (non-instant register)." value="0x00000000" startoffset="0x0400">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="w" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0400"/>
			</RegisterGroup>
			<RegisterGroup name="VHDPMLADDR" description="VHDPmLADDR is a VHD region m address register." value="0x00000000" startoffset="0x0404">
				<Member name="surface_addr" description="Start address of VHD region m." range="31:0" property="RW"/>
				<Register offset="0x0404"/>
			</RegisterGroup>
			<RegisterGroup name="VHDPMCADDR" description="VHDPmCADDR is a VHD region m chrominance address register." value="0x00000000" startoffset="0x0408">
				<Member name="surface_addr" description="Chrominance start address of VHD region m." range="31:0" property="RW"/>
				<Register offset="0x0408"/>
			</RegisterGroup>
			<RegisterGroup name="VHDPMSTRIDE" description="VHDPmSTRIDE is a VHD region m stride register." value="0x00000000" startoffset="0x040C">
				<Member name="surface_cstride" description="Stride of the chrominance buffer of VHD region m (valid in semi-planar format), 128-bit alignment." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of the buffer of VHD region m (valid in semi-planar format, luminance stride), 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x040C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDPMVFPOS" description="VHDPmVFPOS is a VHD region m video start position register (non-instant register). Thestart position is in the unit of pixel." value="0x00000000" startoffset="0x0410">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="video_yfpos" description="Start coordinates of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xfpos" description="Start coordinates of the video row." range="11:0" property="RW"/>
				<Register offset="0x0410"/>
			</RegisterGroup>
			<RegisterGroup name="VHDPMVLPOS" description="VHDPmVLPOS is the VHD region m video end position register (non-instant register). Theend position is in the unit of pixel." value="0x00000000" startoffset="0x0414">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="video_ylpos" description="Start coordinates of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xlpos" description="Start coordinates of the video row." range="11:0" property="RW"/>
				<Register offset="0x0414"/>
			</RegisterGroup>
			<RegisterGroup name="VHD64REGIONENL" description="VHD64REGIONENL is the VHD regions 0–15 enable register (non-instant register)." value="0x00000000" startoffset="0x0C04">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="p15_en" description="VHD region 15 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="p14_en" description="VHD region 14 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="p13_en" description="VHD region 13 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="p12_en" description="VHD region 12 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="p11_en" description="VHD region 11 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="p10_en" description="VHD region 10 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="p9_en" description="VHD region 9 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="p8_en" description="VHD region 8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="p7_en" description="VHD region 7 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="p6_en" description="VHD region 6 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="p5_en" description="VHD region 5 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="p4_en" description="VHD region 4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="p3_en" description="VHD region 3 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="p2_en" description="VHD region 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="p1_en" description="VHD region 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="p0_en" description="VHD region 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0C04"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICTRL" description="VSDiCTRL is a VSD control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x3000">
				<Member name="surface_en" description="Surface enable (non-instant register).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:20" property="RO"/>
				<Member name="ifir_mode" description="Horizontal chrominance IFIR mode.&lt;br&gt;00: reserved&lt;br&gt;01: chrominance IFIR copy mode&lt;br&gt;10: bilinear interpolation&lt;br&gt;11: 6-tap FIR" range="19:18" property="RW"/>
				<Member name="vup_mode" description="Register update mode.&lt;br&gt;0: update by field&lt;br&gt;1: update by frame" range="17" property="RO"/>
				<Member name="reserved" description="Reserved." range="16:4" property="RO"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x3000"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIUPD" description="VSDiUPD is a VSD channel update enable register." value="0x00000000" startoffset="0x3004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" property="RW"/>
				<Register offset="0x3004"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICADDR" description="VSDiCADDR is a VSD current frame address register. In package pixel format, the address isthe address of the frame buffer; in semi-planar pixel format, the address is the address of theluminance frame buffer." value="0x00000000" startoffset="0x3010">
				<Member name="surface_caddr" description="Address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x3010"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICCADDR" description="VSDiCCADDR is a VSD current frame chrominance address register. In package pixelformat, the address is invalid; in semi-planar pixel format, the address is the address of theluminance frame buffer." value="0x00000000" startoffset="0x3014">
				<Member name="surface_ccaddr" description="Chrominance address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x3014"/>
			</RegisterGroup>
			<RegisterGroup name="VSDISTRIDE" description="VSDiSTRIDE is a VSD surface stride register." value="0x00000000" startoffset="0x3024">
				<Member name="surface_cstride" description="Stride of the chrominance frame buffer (valid in semi-planar format), 128-bit alignment." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of the frame buffer (valid in semi-planar format, luminance stride), 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x3024"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIIRESO" description="VSDiIRESO is a VSD input resolution register (non-instant register)." value="0x00000000" startoffset="0x3028">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;The frame height is referenced." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1." range="11:0" property="RW"/>
				<Register offset="0x3028"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICBMPARA" description="VSDiCBMPARA is a VSD overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x3034">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. The value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x3034"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIDFPOS" description="VSDiDFPOS is a VSD surface start position (in the display window) register (non-instantregister)." value="0x00000000" startoffset="0x3060">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_yfpos" description="Start coordinates of the display column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinates of the display row." range="11:0" property="RW"/>
				<Register offset="0x3060"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIDLPOS" description="VSDiDLPOS is VSD surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x3064">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_ylpos" description="End coordinates of the display column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinates of the display row." range="11:0" property="RW"/>
				<Register offset="0x3064"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIBK" description="VSDIBK is a video layer background color register." value="0x00000000" startoffset="0x3070">
				<Member name="vbk_alpha" description="Levels 0–128 of the background filling color of the video layer." range="31:24" property="RW"/>
				<Member name="vbk_y" description="Y component." range="23:16" property="RW"/>
				<Member name="vbk_cb" description="Cb component." range="15:8" property="RW"/>
				<Member name="vbk_cr" description="Cr component." range="7:0" property="RW"/>
				<Register offset="0x3070"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICSCIDC" description="VSDiCSCIDC is a VSD input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x3080">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x3080"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICSCODC" description="VSDiCSCODC is a VSD output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x3084">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x3084"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICSCP0" description="VSDiCSCP0 is VSD CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x3088">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp01" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp00" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x3088"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICSCP1" description="VSDiCSCP1 is VSD CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x308C">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp10" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp02" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x308C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICSCP2" description="VSDiCSCP2 is VSD CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x3090">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp12" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp11" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x3090"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICSCP3" description="VSDiCSCP3 is VSD CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x3094">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp21" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp20" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x3094"/>
			</RegisterGroup>
			<RegisterGroup name="VSDICSCP4" description="VSDiCSCP4 is VSD CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x3098">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cscp22" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x3098"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIIFIRCOEF01" description="VSDiIFIRCOEF01 is a VSD IFIR filtering coefficients 0–1 register." value="0x000D0000" startoffset="0x3180">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef1" description="IFIR filtering coefficient 1." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef0" description="IFIR filtering coefficient 0." range="9:0" property="RW"/>
				<Register offset="0x3180"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIIFIRCOEF23" description="VSDiIFIRCOEF23 is a VSD IFIR filtering coefficients 2–3 register." value="0x013203C1" startoffset="0x3184">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef3" description="IFIR filtering coefficient 3." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef2" description="IFIR filtering coefficients 21." range="9:0" property="RW"/>
				<Register offset="0x3184"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIIFIRCOEF45" description="VSDiIFIRCOEF45 is a VSD IFIR filtering coefficients 4–5 register." value="0x003C0132" startoffset="0x3188">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef5" description="IFIR filtering coefficient 5." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef4" description="IFIR filtering coefficient 4." range="9:0" property="RW"/>
				<Register offset="0x3188"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIIFIRCOEF67" description="VSDiIFIRCOEF67 is a VSD IFIR filtering coefficients 6–7 register." value="0x0000000D" startoffset="0x318C">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="coef7" description="IFIR filtering coefficient 7." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="coef6" description="IFIR filtering coefficient 6." range="9:0" property="RW"/>
				<Register offset="0x318C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIP0RESO" description="VSDiP0RESO is a VSD region 0 resolution register (non-instant register)." value="0x00000000" startoffset="0x3400">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="h" description="Height (in line). The frame height is referenced. The value is the actual height minus 1.&lt;br&gt;Note: The actual height must be an even number." range="23:12" property="RW"/>
				<Member name="w" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x3400"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIP0LADDR" description="VSDiP0LADDR is a VSD region 0 address register." value="0x00000000" startoffset="0x3404">
				<Member name="surface_addr" description="Start address of VSD region 0." range="31:0" property="RW"/>
				<Register offset="0x3404"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIP0CADDR" description="VSDiP0CADDR is a VSD region 0 chrominance address register." value="0x00000000" startoffset="0x3408">
				<Member name="surface_addr" description="Chrominance start address of VSD region 0." range="31:0" property="RW"/>
				<Register offset="0x3408"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIP0STRIDE" description="VSDiP0STRIDE is a VSD region 0 stride register." value="0x00000000" startoffset="0x340C">
				<Member name="surface_cstride" description="Stride of the chrominance buffer of VSD region 0 (valid in semi-planar format), 128-bit alignment." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of the buffer of VSD region 0 (valid in semi-planar format, luminance stride), 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x340C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIP0VFPOS" description="VSDiP0VFPOS is a VSD region 0 video start position register. The start position is in the unitof pixel." value="0x00000000" startoffset="0x3410">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="video_yfpos" description="Start coordinates of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xfpos" description="Start coordinates of the video row." range="11:0" property="RW"/>
				<Register offset="0x3410"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIP0VLPOS" description="VSDiP0VLPOS is a VSD region 0 video end position register (non-instant register). The endposition is in the unit of pixel." value="0x00000000" startoffset="0x3414">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="video_ylpos" description="Start coordinates of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xlpos" description="Start coordinates of the video row." range="11:0" property="RW"/>
				<Register offset="0x3414"/>
			</RegisterGroup>
			<RegisterGroup name="VSDI16REGIONEN" description="VSDi1REGIONEN is a VSD single region enable register (non-instant register)." value="0x00000000" startoffset="0x3C04">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="p0_en" description="VSD region 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x3C04"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2CTRL" description="WBC2CTRL is a WBC2 control register (non-instant register)." value="0x00000000" startoffset="0x8200">
				<Member name="wbc0_en" description="WBC0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" property="RO"/>
				<Member name="wb_stp_en" description="回写停止。在接口时序走完有效区时，若WBC2回写未完成，则当前帧的未回写数据不再回写。&lt;br&gt;0：禁能；&lt;br&gt;1：使能。" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RO"/>
				<Member name="dfp_sel" description="数据提取点选择。&lt;br&gt;01：数据提取点1；From VHD.LBOX；&lt;br&gt;10：数据提取点2；From CBM.Mixer1；&lt;br&gt;其他：保留。" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:14" property="RO"/>
				<Member name="wbc0_dft" description="Output data format of WBC0.&lt;br&gt;00: SPYCbCr422&lt;br&gt;01: SPYCbCr420&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="RO"/>
				<Register offset="0x8200"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2UPD" description="WBC2UPD is a WBC2 channel update enable register." value="0x00000000" startoffset="0x8204">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="regup" description="Capture register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" property="RW"/>
				<Register offset="0x8204"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ADDR" description="WBC2ADDR is a WBC2 capture address register." value="0x00000000" startoffset="0x8208">
				<Member name="wbcaddr" description="Frame buffer address. It is 4-byte-aligned and the lower two bits are invalid (seamless combination is supported)." range="31:0" property="RW"/>
				<Register offset="0x8208"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2STRIDE" description="WBC2STRIDE is a WBC2 capture stride register." value="0x00000000" startoffset="0x820C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="wbc0stride" description="Frame buffer stride, 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x820C"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ORESO" description="WBC2ORESO is a WBC2 output resolution register (non-instant register)." value="0x00000000" startoffset="0x8210">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="oh" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="ow" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x8210"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2CADDR" description="WBC2CADDR is a WBC2 write chrominance address register." value="0x00000000" startoffset="0x8220">
				<Member name="wbccaddr" description="Address of the frame chrominance buffer. It is 4-byte-aligned and the lower two bits are invalid (seamless combination is supported)." range="31:0" property="RW"/>
				<Register offset="0x8220"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2CSTRIDE" description="WBC2CSTRIDE is a WBC2 capture chrominance stride register." value="0x00000000" startoffset="0x8224">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="wbc0cstride" description="Stride of the frame chrominance buffer, 16-byte alignment." range="15:0" property="RW"/>
				<Register offset="0x8224"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2HSP" description="WBC2HSP is a WBC2 horizontal scaling parameter register (non-instant register).The scaling ratio is calculated as follows:Scaling ratio = Input width/Output width" value="0x00000000" startoffset="0x82C0">
				<Member name="hlmsc_en" description="Horizontal luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="hchmsc_en" description="Horizontal chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="hlmid_en" description="水平亮度缩放中值滤波使能(当hlfir_en无效时，该比特不起作用)。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="29" property="RW"/>
				<Member name="hchmid_en" description="水平色度缩放中值滤波使能(当hchfir_en无效时，该比特不起作用)。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RO"/>
				<Member name="hlfir_en" description="Horizontal luminance scaling mode.&lt;br&gt;0: replication mode (filtering disabled)&lt;br&gt;1: filtering mode (filtering enabled)" range="26" property="RW"/>
				<Member name="hchfir_en" description="Horizontal chrominance scaling mode.&lt;br&gt;0: replication mode (filtering disabled)&lt;br&gt;1: filtering mode (filtering enabled)" range="25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24" property="RO"/>
				<Member name="hratio" description="Horizontal scaling ratio, in (u, 4, 12) format." range="23:0" property="RW"/>
				<Register offset="0x82C0"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2HLOFFSET" description="WBC2HLOFFSET is a WBC2 horizontal luminance offset register (non-instant register). It isused for pan-scan." value="0x00000000" startoffset="0x82C4">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="hor_loffset" description="Horizontal luminance offset, in (s, 8, 20) format. The value is expressed as the complement." range="27:0" property="RW"/>
				<Register offset="0x82C4"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2HCOFFSET" description="WBC2HCOFFSET is a WBC2 horizontal chrominance offset register (non-instant register). Itis used for pan-scan." value="0x00000000" startoffset="0x82C8">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="hor_coffset" description="Horizontal chrominance offset, in (s, 8, 20) format. The value is expressed as the complement." range="27:0" property="RW"/>
				<Register offset="0x82C8"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2VSP" description="WBC2VSP is a WBC2 vertical scaling parameter register." value="0x00000000" startoffset="0x82CC">
				<Member name="vlmsc_en" description="Vertical luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="vchmsc_en" description="Vertical chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="vlmid_en" description="垂直亮度缩放中值滤波使能(当vlfir_en无效时，该比特不起作用)。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="29" property="RW"/>
				<Member name="vchmid_en" description="垂直色度缩放中值滤波使能(当vchfir_en无效时，该比特不起作用)。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RO"/>
				<Member name="vsc_chroma_tap" description="垂直色度缩放阶数。&lt;br&gt;0：4阶FIR；&lt;br&gt;1：2阶FIR。" range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" property="RO"/>
				<Member name="vlfir_en" description="Vertical luminance scaling mode.&lt;br&gt;0: replication mode (filtering disabled)&lt;br&gt;1: filtering mode (filtering enabled)" range="24" property="RW"/>
				<Member name="vchfir_en" description="Vertical chrominance scaling mode.&lt;br&gt;0: replication mode (filtering disabled)&lt;br&gt;1: filtering mode (filtering enabled)" range="23" property="RW"/>
				<Member name="zme_out_fmt" description="缩放输出数据格式。&lt;br&gt;0：420；&lt;br&gt;1：422。" range="22:21" property="RW"/>
				<Member name="zme_in_fmt" description="缩放输入数据格式。&lt;br&gt;0：422；&lt;br&gt;其他：保留。" range="20:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:0" property="RO"/>
				<Register offset="0x82CC"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2VSR" description="WBC2VSR is a WBC2 vertical scaling ratio register (non-instant register).The scaling ratio is calculated as follows:Scaling ratio = Input height/Output height" value="0x00001000" startoffset="0x82D0">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="vratio" description="Vertical scaling ratio, in (u, 4, 12) format." range="15:0" property="RW"/>
				<Register offset="0x82D0"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2VOFFSET" description="WBC2VOFFSET is a WBC2 vertical scaling offset register.The vertical scaling offset is affected by field offset during pan-scanning and field offset whenrepeated frames occur. If no field offset occurs, vluma_offset is the lowest integral digit andthe fractional part of offset_pan-scan. In YCbCr422 format, vchroma_offset is equal tovluma_offset; in YCbCr420 format, vchroma_offset is calculated as follows: vchroma_offset= scaling_chroma/2 – 0.25 If field offset is required (such as still frames or repeated frames)and the bottom field is repeated, the values of vluma_offset and vchroma_offset configuredfor the top field are the same as those in the case of no field offset. The field offset must beconsidered when scaling coefficients are configured for the bottom field." value="0x00000000" startoffset="0x82D4">
				<Member name="vluma_offset" description="Vertical luminance offset, in (s, 4, 12) format. The value is expressed as the complement." range="31:16" property="RW"/>
				<Member name="vchroma_offset" description="Vertical chrominance offset, in (s, 4, 12) format. The value is expressed as the complement." range="15:0" property="RW"/>
				<Register offset="0x82D4"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ZMEORESO" description="WBC2ZMEORESO is a WBC2 zoom engine output resolution register (non-instant register)." value="0x00000000" startoffset="0x82D8">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="oh" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" property="RW"/>
				<Member name="ow" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x82D8"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ZMEIRESO" description="WBC2ZMEIRESO is a WBC2 zoom engine input resolution register (non-instant register)." value="0x00000000" startoffset="0x82DC">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x82DC"/>
			</RegisterGroup>
			<RegisterGroup name="G0CTRL" description="G0CTRL is a G0 control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x9000">
				<Member name="surface_en" description="Surface enable (non-instant register).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" property="RO"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" property="RW"/>
				<Member name="dcmp_mode" description="Decompression mode (non-instant register).&lt;br&gt;0: non-decompression mode&lt;br&gt;1: decompression mode" range="25" property="RW"/>
				<Member name="dcmp_inter" description="Interlaced decompression control (non-instant register).&lt;br&gt;0: progressive decompression&lt;br&gt;1: interlaced decompression" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:10" property="RW"/>
				<Member name="bitext" description="Bit extend mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0s&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x68: ARGB8888&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x9000"/>
			</RegisterGroup>
			<RegisterGroup name="G0UPD" description="G0UPD is the G0 channel update enable register." value="0x00000000" startoffset="0x9004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" property="RW"/>
				<Register offset="0x9004"/>
			</RegisterGroup>
			<RegisterGroup name="G0ADDR" description="G0ADDR is the G0 address register. When the horizontal pixel offsets, the address iscalculated according to the description of G0SFPOS." value="0x00000000" startoffset="0x9008">
				<Member name="surface_addr" description="Address of the surface frame buffer." range="31:0" property="RW"/>
				<Register offset="0x9008"/>
			</RegisterGroup>
			<RegisterGroup name="G0STRIDE" description="G0STRIDE is the G0 stride register." value="0x00000000" startoffset="0x900C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" property="RW"/>
				<Register offset="0x900C"/>
			</RegisterGroup>
			<RegisterGroup name="G0CBMPARA" description="G0CBMPARA is the G0 overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x9010">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="premult_en" description="Whether the input bitmap is a premultiply bitmap.&lt;br&gt;0: non-premultiply bitmap&lt;br&gt;1: premultiply bitmap" range="13" property="RW"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. This value ranges from 0 to 255. The value 255 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x9010"/>
			</RegisterGroup>
			<RegisterGroup name="G0CKEYMAX" description="G0CKEYMAX is the G0 maximum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9014">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the alpha0 value is used." range="31:24" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9014"/>
			</RegisterGroup>
			<RegisterGroup name="G0CKEYMIN" description="G0CKEYMIN is the G0 minimum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9018">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9018"/>
			</RegisterGroup>
			<RegisterGroup name="G0CMASK" description="G0CMASK is the G0 colorkey mask register (non-instant register). When the correspondingbit is 0, the colorkey is compared. In this case, this bit can be ignored." value="0x00000000" startoffset="0x901C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" property="RW"/>
				<Register offset="0x901C"/>
			</RegisterGroup>
			<RegisterGroup name="G0IRESO" description="G0IRESO is the G0 input resolution register (non-instant register)." value="0x00000000" startoffset="0x9020">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9020"/>
			</RegisterGroup>
			<RegisterGroup name="G0ORESO" description="G0ORESO is the G0 output resolution register (non-instant register)." value="0x00000000" startoffset="0x9024">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="oh" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="ow" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9024"/>
			</RegisterGroup>
			<RegisterGroup name="G0DFPOS" description="G0DFPOS is the G0 surface start position (in the display window) register (non-instantregister). The start position is in the unit of pixel." value="0x00000000" startoffset="0x902C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_yfpos" description="Column start coordinates." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Row start coordinates." range="11:0" property="RW"/>
				<Register offset="0x902C"/>
			</RegisterGroup>
			<RegisterGroup name="G0DLPOS" description="G0DLPOS is the G0 surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x9030">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_ylpos" description="Column end coordinates." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="Row end coordinates." range="11:0" property="RW"/>
				<Register offset="0x9030"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCIDC" description="G0CSCIDC is the G0 input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x90A0">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x90A0"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCODC" description="G0CSCODC is the G0 output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x90A4">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x90A4"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP0" description="G0CSCP0 is the G0 CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x90A8">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp01" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp00" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x90A8"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP1" description="G0CSCP1 is the G0 CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x90AC">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp10" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp02" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x90AC"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP2" description="G0CSCP2 is the G0 CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x90B0">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp12" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp11" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x90B0"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP3" description="G0CSCP3 is the G0 CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x90B4">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp21" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp20" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x90B4"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP4" description="G0CSCP4 is the G0 CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x90B8">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cscp22" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x90B8"/>
			</RegisterGroup>
			<RegisterGroup name="G0DCMPBANKWIDTH" description="G0DCMPBANKWIDTH is the G0 compressed data bank width register." value="0x00000000" startoffset="0x91B4">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="dcmp_bankwidth" description="Bank width of the compressed data, 128-bit alignment." range="11:0" property="RW"/>
				<Register offset="0x91B4"/>
			</RegisterGroup>
			<RegisterGroup name="G0DCMPSTRIDE" description="G0DCMPSTRIDE is the G0 compressed data stride register." value="0x00000000" startoffset="0x91B8">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="dcmp_stride" description="Stride of the compressed data, 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x91B8"/>
			</RegisterGroup>
			<RegisterGroup name="G0DCMPAADDR" description="G0DCMPAADDR is the G0 compressed data start address register of A component." value="0x00000000" startoffset="0x91BC">
				<Member name="dcmp_addr_a" description="Start address of the compressed data." range="31:0" property="RW"/>
				<Register offset="0x91BC"/>
			</RegisterGroup>
			<RegisterGroup name="G0DCMPRADDR" description="G0DCMPRADDR is the G0 compressed data start address register of R component." value="0x00000000" startoffset="0x91C0">
				<Member name="dcmp_addr_r" description="Start address of the compressed data." range="31:0" property="RW"/>
				<Register offset="0x91C0"/>
			</RegisterGroup>
			<RegisterGroup name="G0DCMPGADDR" description="G0DCMPGADDR is the G0 compressed data start address register of G component." value="0x00000000" startoffset="0x91C4">
				<Member name="dcmp_addr_g" description="Start address of the compressed data." range="31:0" property="RW"/>
				<Register offset="0x91C4"/>
			</RegisterGroup>
			<RegisterGroup name="G0DCMPBADDR" description="G0DCMPBADDR is the G0 compressed data start address register of B component." value="0x00000000" startoffset="0x91C8">
				<Member name="dcmp_addr_b" description="Start address of the compressed data." range="31:0" property="RW"/>
				<Register offset="0x91C8"/>
			</RegisterGroup>
			<RegisterGroup name="G2CTRL" description="G2CTRL is the G2 control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x9400">
				<Member name="surface_en" description="Surface enable (non-instant register).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" property="RO"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" property="RW"/>
				<Member name="dcmp_mode" description="Decompression mode (non-instant register).&lt;br&gt;0: non-decompression mode&lt;br&gt;1: decompression mode" range="25" property="RW"/>
				<Member name="dcmp_inter" description="Interlaced decompression control (non-instant register).&lt;br&gt;0: progressive decompression&lt;br&gt;1: interlaced decompression" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:10" property="RW"/>
				<Member name="bitext" description="Bit extend mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0s&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x68: ARGB8888&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x9400"/>
			</RegisterGroup>
			<RegisterGroup name="G2UPD" description="G2UPD is the G2 channel update enable register." value="0x00000000" startoffset="0x9404">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware" range="0" property="RW"/>
				<Register offset="0x9404"/>
			</RegisterGroup>
			<RegisterGroup name="G2ADDR" description="G2ADDR is the G2 address register. When the horizontal pixel offsets, the address iscalculated according to the description of G2SFPOS." value="0x00000000" startoffset="0x9408">
				<Member name="surface_addr" description="Address of the surface frame buffer." range="31:0" property="RW"/>
				<Register offset="0x9408"/>
			</RegisterGroup>
			<RegisterGroup name="G2STRIDE" description="G2STRIDE is the G2 stride register." value="0x00000000" startoffset="0x940C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" property="RW"/>
				<Register offset="0x940C"/>
			</RegisterGroup>
			<RegisterGroup name="G2CBMPARA" description="G2CBMPARA is the G2 overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x9410">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="key_mode" description="color key模式。&lt;br&gt;0：满足Keymin ≤ Pixel ≤ Keymax时，处理为关键色1：满足Pixel ≤ Keymin 或者 Pixel ≥ Keymax时处理为关键色" range="15" property="RW"/>
				<Member name="key_en" description="color key使能。&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13" property="RO"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. This value ranges from 0 to 255. The value 255 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x9410"/>
			</RegisterGroup>
			<RegisterGroup name="G2CKEYMAX" description="G2CKEYMAX is the G2 maximum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9414">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the alpha0 value is used." range="31:24" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9414"/>
			</RegisterGroup>
			<RegisterGroup name="G2CKEYMIN" description="G2CKEYMIN is the G2 minimum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9418">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9418"/>
			</RegisterGroup>
			<RegisterGroup name="G2CMASK" description="G2CMASK is the G2 colorkey mask register (non-instant register). When the correspondingbit is 0, the colorkey is compared. In this case, this bit can be ignored." value="0x00000000" startoffset="0x941C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" property="RW"/>
				<Register offset="0x941C"/>
			</RegisterGroup>
			<RegisterGroup name="G2IRESO" description="G2IRESO is the G2 input resolution register (non-instant register)." value="0x00000000" startoffset="0x9420">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9420"/>
			</RegisterGroup>
			<RegisterGroup name="G2ORESO" description="G2ORESO is the G2 output resolution register (non-instant register)." value="0x00000000" startoffset="0x9424">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="oh" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="ow" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9424"/>
			</RegisterGroup>
			<RegisterGroup name="G2DFPOS" description="G2DFPOS is the G2 surface start position (in the display window) register (non-instantregister). The start position is in the unit of pixel." value="0x00000000" startoffset="0x942C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_yfpos" description="Column start coordinates." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Row start coordinates." range="11:0" property="RW"/>
				<Register offset="0x942C"/>
			</RegisterGroup>
			<RegisterGroup name="G2DLPOS" description="G2DLPOS is the G2 surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x9430">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_ylpos" description="Column end coordinates." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="Row end coordinates." range="11:0" property="RW"/>
				<Register offset="0x9430"/>
			</RegisterGroup>
			<RegisterGroup name="G2CSCIDC" description="G2CSCIDC is the G2 input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x94A0">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x94A0"/>
			</RegisterGroup>
			<RegisterGroup name="G2CSCODC" description="G2CSCODC is the G2 output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x94A4">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x94A4"/>
			</RegisterGroup>
			<RegisterGroup name="G2CSCP0" description="G2CSCP0 is the G2 CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x94A8">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp01" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp00" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x94A8"/>
			</RegisterGroup>
			<RegisterGroup name="G2CSCP1" description="G2CSCP1 is the G2 CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x94AC">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp10" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp02" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x94AC"/>
			</RegisterGroup>
			<RegisterGroup name="G2CSCP2" description="G2CSCP2 is the G2 CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x94B0">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp12" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp11" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x94B0"/>
			</RegisterGroup>
			<RegisterGroup name="G2CSCP3" description="G2CSCP3 is the G2 CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x94B4">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp21" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp20" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x94B4"/>
			</RegisterGroup>
			<RegisterGroup name="G2CSCP4" description="G2CSCP4 is the G2 CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x94B8">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cscp22" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x94B8"/>
			</RegisterGroup>
			<RegisterGroup name="G3CTRL" description="G3CTRL is the G3 control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x9600">
				<Member name="surface_en" description="Surface enable (non-instant register).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" property="RO"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" property="RW"/>
				<Member name="dcmp_mode" description="Decompression mode (non-instant register).&lt;br&gt;0: non-decompression mode&lt;br&gt;1: decompression mode" range="25" property="RW"/>
				<Member name="dcmp_inter" description="Interlaced decompression control (non-instant register).&lt;br&gt;0: progressive decompression&lt;br&gt;1: interlaced decompression" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:10" property="RW"/>
				<Member name="bitext" description="Bit extend mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0s&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x68: ARGB8888&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x9600"/>
			</RegisterGroup>
			<RegisterGroup name="G3UPD" description="G3UPD is the G3 channel update enable register." value="0x00000000" startoffset="0x9604">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware" range="0" property="RW"/>
				<Register offset="0x9604"/>
			</RegisterGroup>
			<RegisterGroup name="G3ADDR" description="G3ADDR is the G3 address register. When the horizontal pixel offsets, the address iscalculated according to the description of G3SFPOS." value="0x00000000" startoffset="0x9608">
				<Member name="surface_addr" description="Address of the surface frame buffer." range="31:0" property="RW"/>
				<Register offset="0x9608"/>
			</RegisterGroup>
			<RegisterGroup name="G3STRIDE" description="G3STRIDE is the G3 stride register." value="0x00000000" startoffset="0x960C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" property="RW"/>
				<Register offset="0x960C"/>
			</RegisterGroup>
			<RegisterGroup name="G3CBMPARA" description="G3CBMPARA is the G3 overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x9610">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="premult_en" description="Whether the input bitmap is a premultiply bitmap.&lt;br&gt;0: non-premultiply bitmap&lt;br&gt;1: premultiply bitmap" range="13" property="RW"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. This value ranges from 0 to 255. The value 255 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x9610"/>
			</RegisterGroup>
			<RegisterGroup name="G3CKEYMAX" description="G3CKEYMAX is the G3 maximum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9614">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the alpha0 value is used." range="31:24" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9614"/>
			</RegisterGroup>
			<RegisterGroup name="G3CKEYMIN" description="G3CKEYMIN is the G3 minimum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9618">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9618"/>
			</RegisterGroup>
			<RegisterGroup name="G3CMASK" description="G3CMASK is the G3 colorkey mask register (non-instant register). When the correspondingbit is 0, the colorkey is compared. In this case, this bit can be ignored." value="0x00000000" startoffset="0x961C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" property="RW"/>
				<Register offset="0x961C"/>
			</RegisterGroup>
			<RegisterGroup name="G3IRESO" description="G3IRESO is the G3 input resolution register (non-instant register)." value="0x00000000" startoffset="0x9620">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9620"/>
			</RegisterGroup>
			<RegisterGroup name="G3ORESO" description="G3ORESO is the G3 output resolution register (non-instant register)." value="0x00000000" startoffset="0x9624">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="oh" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="ow" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9624"/>
			</RegisterGroup>
			<RegisterGroup name="G3DFPOS" description="G3DFPOS is the G3 surface start position (in the display window) register (non-instantregister). The start position is in the unit of pixel." value="0x00000000" startoffset="0x962C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_yfpos" description="Column start coordinates." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Row start coordinates." range="11:0" property="RW"/>
				<Register offset="0x962C"/>
			</RegisterGroup>
			<RegisterGroup name="G3DLPOS" description="G3DLPOS is the G3 surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x9630">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_ylpos" description="Column end coordinates." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="Row end coordinates." range="11:0" property="RW"/>
				<Register offset="0x9630"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCIDC" description="G3CSCIDC is the G3 input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x96A0">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x96A0"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCODC" description="G3CSCODC is the G3 output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x96A4">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x96A4"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP0" description="G3CSCP0 is the G3 CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x96A8">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp01" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp00" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x96A8"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP1" description="G3CSCP1 is the G3 CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x96AC">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp10" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp02" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x96AC"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP2" description="G3CSCP2 is the G3 CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x96B0">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp12" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp11" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x96B0"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP3" description="G3CSCP3 is the G3 CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x96B4">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp21" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp20" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x96B4"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP4" description="G3CSCP4 is the G3 CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x96B8">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cscp22" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x96B8"/>
			</RegisterGroup>
			<RegisterGroup name="HCCTRL" description="HCCTRL is the HC control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x9A00">
				<Member name="surface_en" description="Surface enable (non-instant register).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" property="RO"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25:10" property="RO"/>
				<Member name="bitext" description="Bit extend mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0s&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x68: ARGB8888&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x9A00"/>
			</RegisterGroup>
			<RegisterGroup name="HCUPD" description="HCUPD is the HC channel update enable register." value="0x00000000" startoffset="0x9A04">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware" range="0" property="RW"/>
				<Register offset="0x9A04"/>
			</RegisterGroup>
			<RegisterGroup name="HCADDR" description="HCADDR is the HC address register. When the horizontal pixel offsets, the address iscalculated according to the description of HCSFPOS." value="0x00000000" startoffset="0x9A08">
				<Member name="surface_addr" description="Address of the surface frame buffer." range="31:0" property="RW"/>
				<Register offset="0x9A08"/>
			</RegisterGroup>
			<RegisterGroup name="HCSTRIDE" description="HCSTRIDE is the HC stride register." value="0x00000000" startoffset="0x9A0C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" property="RW"/>
				<Register offset="0x9A0C"/>
			</RegisterGroup>
			<RegisterGroup name="HCCBMPARA" description="HCCBMPARA is the HC overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x9A10">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="key_mode" description="Color key mode.&lt;br&gt;0: The color is regarded as the colorkey when the following condition is met: Keymin ≤ Pixel ≤ Keymax&lt;br&gt;1: The color is regarded as the colorkey when either of the following conditions is met: Pixel ≤ Keymin or Pixel ≥ Keymax" range="15" property="RW"/>
				<Member name="key_en" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Whether the input bitmap is a premultiply bitmap.&lt;br&gt;0: non-premultiply bitmap&lt;br&gt;1: premultiply bitmap" range="13" property="RO"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="galpha" description="Overlay global alpha value. This value ranges from 0 to 255. The value 255 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x9A10"/>
			</RegisterGroup>
			<RegisterGroup name="HCCKEYMAX" description="HCCKEYMAX is the HC maximum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9A14">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the alpha0 value is used." range="31:24" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9A14"/>
			</RegisterGroup>
			<RegisterGroup name="HCCKEYMIN" description="HCCKEYMIN is the HC minimum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9A18">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9A18"/>
			</RegisterGroup>
			<RegisterGroup name="HCCMASK" description="HCCMASK is the HC colorkey mask register (non-instant register). When the correspondingbit is 1, the colorkey is compared. In this case, this bit can be ignored." value="0x00000000" startoffset="0x9A1C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" property="RW"/>
				<Register offset="0x9A1C"/>
			</RegisterGroup>
			<RegisterGroup name="HCIRESO" description="HCIRESO is the HC input resolution register (non-instant register)." value="0x00000000" startoffset="0x9A20">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9A20"/>
			</RegisterGroup>
			<RegisterGroup name="HCDFPOS" description="HCDFPOS is the HC surface start position (in the display window) register (non-instantregister). The start position is in the unit of pixel." value="0x00000000" startoffset="0x9A2C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_yfpos" description="Column start coordinates." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Row start coordinates." range="11:0" property="RW"/>
				<Register offset="0x9A2C"/>
			</RegisterGroup>
			<RegisterGroup name="HCDLPOS" description="HCDLPOS is the HC surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x9A30">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="disp_ylpos" description="Column end coordinates." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="Row end coordinates." range="11:0" property="RW"/>
				<Register offset="0x9A30"/>
			</RegisterGroup>
			<RegisterGroup name="HCCSCIDC" description="HCCSCIDC is the HC input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x9AA0">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="csc_mode" description="CSC转换模式。&lt;br&gt;0：RGB2YUV 601(标清)；&lt;br&gt;1：RGB2YUV 709(g高清)。" range="28" property="RW"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x9AA0"/>
			</RegisterGroup>
			<RegisterGroup name="HCCSCODC" description="HCCSCODC is the HC output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x9AA4">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0x9AA4"/>
			</RegisterGroup>
			<RegisterGroup name="HCCSCP0" description="HCCSCP0 is the HC CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x9AA8">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp01" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp00" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x9AA8"/>
			</RegisterGroup>
			<RegisterGroup name="HCCSCP1" description="HCCSCP1 is the HC CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x9AAC">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp10" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp02" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x9AAC"/>
			</RegisterGroup>
			<RegisterGroup name="HCCSCP2" description="HCCSCP2 is the HC CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x9AB0">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp12" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp11" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x9AB0"/>
			</RegisterGroup>
			<RegisterGroup name="HCCSCP3" description="HCCSCP3 is the HC CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x9AB4">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp21" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp20" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x9AB4"/>
			</RegisterGroup>
			<RegisterGroup name="HCCSCP4" description="HCCSCP4 is the HC CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x9AB8">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cscp22" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0x9AB8"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG1" description="CBMBKG1 is the HD0 overlay background color register." value="0x00000000" startoffset="0x9E00">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="cbm_bkgy" description="Overlay background color of mixer 1, Y component." range="23:16" property="RW"/>
				<Member name="cbm_bkgcb" description="Overlay background color of mixer 1, Cb component." range="15:8" property="RW"/>
				<Member name="cbm_bkgcr" description="Overlay background color of mixer 1, Cr component." range="7:0" property="RW"/>
				<Register offset="0x9E00"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG3" description="CBMBKG3 is the SD0 overlay background color register." value="0x00000000" startoffset="0x9E08">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="cbm_bkgy" description="Overlay background color of mixer 3, Y component." range="23:16" property="RW"/>
				<Member name="cbm_bkgcb" description="Overlay background color of mixer 3, Cb component." range="15:8" property="RW"/>
				<Member name="cbm_bkgcr" description="Overlay background color of mixer 3, Cr component." range="7:0" property="RW"/>
				<Register offset="0x9E08"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG4" description="CBMBKG4 is the SD1 overlay background color register." value="0x00000000" startoffset="0x9E0C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="cbm_bkgy" description="Overlay background color of mixer 4, Y component." range="23:16" property="RW"/>
				<Member name="cbm_bkgcb" description="Overlay background color of mixer 4, Cb component." range="15:8" property="RW"/>
				<Member name="cbm_bkgcr" description="Overlay background color of mixer 4, Cr component." range="7:0" property="RW"/>
				<Register offset="0x9E0C"/>
			</RegisterGroup>
			<RegisterGroup name="CBMATTR" description="CBMATTR is a crossbar configuration register.sur_attr_x indicates that layer X is bound to mixer 1 or mixer 2." value="0x00000000" startoffset="0x9E10">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="sur_attr1" description="HC0 link.&lt;br&gt;0x0: mixer 1 for DHD&lt;br&gt;0x1: mixer 3 for DSD&lt;br&gt;0x2: mixer 4 for DSD1&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="sur_attr0" description="VSD link.&lt;br&gt;0x0: mixer 1 for DHD&lt;br&gt;0x1: mixer 3 for DSD&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x9E10"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX1" description="CBMMIX1 is the mixer 1 priority configuration register (non-instant register). The registerconfiguration takes effect only when the VSYNC signal is valid." value="0x00000000" startoffset="0x9E14">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="mixer_prio3" description="Priority 3 of the overlay layer of mixer 1.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x1: VHD&lt;br&gt;0x4: VSD&lt;br&gt;0x9: G0&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="15:12" property="RW"/>
				<Member name="mixer_prio2" description="Priority 2 of the overlay layer of mixer 1.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x1: VHD&lt;br&gt;0x4: VSD&lt;br&gt;0x9: G0&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="11:8" property="RW"/>
				<Member name="mixer_prio1" description="Priority 1 of the overlay layer of mixer 1.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x1: VHD&lt;br&gt;0x4: VSD&lt;br&gt;0x9: G0&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="mixer_prio0" description="Priority 0 of the overlay layer of mixer 1.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x1: VHD&lt;br&gt;0x4: VSD&lt;br&gt;0x9: G0&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x9E14"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX3" description="CBMMIX3 is the mixer 3 priority configuration register (non-instant register). The registerconfiguration takes effect only when the VSYNC signal is valid." value="0x00000000" startoffset="0x9E1C">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="mixer_prio2" description="Priority 2 of the overlay layer of mixer 3.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x4: VSD&lt;br&gt;0xB: G2&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="11:8" property="RW"/>
				<Member name="mixer_prio1" description="Priority 1 of the overlay layer of mixer 3.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x4: VSD&lt;br&gt;0xB: G2&lt;br&gt;0xD: G4&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="mixer_prio0" description="Priority 0 of the overlay layer of mixer 3.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x4: VSD&lt;br&gt;0xB: G2&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x9E1C"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX4" description="CBMMIX4 is the mixer 4 priority configuration register (non-instant register). The registerconfiguration takes effect only when the VSYNC signal is valid." value="0x00000000" startoffset="0x9E20">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="mixer_prio2" description="Priority 2 of the overlay layer of mixer 4.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x5: VSD1&lt;br&gt;0xC: G3&lt;br&gt;0xE: HC0&lt;br&gt;0xF: HC1&lt;br&gt;Other values: reserved" range="11:8" property="RW"/>
				<Member name="mixer_prio1" description="Priority 1 of the overlay layer of mixer 4.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x5: VSD1&lt;br&gt;0xC: G3&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="mixer_prio0" description="Priority 0 of the overlay layer of mixer 4.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x5: VSD1&lt;br&gt;0xC: G3&lt;br&gt;0xE: HC0&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x9E20"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCTRL" description="DHDCTRL is the DHD global control register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DHDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00010010" startoffset="0xA000">
				<Member name="intf_en" description="Display interface enable (instant field). Data is output over the interface only when this field is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:17" property="RO"/>
				<Member name="clipen" description="Output clip enable (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="gmmen" description="Output gamma correction enable (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="gmmmode" description="输出Gamma校正模式，即时寄存器。&lt;br&gt;0：GAMMA表由硬件产生；&lt;br&gt;1：GAMMA表由软件配置。" range="13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:11" property="RO"/>
				<Member name="idv" description="Output phase reverse enable for the data valid signal (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="ihs" description="Output phase reverse enable for the horizontal sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ivs" description="Output phase reverse enable for the vertical sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="iop" description="Progressive or interlaced display (instant field).&lt;br&gt;0: interlaced display&lt;br&gt;1: progressive display" range="7" property="RW"/>
				<Member name="synm" description="Sync mode (instant field).&lt;br&gt;0: timing label mode (such as BT.656)&lt;br&gt;1: sync signal mode (such as LCD display)" range="6" property="RW"/>
				<Member name="intfb" description="Bit width mode of the output interface (instant field).&lt;br&gt;00: single-component mode (each clock outputs one component)&lt;br&gt;01: 2-component mode (each clock outputs two components)&lt;br&gt;10: 3-component mode (each clock outputs three components)&lt;br&gt;11: reserved" range="5:4" property="RW"/>
				<Member name="intfdm" description="Interface data format (instant field).&lt;br&gt;0x0: YCbCr422&lt;br&gt;0x1–0xB: invalid&lt;br&gt;0xC: RGB888/YCbCr444 output&lt;br&gt;Other values: invalid" range="3:0" property="RW"/>
				<Register offset="0xA000"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVSYNC" description="DHDVSYNC is the DHD vertical timing register. In interlaced output mode, this registerindicates the top vertical sync timing; in progressive output mode, this register indicates theframe vertical sync timing. The setting of this register takes effect immediately afterconfiguration. That is, the timing of the VSYNC pin is affected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DHDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0011321B" startoffset="0xA004">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="vfb" description="In interlaced output mode: top vertical front blanking (TVFB)&lt;br&gt;In progressive output mode: vertical front blanking (VFB)&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="vbb" description="In interlaced output mode: top vertical back blanking (TVBB)&lt;br&gt;In progressive output mode: vertical back blanking (VBB) + vertical pulse width (VPW)&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="vact" description="In interlaced output mode: height of an active picture in the top field&lt;br&gt;In progressive output format: height of an active picture in a frame. The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xA004"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSYNC1" description="DHDHSYNC1 is DHD horizontal timing register 1. In interlaced or progressive output mode,this register is the horizontal sync timing configuration register. The setting of this registertakes effect immediately after configuration. That is, the timing of the HSYNC pin is affectedimmediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DHDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00BF077F" startoffset="0xA008">
				<Member name="hbb" description="Horizontal back blanking (HBB).&lt;br&gt;Unit: pixel" range="31:16" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active region." range="15:0" property="RW"/>
				<Register offset="0xA008"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSYNC2" description="DHDHSYNC2 is DHD horizontal timing register 2. In interlaced or progressive output mode,this register is the horizontal sync timing configuration register. The setting of this registertakes effect immediately after configuration. That is, the timing of the HSYNC pin is affectedimmediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DHDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0000020F" startoffset="0xA00C">
				<Member name="hmid" description="Width of the bottom vertical sync valid signal (in pixel)." range="31:16" property="RW"/>
				<Member name="hfb" description="Horizontal front blanking (HFB).&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xA00C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVPLUS" description="DHDVPLUS is the DHD interlaced bottom vertical timing register. In interlaced output mode,this register indicates the bottom vertical sync timing.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DHDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0021321B" startoffset="0xA010">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="bvfb" description="In interlaced output mode: bottom vertical front blanking (BVFB)&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="bvbb" description="In interlaced output mode: bottom vertical back blanking (BVBB) + VPW&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="bvact" description="In interlaced output mode: height of an active picture in the bottom field.&lt;br&gt;The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xA010"/>
			</RegisterGroup>
			<RegisterGroup name="DHDPWR" description="DHDPWR is the DHD sync signal pulse width register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DHDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xA014">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="vpw" description="VPW minus 1.&lt;br&gt;Unit: pixel" range="23:16" property="RW"/>
				<Member name="hpw" description="Horizontal pulse width (HPW) minus 1.&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xA014"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVTTHD" description="DHDVTTHD is the DHD vertical timing threshold register (instant register). It can be used toset two thresholds for generating two interrupts separately." value="0x00000001" startoffset="0xA01C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="thd1_mode" description="Threshold 1 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="RO"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches this threshold, the VOINTSTA[dhdvtthd_int1] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0xA01C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCLIPL" description="DHDCLIPL is the DHD clip lower threshold register (instant register)." value="0x41004010" startoffset="0xA040">
				<Member name="clipen" description="Clip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="dfir_en" description="Horizontal chrominance down scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="clipcl2" description="Lower threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipcl1" description="Lower threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipcl0" description="Lower threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xA040"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCLIPH" description="DHDCLIPH is the DHD clip upper threshold register (instant register). For example, theoutput data needs to be clipped in BT.656 output mode." value="0x0EB000F0" startoffset="0xA044">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="clipch2" description="Upper threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipch1" description="Upper threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipch0" description="Upper threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xA044"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVGACLIPL" description="DHDVGACLIPL为显示通道Clip处理最低门限值寄存器，为即时寄存器。" value="0x44010040" startoffset="0xA060">
				<Member name="clipen" description="CLIP使能。&lt;br&gt;0：禁止；&lt;br&gt;1：使能。" range="31" property="RW"/>
				<Member name="reserved" description="保留。" range="30" property="RO"/>
				<Member name="clipcl2" description="分量2最低门限值Y/R，无符号整数。" range="29:20" property="RW"/>
				<Member name="clipcl1" description="分量1最低门限值Cb/G，无符号整数。" range="19:10" property="RW"/>
				<Member name="clipcl0" description="分量0最低门限值Cr/B，无符号整数。" range="9:0" property="RW"/>
				<Register offset="0xA060"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVGACLIPH" description="DHDVGACLIPH为显示通道Clip处理最高门限值寄存器，为即时寄存器。例如BT.656标准输出时需要对输出数据做CLIP处理。" value="0x3ACF03C0" startoffset="0xA064">
				<Member name="reserved" description="保留。" range="31:30" property="RO"/>
				<Member name="clipch2" description="分量2最高门限值Y/R，无符号整数。" range="29:20" property="RW"/>
				<Member name="clipch1" description="分量1最高门限值Cb/G，无符号整数。" range="19:10" property="RW"/>
				<Member name="clipch0" description="分量0最高门限值Cr/B，无符号整数。" range="9:0" property="RW"/>
				<Register offset="0xA064"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG0" description="DHDHSPCFG0为VGA通道H sharpen配置寄存器0。" value="0x00000000" startoffset="0xA080">
				<Member name="hsp_hf0_tmp3" description="高频滤波系数3，有符号。" range="31:24" property="RW"/>
				<Member name="hsp_hf0_tmp2" description="高频滤波系数2，有符号。" range="23:16" property="RW"/>
				<Member name="hsp_hf0_tmp1" description="高频滤波系数1，有符号。" range="15:8" property="RW"/>
				<Member name="hsp_hf0_tmp0" description="高频滤波系数0，有符号。" range="7:0" property="RW"/>
				<Register offset="0xA080"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG1" description="DHDHSPCFG1为VGA通道H sharpen配置寄存器1。" value="0x00000000" startoffset="0xA084">
				<Member name="hsp_en" description="水平锐化使能。" range="31" property="RW"/>
				<Member name="reserved" description="保留。" range="30:8" property="RO"/>
				<Member name="hsp_hf0_coring" description="高频coring系数，无符号。" range="7:0" property="RW"/>
				<Register offset="0xA084"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG5" description="DHDHSPCFG5为VGA通道H sharpen配置寄存器5。" value="0x00000000" startoffset="0xA094">
				<Member name="reserved" description="保留。" range="31:27" property="RO"/>
				<Member name="hsp_hf0_gainneg" description="高频增益负极性系数，有符号(10.8)。" range="26:16" property="RW"/>
				<Member name="reserved" description="保留。" range="15:11" property="RO"/>
				<Member name="hsp_hf0_gainpos" description="高频增益正极性系数，有符号(10.8)。" range="10:0" property="RW"/>
				<Register offset="0xA094"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG6" description="DHDHSPCFG6为VGA通道H sharpen配置寄存器6。" value="0x00000000" startoffset="0xA098">
				<Member name="hsp_hf0_adpshoot_en" description="高频调整门限使能。" range="31" property="RW"/>
				<Member name="hsp_hf0_winsize" description="高频窗口大小，无符号，取值范围0-4。" range="30:28" property="RW"/>
				<Member name="reserved" description="保留。" range="27:24" property="RO"/>
				<Member name="hsp_hf0_mixratio" description="高频调整门限比率，无符号(8.7)。" range="23:16" property="RW"/>
				<Member name="hsp_hf0_underth" description="高频调整under门限，无符号。" range="15:8" property="RW"/>
				<Member name="hsp_hf0_overth" description="高频调整over门限，无符号。" range="7:0" property="RW"/>
				<Register offset="0xA098"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG7" description="DHDHSPCFG7为VGA通道H sharpen配置寄存器7。" value="0x00000000" startoffset="0xA09C">
				<Member name="hsp_hf1_tmp3" description="高频滤波系数3，有符号。" range="31:24" property="RW"/>
				<Member name="hsp_hf1_tmp2" description="高频滤波系数2，有符号。" range="23:16" property="RW"/>
				<Member name="hsp_hf1_tmp1" description="高频滤波系数1，有符号。" range="15:8" property="RW"/>
				<Member name="hsp_hf1_tmp0" description="高频滤波系数0，有符号。" range="7:0" property="RW"/>
				<Register offset="0xA09C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG8" description="DHDHSPCFG8为VGA通道H sharpen配置寄存器8。" value="0x00000000" startoffset="0xA0A0">
				<Member name="reserved" description="保留。" range="31:8" property="RO"/>
				<Member name="hsp_hf1_coring" description="高频coring系数，无符号。" range="7:0" property="RW"/>
				<Register offset="0xA0A0"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG12" description="DHDHSPCFG12为VGA通道H sharpen配置寄存器12。" value="0x00000000" startoffset="0xA0B0">
				<Member name="reserved" description="保留。" range="31:27" property="RO"/>
				<Member name="hsp_hf1_gainneg" description="高频增益负极性系数，有符号(10.8)。" range="26:16" property="RW"/>
				<Member name="reserved" description="保留。" range="15:11" property="RW"/>
				<Member name="hsp_hf1_gainpos" description="高频增益正极性系数，有符号(10.8)。" range="10:0" property="RW"/>
				<Register offset="0xA0B0"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG13" description="DHDHSPCFG13为VGA通道H sharpen配置寄存器13。" value="0x00000000" startoffset="0xA0B4">
				<Member name="hsp_hf1_adpshoot_en" description="高频调整门限使能。" range="31" property="RW"/>
				<Member name="hsp_hf1_winsize" description="高频窗口大小，无符号，取值范围0-4。" range="30:28" property="RW"/>
				<Member name="reserved" description="保留。" range="27:24" property="RO"/>
				<Member name="hsp_hf1_mixratio" description="高频调整门限比率，无符号(8.7)。" range="23:16" property="RW"/>
				<Member name="hsp_hf1_underth" description="高频调整under门限，无符号。" range="15:8" property="RW"/>
				<Member name="hsp_hf1_overth" description="高频调整over门限，无符号。" range="7:0" property="RW"/>
				<Register offset="0xA0B4"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG14" description="DHDHSPCFG14为VGA通道H sharpen配置寄存器14。" value="0x00000000" startoffset="0xA0B8">
				<Member name="hsp_h0_en" description="高频滤波0使能。" range="31" property="RW"/>
				<Member name="hsp_h1_en" description="高频滤波1使能。" range="30" property="RW"/>
				<Member name="hsp_ltih_en" description="水平LTI使能。" range="29" property="RW"/>
				<Member name="hsp_ctih_en" description="水平CTI使能。" range="28" property="RW"/>
				<Member name="reserved" description="保留。" range="27" property="RO"/>
				<Member name="hsp_hf_shootdiv" description="高频调整移位系数，无符号，取值范围1-7。" range="26:24" property="RW"/>
				<Member name="hsp_lti_ratio" description="亮度增强比率，无符号(8.7)。" range="23:16" property="RW"/>
				<Member name="hsp_ldti_gain" description="亮度增强增益系数，无符号(8.5)。" range="15:8" property="RW"/>
				<Member name="hsp_cdti_gain" description="色度增强增益系数，无符号(8.5)。" range="7:0" property="RW"/>
				<Register offset="0xA0B8"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSPCFG15" description="DHDHSPCFG15为VGA通道H sharpen配置寄存器15。" value="0x00000000" startoffset="0xA0BC">
				<Member name="reserved" description="保留。" range="31:28" property="RO"/>
				<Member name="hsp_peak_ratio" description="亮度增强比率，无符号(8.7)。" range="27:20" property="RW"/>
				<Member name="reserved" description="保留。" range="19" property="RO"/>
				<Member name="hsp_glb_overth" description="亮度增强全局高门限，无符号。" range="18:10" property="RW"/>
				<Member name="reserved" description="保留。" range="9" property="RO"/>
				<Member name="hsp_glb_underth" description="亮度增强全局低门限，无符号。" range="8:0" property="RW"/>
				<Register offset="0xA0BC"/>
			</RegisterGroup>
			<RegisterGroup name="DHDSTATE" description="DHDSTATE is the DHD status register." value="0x00000110" startoffset="0xA0F0">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="bottom_field" description="DHD top/bottom field flag.&lt;br&gt;0: top field&lt;br&gt;1: bottom field" range="2" property="RO"/>
				<Member name="vblank" description="DHD blanking region flag.&lt;br&gt;0: active region&lt;br&gt;1: blanking region" range="1" property="RO"/>
				<Member name="vback_blank" description="DHD back blanking region flag.&lt;br&gt;0: non-back blanking region&lt;br&gt;1: back blanking region" range="0" property="RO"/>
				<Register offset="0xA0F0"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCTRL" description="DSD is the DSD global control register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xA800">
				<Member name="intf_en" description="Display interface enable (instant register). Data is output over the interface only when this bit is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:11" property="RO"/>
				<Member name="idv" description="Output phase reverse enable for the data valid signal (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="ihs" description="Output phase reverse enable for the horizontal sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ivs" description="Output phase reverse enable for the vertical sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="iop" description="Progressive or interlaced display (instant field).&lt;br&gt;0: interlaced display&lt;br&gt;1: progressive display" range="7" property="RW"/>
				<Member name="synm" description="Sync mode (instant field).&lt;br&gt;0: timing label mode (such as BT.656)&lt;br&gt;1: sync signal mode (such as LCD display)" range="6" property="RW"/>
				<Member name="intfb" description="Bit width mode of the output interface (instant field).&lt;br&gt;00: single-component mode (each clock outputs one component)&lt;br&gt;Other values: invalid" range="5:4" property="RW"/>
				<Member name="intfdm" description="Interface data format (instant field).&lt;br&gt;0x0: YCbCr422&lt;br&gt;Other values: invalid" range="3:0" property="RW"/>
				<Register offset="0xA800"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVSYNC" description="DSDVSYNC is the DSD vertical timing register. In interlaced output mode, this registerindicates the top vertical sync timing; in progressive output mode, this register indicates theframe vertical sync timing. The setting of this register takes effect immediately afterconfiguration. That is, the timing of the VSYNC pin is affected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0011511F" startoffset="0xA804">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="vfb" description="In interlaced output mode: TVFB&lt;br&gt;In progressive output mode: VFB&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="vbb" description="In interlaced output mode: TVBB&lt;br&gt;In progressive output mode: VBB + VPW&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="vact" description="In interlaced output mode: height of an active picture in the top field&lt;br&gt;In progressive output format: height of an active picture in a frame. The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xA804"/>
			</RegisterGroup>
			<RegisterGroup name="DSDHSYNC1" description="DSDHSYNC1 is DSD horizontal timing register 1. In interlaced or progressive output mode,this register is the horizontal sync timing configuration register. The setting of this registertakes effect immediately after configuration. That is, the timing of the HSYNC pin is affectedimmediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x010702CF" startoffset="0xA808">
				<Member name="hbb" description="HBB.&lt;br&gt;Unit: pixel" range="31:16" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active region." range="15:0" property="RW"/>
				<Register offset="0xA808"/>
			</RegisterGroup>
			<RegisterGroup name="DSDHSYNC2" description="DSDHSYNC2 is DSD horizontal timing register 2. In interlaced or progressive output mode,this register is the horizontal sync timing configuration register. The setting of this registertakes effect immediately after configuration. That is, the timing of the HSYNC pin is affectedimmediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000017" startoffset="0xA80C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="hfb" description="HFB.&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xA80C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVPLUS" description="DSDVPLUS is the DSD interlaced bottom vertical timing register. In interlaced output mode,this register indicates the bottom vertical sync timing.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0011611F" startoffset="0xA810">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="bvfb" description="In interlaced output mode: BVFB&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="bvbb" description="In interlaced output mode: BVBB + VPW&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="bvact" description="In interlaced output mode: height of an active picture in the bottom field.&lt;br&gt;The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xA810"/>
			</RegisterGroup>
			<RegisterGroup name="DSDPWR" description="DSDPWR is the DSD sync signal pulse width register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xA814">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="vpw" description="VPW minus 1.&lt;br&gt;Unit: pixel" range="23:16" property="RW"/>
				<Member name="hpw" description="HPW minus 1.&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xA814"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVTTHD" description="DSDVTTHD is the DSD vertical timing threshold register (instant register). It can be used toset two thresholds for generating two interrupts separately." value="0x00000001" startoffset="0xA81C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="thd1_mode" description="Threshold 1 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="RO"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches this threshold, the VOINTSTA[dsdvtthd_int1] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0xA81C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCLIPL" description="DSDCLIPL is the DSD clip lower threshold register (instant register)." value="0x44010040" startoffset="0xA840">
				<Member name="clipen" description="Output clip enable (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="dfir_en" description="Horizontal chrominance down scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="clipcl2" description="Lower threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipcl1" description="Lower threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipcl0" description="Lower threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xA840"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCLIPH" description="DSDCLIPH is the DSD clip upper threshold register (instant register). For example, theoutput data needs to be clipped in BT.656 output mode." value="0x3ACF03C0" startoffset="0xA844">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="clipch2" description="Upper threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipch1" description="Upper threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipch0" description="Upper threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xA844"/>
			</RegisterGroup>
			<RegisterGroup name="DSDSTATE" description="DSDSTATE is the DSD status register." value="0x00000006" startoffset="0xA8F0">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="bottom_field" description="DSD top/bottom field flag.&lt;br&gt;0: top field&lt;br&gt;1: bottom field" range="2" property="RW"/>
				<Member name="vblank" description="DSD blanking region flag.&lt;br&gt;0: active region&lt;br&gt;1: blanking region" range="1" property="RW"/>
				<Member name="vback_blank" description="DSD back blanking region flag.&lt;br&gt;0: non-back blanking region&lt;br&gt;1: back blanking region" range="0" property="RW"/>
				<Register offset="0xA8F0"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1CTRL" description="DSD1CTRL is the DSD1 global control register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xAC00">
				<Member name="intf_en" description="Display interface enable (instant register). Data is output over the interface only when this bit is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:11" property="RO"/>
				<Member name="idv" description="Output phase reverse enable for the data valid signal (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="ihs" description="Output phase reverse enable for the horizontal sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ivs" description="Output phase reverse enable for the vertical sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="iop" description="Progressive or interlaced display (instant field).&lt;br&gt;0: interlaced display&lt;br&gt;1: progressive display" range="7" property="RW"/>
				<Member name="synm" description="Sync mode (instant field).&lt;br&gt;0: timing label mode (such as BT.656)&lt;br&gt;1: sync signal mode (such as LCD display)" range="6" property="RW"/>
				<Member name="intfb" description="Bit width mode of the output interface (instant field).&lt;br&gt;00: single-component mode (each clock outputs one component)&lt;br&gt;Other values: reserved" range="5:4" property="RW"/>
				<Member name="intfdm" description="Interface data format (instant field).&lt;br&gt;0x0: YCbCr422&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0xAC00"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1VSYNC" description="DSD1VSYNC is the DSD1 vertical timing register. In interlaced output mode, this registerindicates the top vertical sync timing; in progressive output mode, this register indicates theframe vertical sync timing. The setting of this register takes effect immediately afterconfiguration. That is, the timing of the VSYNC pin is affected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0011511F" startoffset="0xAC04">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="vfb" description="In interlaced output mode: TVFB&lt;br&gt;In progressive output mode: VFB&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="vbb" description="In interlaced output mode: TVBB&lt;br&gt;In progressive output mode: VBB + VPW&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="vact" description="In interlaced output mode: height of an active picture in the top field&lt;br&gt;In progressive output format: height of an active picture in a frame. The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xAC04"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1HSYNC1" description="DSD1HSYNC1 is DSD1 horizontal timing register 1. In interlaced or progressive outputmode, this register is the horizontal sync timing configuration register. The setting of thisregister takes effect immediately after configuration. That is, the timing of the HSYNC pin isaffected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x010702CF" startoffset="0xAC08">
				<Member name="hbb" description="HBB.&lt;br&gt;Unit: pixel" range="31:16" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active region." range="15:0" property="RW"/>
				<Register offset="0xAC08"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1HSYNC2" description="DSD1HSYNC2 is DSD1 horizontal timing register 2. In interlaced or progressive outputmode, this register is the horizontal sync timing configuration register. The setting of thisregister takes effect immediately after configuration. That is, the timing of the HSYNC pin isaffected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000017" startoffset="0xAC0C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="hfb" description="HFB.&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xAC0C"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1VPLUS" description="DSD1VPLUS is the DSD1 bottom vertical sync timing register in interlaced output mode.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0011611F" startoffset="0xAC10">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="bvfb" description="In interlaced output mode: BVFB&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="bvbb" description="In interlaced output mode: BVBB + VPW&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="bvact" description="In interlaced output mode: height of an active picture in the bottom field.&lt;br&gt;The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xAC10"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1PWR" description="DSD1PWR is the DSD1 sync signal pulse width register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xAC14">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="vpw" description="VPW minus 1.&lt;br&gt;Unit: pixel" range="23:16" property="RW"/>
				<Member name="hpw" description="HPW minus 1.&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xAC14"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1VTTHD" description="DSD1VTTHD is the DSD1 vertical timing threshold register (instant register). It can be usedto set two thresholds for generating two interrupts separately." value="0x00000001" startoffset="0xAC1C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="thd1_mode" description="Threshold 1 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="RO"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches this threshold, the VOINTSTA[dsdvtthd_int1] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0xAC1C"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1CLIPL" description="DSD1CLIPL is the DSD1 clip lower threshold register (instant register)." value="0x44010040" startoffset="0xAC40">
				<Member name="clipen" description="Output clip enable (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="dfir_en" description="Horizontal chrominance down scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="clipcl2" description="Lower threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipcl1" description="Lower threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipcl0" description="Lower threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xAC40"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1CLIPH" description="DSD1CLIPH is the DSD1 clip upper threshold register (instant register). For example, theoutput data needs to be clipped in BT.656 output mode." value="0x3ACF03C0" startoffset="0xAC44">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="clipch2" description="Upper threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipch1" description="Upper threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipch0" description="Upper threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xAC44"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1STATE" description="DSD1STATE is the DSD1 status register." value="0x00000006" startoffset="0xACF0">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="bottom_field" description="DSD1 top/bottom field flag.&lt;br&gt;0: top field&lt;br&gt;1: bottom field" range="2" property="RW"/>
				<Member name="vblank" description="DSD1 blanking region flag.&lt;br&gt;0: active region&lt;br&gt;1: blanking region" range="1" property="RW"/>
				<Member name="vback_blank" description="DSD1 back blanking region flag.&lt;br&gt;0: non-back blanking region&lt;br&gt;1: back blanking region" range="0" property="RW"/>
				<Register offset="0xACF0"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF0" description="DATE_COEFF0 is the DATE norm parameter configuration register." value="0x528414FC" startoffset="0xC200">
				<Member name="clpf_sel" description="Bandwidth select of the chrominance low-pass filter.&lt;br&gt;00: 1.1 MHz (NTSC)&lt;br&gt;01: 1.3 MHz (PAL)&lt;br&gt;10: 1.6 MHz (for test)&lt;br&gt;11: reserved" range="31:30" property="RW"/>
				<Member name="dis_ire" description="For the (M) NTSC and (M, N) PAL norms, the black level is 7.5 IRE higher than the blanking level; for other norms, the black level is equal to the blanking level.&lt;br&gt;This bit controls whether the black level is 7.5 IRE higher than the blanking level.&lt;br&gt;0: The black level is 7.5 IRE higher than the blanking level.&lt;br&gt;1: The black level is equal to the blanking level." range="29" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="28:26" property="RW"/>
				<Member name="scanline" description="Number of scanned lines in each frame based on norms. For the (M) NTSC, NTSC-J, and (M) PAL norm, each line contains 525 lines; for the (B, D, J, H, I) PAL, (N) PAL, and (Nc) PAL norms, each frame contains 625 lines.&lt;br&gt;0: 525 lines in a frame&lt;br&gt;1: 625 lines in a frame" range="25" property="RW"/>
				<Member name="rgb_en" description="When intf_sel is set to 100, this bit determines whether the component signal is RGB or YPbPr.&lt;br&gt;0: YPbPr&lt;br&gt;1: RGB" range="24" property="RW"/>
				<Member name="vbi_lpf_en" description="VBI data low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="fm_sel" description="FMSECAM frequency modulation select.&lt;br&gt;0: sin used for SECAM frequency modulation&lt;br&gt;1: cos used for SECAM frequency modulation" range="22" property="RW"/>
				<Member name="style_sel" description="CVBS/S-Video output signal norm when this bit works with the scanline bit.&lt;br&gt;When the scanline bit is 0 (525 scanned lines in a frame), the definition of the style_sel bit is as follows:&lt;br&gt;0x1: (M) NTSC&lt;br&gt;0x2: NTSC-J&lt;br&gt;0x4: (M) PAL&lt;br&gt;Other values: reserved&lt;br&gt;When the scanline bit is 1 (625 scanned lines in a frame), the definition of the style_sel bit is as follows:&lt;br&gt;0x1: (B, D, G, H, I) PAL&lt;br&gt;0x2: (N) PAL&lt;br&gt;0x4: (Nc) PAL&lt;br&gt;0x8: SECAM&lt;br&gt;Other values: reserved" range="21:18" property="RW"/>
				<Member name="sync_mode_sel" description="bit[17]: specifies whether there are sync signals in three channels during component output. This bit takes effect only when the sync_mode_scart bit is set to 0.&lt;br&gt;bit[17] is valid only when the intf_sel is set to 100 (component output enabled). The definition of bit[17] is as follows:&lt;br&gt;0: Only one channel contains sync signals using component output.&lt;br&gt;1: Three channels contain sync signals during component output.&lt;br&gt;When bit[17] is set to 0, the sync channel must be the Y channel for YPbPr output and G channel for RGB output.&lt;br&gt;bit[16]: specifies whether there are blanking radixes during RGB output. bit[16] is valid only when the intf_sel is set to 100 and the rgb_en bit is set to 1. The definition of bit[16] is as follows:&lt;br&gt;0: There are no blanking radixes during RGB output.&lt;br&gt;1: There are blanking radixes during RGB output." range="17:16" property="RW"/>
				<Member name="sync_mode_scart" description="Overlay sync control of the components of three channels.&lt;br&gt;0: Component sync output is configured based on sync_mode_sel[1].&lt;br&gt;1: The components of the three channels are not overlaid and synchronized. In this case, sync_mode_sel bit[1] must be set to 0." range="15" property="RW"/>
				<Member name="length_sel" description="Active width of each video line (in pixel).&lt;br&gt;0: output according to the active line width in BT.601 mode&lt;br&gt;1: output according to the active line width in BT.470 mode. When this bit is set to 0, the active width of the line is 720 pixels. When this bit is set to 1, the active width of the line is 704 pixels for the 625-line norm or 712 pixels for the 525-line norm. Currently, the BT.601 mode and BT.470 mode cannot be changed dynamically. You can change the mode only after reset. The BT.601 mode is recommended and this mode is the default value after power-on reset." range="14" property="RW"/>
				<Member name="agc_amp_sel" description="AGC pulse select.&lt;br&gt;0: The AGC pulse is generated based on the on-chip default value (recommended).&lt;br&gt;1: The AGC pulse is generated based on DATE_COEFF1[amp_outside]." range="13" property="RW"/>
				<Member name="luma_dl" description="Forward or backward offset of the chrominance signal relative to the luminance signal, in the unit of half a pixel width.&lt;br&gt;bit[12]: offset direction of the chrominance signal relative to the luminance signal.&lt;br&gt;0: backward offset&lt;br&gt;1: forward offset&lt;br&gt;bit[11:9]: absolute offset of the chrominance signal relative to the luminance signal. The value is in binary format and ranges from 0 to 7.&lt;br&gt;000: The chrominance signal is aligned with the luminance signal. No adjustment is required.&lt;br&gt;001–111: The chrominance signal offsets from the luminance signal forward or backward by one to seven units." range="12:9" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="8" property="RW"/>
				<Member name="oversam_en" description="Level-1 oversampling enable. Both the luminance oversampling and chrominance oversampling are controlled.&lt;br&gt;bit[7]: luminance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[6]: chrominance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:6" property="RW"/>
				<Member name="lunt_en" description="Luminance notch enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="oversam2_en" description="Level-2 oversampling enable. Both the luminance channel and chrominance channel are controlled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="chlp_en" description="Chrominance low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="sylp_en" description="Sync low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="chgain_en" description="Chrominance gain enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt_seq" description="Sequence of transmitting the bits of the teletext data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="0" property="RW"/>
				<Register offset="0xC200"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF1" description="DATE_COEFF1 is the DATE amplitude configuration register." value="0x00000000" startoffset="0xC204">
				<Member name="c_gain" description="Adjustment of the chrominance sync gain amplitude." range="31:29" property="RW"/>
				<Member name="cvbs_limit_en" description="CVBS amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="wss_seq" description="Sequence of transmitting the bits of the WSS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="27" property="RW"/>
				<Member name="vps_seq" description="Sequence of transmitting the bits of the VPS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="26" property="RW"/>
				<Member name="cgms_seq" description="Sequence of transmitting the bits of the CGMS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="25" property="RW"/>
				<Member name="cc_seq" description="Sequence of transmitting the bits of the closed caption data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="24" property="RW"/>
				<Member name="c_limit_en" description="Chrominance amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="amp_outside" description="Pulse amplitude input of the external AGC." range="22:13" property="RW"/>
				<Member name="date_test_en" description="Test valid signal.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="date_test_mode" description="Test mode signal." range="11:10" property="RW"/>
				<Member name="dac_test" description="DAC test value input." range="9:0" property="RW"/>
				<Register offset="0xC204"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF7" description="DATE_COEFF7 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC21C">
				<Member name="tt22_enf1" description="Control of the teletext in line 22 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="tt21_enf1" description="Control of the teletext in line 21 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="tt20_enf1" description="Control of the teletext in line 20 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="tt19_enf1" description="Control of the teletext in line 19 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="tt18_enf1" description="Control of the teletext in line 18 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="tt17_enf1" description="Control of the teletext in line 17 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="tt16_enf1" description="Control of the teletext in line 16 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="tt15_enf1" description="Control of the teletext in line 15 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="tt14_enf1" description="Control of the teletext in line 14 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="tt13_enf1" description="Control of the teletext in line 13 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="tt12_enf1" description="Control of the teletext in line 12 in the odd field.0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="tt11_enf1" description="Control of the teletext in line 11 in the odd field.0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="tt10_enf1" description="Control of the teletext in line 10 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="tt09_enf1" description="Control of the teletext in line 9 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="tt08_enf1" description="Control of the teletext in line 8 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="tt07_enf1" description="Control of the teletext in line 7 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="tt22_enf2" description="Control of teletext in line 22 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="tt21_enf2" description="Control of teletext in line 21 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="tt20_enf2" description="Control of teletext in line 20 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tt19_enf2" description="Control of teletext in line 19 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="tt18_enf2" description="Control of teletext in line 18 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="tt17_enf2" description="Control of teletext in line 17 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="tt16_enf2" description="Control of teletext in line 16 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="tt15_enf2" description="Control of teletext in line 15 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="tt14_enf2" description="Control of teletext in line 14 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="tt13_enf2" description="Control of teletext in line 13 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="tt12_enf2" description="Control of teletext in line 12 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="tt11_enf2" description="Control of teletext in line 11 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="tt10_enf2" description="Control of teletext in line 10 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="tt09_enf2" description="Control of teletext in line 9 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt08_enf2" description="Control of teletext in line 8 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt07_enf2" description="Control of teletext in line 7 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC21C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF8" description="DATE_COEFF8 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC220">
				<Member name="tt_staddr" description="Start address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC220"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF9" description="DATE_COEFF9 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC224">
				<Member name="tt_edaddr" description="End address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC224"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF10" description="DATE_COEFF10 is a DATE teletext configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The teletext function is supported in both 625-line mode and 525-line mode. The tt_mode bitis set to 01 in 625-line mode or 10 in 525-line mode.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC228">
				<Member name="tt_ready" description="When software sets related parameters through the bus, this bit is set to 1 and the teletext module starts to work.&lt;br&gt;When the teletext module completes data transfer, this bit is set to 0. The bit status can be queried through software for the next configuration." range="31" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="30:13" property="RW"/>
				<Member name="nabts_100ire" description="NABTS-NTSC data height.&lt;br&gt;0: 70 IRE&lt;br&gt;1: 100 IRE" range="12" property="RW"/>
				<Member name="full_page" description="Teletext data transmission mode.&lt;br&gt;0: normal mode. The teletext data is transmitted from the blanking line.&lt;br&gt;1: full page mode. The teletext data can also be transmitted from the active video region." range="11" property="RW"/>
				<Member name="tt_highest" description="Teletext priority control.&lt;br&gt;0: The teletext data has the highest priority.&lt;br&gt;1: The teletext data has the lowest priority." range="10" property="RW"/>
				<Member name="tt_mode" description="Teletext mode.&lt;br&gt;This field is set to 01 in 625-line mode, indicating WST-PAL.&lt;br&gt;This field is set to 10 in 525-line mode, indicating NABTS-NTSC." range="9:8" property="RW"/>
				<Member name="tt_pktoff" description="Offset address of the teletext packet." range="7:0" property="RW"/>
				<Register offset="0xC228"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF11" description="DATE_COEFF11 is a DATE closed caption configuration register." value="0x00000000" startoffset="0xC22C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="cc_enf1" description="Closed caption odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cc_enf2" description="Closed caption even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="date_clf1" description="Configuration line of the closed caption odd field." range="19:10" property="RW"/>
				<Member name="date_clf2" description="Configuration line of the closed caption even field." range="9:0" property="RW"/>
				<Register offset="0xC22C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF12" description="DATE_COEFF12 is a DATE closed caption configuration register." value="0x00000000" startoffset="0xC230">
				<Member name="cc_f1data" description="Data of the closed caption odd field." range="31:16" property="RW"/>
				<Member name="cc_f2data" description="Data of the closed caption even field." range="15:0" property="RW"/>
				<Register offset="0xC230"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF13" description="DATE_COEFF13 is a DATE CGMS configuration register." value="0x00000000" startoffset="0xC234">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:22" property="RW"/>
				<Member name="cg_enf1" description="CGMS odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cg_enf2" description="CGMS even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="cg_f1data" description="Data of the CGMS odd field." range="19:0" property="RW"/>
				<Register offset="0xC234"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF14" description="DATE_COEFF14 is a DATE CGMS configuration register." value="0x00000000" startoffset="0xC238">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:20" property="RW"/>
				<Member name="cg_f2data" description="Data of the CGMS even field." range="19:0" property="RW"/>
				<Register offset="0xC238"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF15" description="DATE_COEFF15 is a DATE WSS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The WSS is available only in 625-line mode and is fixed at line 23.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC23C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:15" property="RW"/>
				<Member name="wss_en" description="WSS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="wss_data" description="WSS data." range="13:0" property="RW"/>
				<Register offset="0xC23C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF16" description="DATE_COEFF16 is a DATE VPS configuration register." value="0x00000000" startoffset="0xC240">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:25" property="RW"/>
				<Member name="vps_en" description="VPS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 23 to bit 0. Bit 0 is the LSB." range="23:0" property="RW"/>
				<Register offset="0xC240"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF17" description="DATE_COEFF17 is a DATE VPS configuration register." value="0x00000000" startoffset="0xC244">
				<Member name="vps_data" description="VPS data from bit 55 to bit 24. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC244"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF18" description="DATE_COEFF18 is a DATE VPS configuration register." value="0x00000000" startoffset="0xC248">
				<Member name="vps_data" description="VPS data from bit 87 to bit 56. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC248"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF19" description="DATE_COEFF19 is a DATE VPS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The VPS is available only in 625-line mode and is fixed at line 16.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC24C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:16" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 103 to bit 88. Bit 0 is the LSB." range="15:0" property="RW"/>
				<Register offset="0xC24C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF20" description="DATE_COEFF20 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC250">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:3" property="RW"/>
				<Member name="tt06_enf1" description="Control of teletext in line 6 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt06_enf2" description="Control of teletext in line 6 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt05_enf2" description="Control of teletext in line 5 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC250"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF21" description="DATE_COEFF21 is the DATE output matrix control register." value="0x0060651432" startoffset="0xC254">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" property="RW"/>
				<Member name="dac5_in_sel" description="DAC5 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" property="RO"/>
				<Member name="dac4_in_sel" description="DAC4 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" property="RO"/>
				<Member name="dac3_in_sel" description="DAC3 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" property="RO"/>
				<Member name="dac2_in_sel" description="DAC2 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" property="RO"/>
				<Member name="dac1_in_sel" description="DAC1 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" property="RO"/>
				<Member name="dac0_in_sel" description="DAC0 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="2:0" property="RW"/>
				<Register offset="0xC254"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF22" description="DATE_COEFF22 is the DATE DTO initial phase configuration register." value="0x00000000" startoffset="0xC258">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:11" property="RW"/>
				<Member name="video_phase_delta" description="DTO initial phase." range="10:0" property="RW"/>
				<Register offset="0xC258"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF23" description="DATE_COEFF23 is the DATE video output delay configuration register." value="0x00000000" startoffset="0xC25C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" property="RW"/>
				<Member name="dac5_out_dly" description="DAC5 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" property="RO"/>
				<Member name="dac4_out_dly" description="DAC4 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" property="RO"/>
				<Member name="dac3_out_dly" description="DAC3 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" property="RO"/>
				<Member name="dac2_out_dly" description="DAC2 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" property="RO"/>
				<Member name="dac1_out_dly" description="DAC1 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" property="RO"/>
				<Member name="dac0_out_dly" description="DAC0 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="2:0" property="RW"/>
				<Register offset="0xC25C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRMASK" description="DATE_ISRMASK is the DATE interrupt mask register." value="0x00000000" startoffset="0xC280">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_mask" description="Teletext interrupt mask.&lt;br&gt;0: enabled&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0xC280"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRSTATE" description="DATE_ISRSTATE is the DATE interrupt status register." value="0x00000000" startoffset="0xC284">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_status" description="Teletext interrupt flag.&lt;br&gt;After the DATE module reads all the teletext data, the bit is set to 1. Writing 1 to this bit clears this bit." range="0" property="W1C"/>
				<Register offset="0xC284"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISR" description="DATE_ISR is the DATE interrupt register." value="0x00000000" startoffset="0xC288">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_int" description="Teletext interrupt. It is the interrupt status after tt_status is masked by tt_mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0xC288"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_VERSION" description="DATE_VERSION is the DATE version register." value="0x00000024" startoffset="0xC290">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:0" property="RW"/>
				<Register offset="0xC290"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF0" description="DATE1_COEFF0 is the DATE1 norm parameter configuration register." value="0x528414FC" startoffset="0xC400">
				<Member name="clpf_sel" description="Bandwidth select of the chrominance low-pass filter.&lt;br&gt;00: 1.1 MHz (NTSC)&lt;br&gt;01: 1.3 MHz (PAL)&lt;br&gt;10: 1.6 MHz (for test)&lt;br&gt;11: reserved" range="31:30" property="RW"/>
				<Member name="dis_ire" description="For the (M) NTSC and (M, N) PAL norms, the black level is 7.5 IRE higher than the blanking level; for other norms, the black level is equal to the blanking level.&lt;br&gt;This bit controls whether the black level is 7.5 IRE higher than the blanking level.&lt;br&gt;0: The black level is 7.5 IRE higher than the blanking level.&lt;br&gt;1: The black level is equal to the blanking level." range="29" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="28:26" property="RW"/>
				<Member name="scanline" description="Number of scanned lines in each frame based on norms. For the (M) NTSC, NTSC-J, and (M) PAL norm, each line contains 525 lines; for the (B, D, J, H, I) PAL, (N) PAL, and (Nc) PAL norms, each frame contains 625 lines.&lt;br&gt;0: 525 lines in a frame&lt;br&gt;1: 625 lines in a frame" range="25" property="RW"/>
				<Member name="rgb_en" description="When intf_sel is set to 100, this bit determines whether the component signal is RGB or YPbPr.&lt;br&gt;0: YPbPr&lt;br&gt;1: RGB" range="24" property="RW"/>
				<Member name="vbi_lpf_en" description="VBI data low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="fm_sel" description="FMSECAM frequency modulation select.&lt;br&gt;0: sin used for SECAM frequency modulation&lt;br&gt;1: cos used for SECAM frequency modulation" range="22" property="RW"/>
				<Member name="style_sel" description="CVBS/S-Video output signal norm when this bit works with the scanline bit.&lt;br&gt;When the scanline bit is 0 (525 scanned lines in a frame), the definition of the style_sel bit is as follows:&lt;br&gt;0x1: (M) NTSC&lt;br&gt;0x2: NTSC-J&lt;br&gt;0x4: (M) PAL&lt;br&gt;Other values: reserved&lt;br&gt;When the scanline bit is 1 (625 scanned lines in a frame), the definition of the style_sel bit is as follows:&lt;br&gt;0x1: (B, D, G, H, I) PAL&lt;br&gt;0x2: (N) PAL&lt;br&gt;0x4: (Nc) PAL&lt;br&gt;0x8: SECAM&lt;br&gt;Other values: reserved" range="21:18" property="RW"/>
				<Member name="sync_mode_sel" description="bit[17]: specifies whether there are sync signals in three channels during component output. This bit takes effect only when the sync_mode_scart bit is set to 0.&lt;br&gt;bit[17] is valid only when the intf_sel is set to 100 (component output enabled). The definition of bit[17] is as follows:&lt;br&gt;0: Only one channel contains sync signals using component output.&lt;br&gt;1: Three channels contain sync signals during component output.&lt;br&gt;When bit[17] is set to 0, the sync channel must be the Y channel for YPbPr output and G channel for RGB output.&lt;br&gt;bit[16]: specifies whether there are blanking radixes during RGB output. bit[16] is valid only when the intf_sel is set to 100 and the rgb_en bit is set to 1. The definition of bit[16] is as follows:&lt;br&gt;0: There are no blanking radixes during RGB output.&lt;br&gt;1: There are blanking radixes during RGB output." range="17:16" property="RW"/>
				<Member name="sync_mode_scart" description="Overlay sync control of the components of three channels.&lt;br&gt;0: Component sync output is configured based on sync_mode_sel[1].&lt;br&gt;1: The components of the three channels are not overlaid and synchronized. In this case, sync_mode_sel bit[1] must be set to 0." range="15" property="RW"/>
				<Member name="length_sel" description="Active width of each video line (in pixel).&lt;br&gt;0: output according to the active line width in BT.601 mode&lt;br&gt;1: output according to the active line width in BT.470 mode.&lt;br&gt;When this bit is set to 0, the active width of the line is 720 pixels. When this bit is set to 1, the active width of the line is 704 pixels for the 625-line norm or 712 pixels for the 525-line norm. Currently, the BT.601 mode and BT.470 mode cannot be changed dynamically. You can change the mode only after reset. The BT.601 mode is recommended and this mode is the default value after power-on reset." range="14" property="RW"/>
				<Member name="agc_amp_sel" description="AGC pulse select.&lt;br&gt;0: The AGC pulse is generated based on the on-chip default value (recommended).&lt;br&gt;1: The AGC pulse is generated based on DATE_COEFF1[amp_outside]." range="13" property="RW"/>
				<Member name="luma_dl" description="Forward or backward offset of the chrominance signal relative to the luminance signal, in the unit of half a pixel width.&lt;br&gt;bit[12]: offset direction of the chrominance signal relative to the luminance signal.&lt;br&gt;0: backward offset&lt;br&gt;1: forward offset&lt;br&gt;bit[11:9]: absolute offset of the chrominance signal relative to the luminance signal. The value is in binary format and ranges from 0 to 7.&lt;br&gt;000: The chrominance signal is aligned with the luminance signal. No adjustment is required.&lt;br&gt;001–111: The chrominance signal offsets from the luminance signal forward or backward by one to seven units." range="12:9" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="8" property="RW"/>
				<Member name="oversam_en" description="Level-1 oversampling enable. Both the luminance oversampling and chrominance oversampling are controlled.&lt;br&gt;bit[7]: luminance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[6]: chrominance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:6" property="RW"/>
				<Member name="lunt_en" description="Luminance notch enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="oversam2_en" description="Level-2 oversampling enable. Both the luminance channel and chrominance channel are controlled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="chlp_en" description="Chrominance low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="sylp_en" description="Sync low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="chgain_en" description="Chrominance gain enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt_seq" description="Sequence of transmitting the bits of the teletext data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="0" property="RW"/>
				<Register offset="0xC400"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF1" description="DATE1_COEFF1 is the DATE1 amplitude configuration register." value="0x00000000" startoffset="0xC404">
				<Member name="c_gain" description="Adjustment of the chrominance sync gain amplitude." range="31:29" property="RW"/>
				<Member name="cvbs_limit_en" description="CVBS amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="wss_seq" description="Sequence of transmitting the bits of the WSS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="27" property="RW"/>
				<Member name="vps_seq" description="Sequence of transmitting the bits of the VPS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="26" property="RW"/>
				<Member name="cgms_seq" description="Sequence of transmitting the bits of the CGMS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="25" property="RW"/>
				<Member name="cc_seq" description="Sequence of transmitting the bits of the closed caption data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="24" property="RW"/>
				<Member name="c_limit_en" description="Chrominance amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="amp_outside" description="Pulse amplitude input of the external AGC." range="22:13" property="RW"/>
				<Member name="date_test_en" description="Test valid signal.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="date_test_mode" description="Test mode signal." range="11:10" property="RW"/>
				<Member name="dac_test" description="DAC test value input." range="9:0" property="RW"/>
				<Register offset="0xC404"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF7" description="DATE1_COEFF7 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC41C">
				<Member name="tt22_enf1" description="Control of teletext in line 22 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="tt21_enf1" description="Control of teletext in line 21 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="tt20_enf1" description="Control of teletext in line 20 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="tt19_enf1" description="Control of teletext in line 19 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="tt18_enf1" description="Control of teletext in line 18 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="tt17_enf1" description="Control of teletext in line 17 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="tt16_enf1" description="Control of teletext in line 16 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="tt15_enf1" description="Control of teletext in line 15 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="tt14_enf1" description="Control of teletext in line 14 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="tt13_enf1" description="Control of teletext in line 13 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="tt12_enf1" description="Control of teletext in line 12 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="tt11_enf1" description="Control of teletext in line 11 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="tt10_enf1" description="Control of teletext in line 10 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="tt09_enf1" description="Control of teletext in line 9 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="tt08_enf1" description="Control of teletext in line 8 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="tt07_enf1" description="Control of teletext in line 7 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="tt22_enf2" description="Control of teletext in line 22 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="tt21_enf2" description="Control of teletext in line 21 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="tt20_enf2" description="Control of teletext in line 20 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tt19_enf2" description="Control of teletext in line 19 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="tt18_enf2" description="Control of teletext in line 18 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="tt17_enf2" description="Control of teletext in line 17 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="tt16_enf2" description="Control of teletext in line 16 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="tt15_enf2" description="Control of teletext in line 15 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="tt14_enf2" description="Control of teletext in line 14 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="tt13_enf2" description="Control of teletext in line 13 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="tt12_enf2" description="Control of teletext in line 12 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="tt11_enf2" description="Control of teletext in line 11 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="tt10_enf2" description="Control of teletext in line 10 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="tt09_enf2" description="Control of teletext in line 9 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt08_enf2" description="Control of teletext in line 8 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt07_enf2" description="Control of teletext in line 7 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC41C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF8" description="DATE1_COEFF8 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC420">
				<Member name="tt_staddr" description="Start address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC420"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF9" description="DATE1_COEFF9 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC424">
				<Member name="tt_edaddr" description="End address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC424"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF10" description="DATE1_COEFF10 is a DATE1 teletext configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The teletext function is supported in both 625-line mode and 525-line mode. The tt_mode bitis set to 01 in 625-line mode or 10 in 525-line mode.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC428">
				<Member name="tt_ready" description="When software sets related parameters through the bus, this bit is set to 1 and the teletext module starts to work.&lt;br&gt;When the teletext module completes data transfer, this bit is set to 0. The bit status can be queried through software for the next configuration." range="31" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="30:13" property="RW"/>
				<Member name="nabts_100ire" description="NABTS-NTSC data height.&lt;br&gt;0: 70 IRE&lt;br&gt;1: 100 IRE" range="12" property="RW"/>
				<Member name="full_page" description="Teletext data transmission mode.&lt;br&gt;0: normal mode. The teletext data is transmitted from the blanking line.&lt;br&gt;1: full page mode. The teletext data can also be transmitted from the active video region." range="11" property="RW"/>
				<Member name="tt_highest" description="Teletext priority control.&lt;br&gt;0: The teletext data has the highest priority.&lt;br&gt;1: The teletext data has the lowest priority." range="10" property="RW"/>
				<Member name="tt_mode" description="Teletext mode.&lt;br&gt;This field is set to 01 in 625-line mode, indicating WST-PAL.&lt;br&gt;This field is set to 10 in 525-line mode, indicating NABTS-NTSC." range="9:8" property="RW"/>
				<Member name="tt_pktoff" description="Offset address of the teletext packet." range="7:0" property="RW"/>
				<Register offset="0xC428"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF11" description="DATE1_COEFF11 is a DATE1 closed caption configuration register." value="0x00000000" startoffset="0xC42C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="cc_enf1" description="Closed caption odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cc_enf2" description="Closed caption even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="date_clf1" description="Configuration line of the closed caption odd field." range="19:10" property="RW"/>
				<Member name="date_clf2" description="Configuration line of the closed caption even field." range="9:0" property="RW"/>
				<Register offset="0xC42C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF12" description="DATE1_COEFF12 is a DATE1 closed caption configuration register." value="0x00000000" startoffset="0xC430">
				<Member name="cc_f1data" description="Data of the closed caption odd field." range="31:16" property="RW"/>
				<Member name="cc_f2data" description="Data of the closed caption even field." range="15:0" property="RW"/>
				<Register offset="0xC430"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF13" description="DATE1_COEFF13 is a DATE1 CGMS configuration register." value="0x00000000" startoffset="0xC434">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:22" property="RW"/>
				<Member name="cg_enf1" description="CGMS odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cg_enf2" description="CGMS even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="cg_f1data" description="Data of the CGMS odd field." range="19:0" property="RW"/>
				<Register offset="0xC434"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF14" description="DATE1_COEFF14 is a DATE1 CGMS configuration register." value="0x00000000" startoffset="0xC438">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:20" property="RW"/>
				<Member name="cg_f2data" description="Data of the CGMS even field." range="19:0" property="RW"/>
				<Register offset="0xC438"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF15" description="DATE1_COEFF15 is a DATE1 WSS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The WSS is available only in 625-line mode and is fixed at line 23.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC43C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:15" property="RW"/>
				<Member name="wss_en" description="WSS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="wss_data" description="WSS data." range="13:0" property="RW"/>
				<Register offset="0xC43C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF16" description="DATE1_COEFF16 is a DATE1 VPS configuration register." value="0x00000000" startoffset="0xC440">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:25" property="RW"/>
				<Member name="vps_en" description="VPS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 23 to bit 0. Bit 0 is the LSB." range="23:0" property="RW"/>
				<Register offset="0xC440"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF17" description="DATE1_COEFF17 is a DATE1 VPS configuration register." value="0x00000000" startoffset="0xC444">
				<Member name="vps_data" description="VPS data from bit 55 to bit 24. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC444"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF18" description="DATE1_COEFF18 is a DATE1 VPS configuration register." value="0x00000000" startoffset="0xC448">
				<Member name="vps_data" description="VPS data from bit 87 to bit 56. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC448"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF19" description="DATE1_COEFF19 is a DATE1 VPS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The VPS is available only in 625-line mode and is fixed at line 16.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC44C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:16" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 103 to bit 88. Bit 0 is the LSB." range="15:0" property="RW"/>
				<Register offset="0xC44C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF20" description="DATE1_COEFF20 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC450">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:3" property="RW"/>
				<Member name="tt06_enf1" description="Control of teletext in line 6 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt06_enf2" description="Control of teletext in line 6 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt05_enf2" description="Control of teletext in line 5 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC450"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF21" description="DATE1_COEFF21 is the DATE1 output matrix control register." value="0x00651432" startoffset="0xC454">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" property="RW"/>
				<Member name="dac5_in_sel" description="DAC5 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" property="RO"/>
				<Member name="dac4_in_sel" description="DAC4 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" property="RO"/>
				<Member name="dac3_in_sel" description="DAC3 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" property="RO"/>
				<Member name="dac2_in_sel" description="DAC2 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" property="RO"/>
				<Member name="dac1_in_sel" description="DAC1 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" property="RO"/>
				<Member name="dac0_in_sel" description="DAC0 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="2:0" property="RW"/>
				<Register offset="0xC454"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF22" description="DATE1_COEFF22 is the DATE1 DTO initial phase configuration register." value="0x00000000" startoffset="0xC458">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:11" property="RW"/>
				<Member name="video_phase_delta" description="DTO initial phase." range="10:0" property="RW"/>
				<Register offset="0xC458"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF23" description="DATE1_COEFF23 is the DATE1 video output delay configuration register." value="0x00000000" startoffset="0xC45C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" property="RW"/>
				<Member name="dac5_out_dly" description="DAC5 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" property="RO"/>
				<Member name="dac4_out_dly" description="DAC4 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" property="RO"/>
				<Member name="dac3_out_dly" description="DAC3 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" property="RO"/>
				<Member name="dac2_out_dly" description="DAC2 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" property="RO"/>
				<Member name="dac1_out_dly" description="DAC1 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" property="RO"/>
				<Member name="dac0_out_dly" description="DAC0 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="2:0" property="RW"/>
				<Register offset="0xC45C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_ISRMASK" description="DATE1_ISRMASK is the DATE1 interrupt mask register." value="0x00000000" startoffset="0xC480">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_mask" description="Teletext interrupt mask.&lt;br&gt;0: enabled&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0xC480"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_ISRSTATE" description="DATE1_ISRSTATE is the DATE1 interrupt status register." value="0x00000000" startoffset="0xC484">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_status" description="Teletext interrupt flag.&lt;br&gt;After the DATE module reads all the teletext data, the bit is set to 1. Writing 1 to this bit clears this bit." range="0" property="W1C"/>
				<Register offset="0xC484"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_ISR" description="DATE1_ISR is the DATE1 interrupt register." value="0x00000000" startoffset="0xC488">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_int" description="Teletext interrupt. It is the interrupt status after tt_status is masked by tt_mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0xC488"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_VERSION" description="DATE1_VERSION is the DATE1 version register." value="0x00000024" startoffset="0xC490">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:0" property="RW"/>
				<Register offset="0xC490"/>
			</RegisterGroup>
			<RegisterGroup name="VOCTRL" description="VO_CTRL is a VO control register." value="0x00000000" startoffset="0xCE00">
				<Member name="vo_ck_gt_en" description="Clock gating enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RO"/>
				<Member name="vo_id_sel" description="VOU 读ID号选择&lt;br&gt;0：VOU选择0号读ID；&lt;br&gt;1：VOU选择1号读ID" range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:28" property="RO"/>
				<Member name="awid_cfg" description="ID of the AXI bus write channel." range="27:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RO"/>
				<Member name="bus_dbg_en" description="Bus debugging enable.&lt;br&gt;00: normal mode&lt;br&gt;01: read-write loopback mode for bus test&lt;br&gt;10: write loopback mode for bus test&lt;br&gt;Other values: reserved" range="21:20" property="RW"/>
				<Member name="outstd_wid" description="Outstanding of ID of the AXI bus write channel." range="19:16" property="RW"/>
				<Member name="arid_cfg1" description="ID 1 of the AXI bus read channel." range="15:12" property="RW"/>
				<Member name="arid_cfg0" description="ID 0 of the AXI bus read channel." range="11:8" property="RW"/>
				<Member name="outstd_rid" description="Outstanding of ID of the AXI bus read channel." range="7:4" property="RW"/>
				<Member name="arb_mode" description="Arbitration mode of requesting data for each internal surface bus of the VOU.&lt;br&gt;0000: The polling mode is used.&lt;br&gt;0001: The graphics layer takes priority.&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0xCE00"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTSTA" description="VOINTSTA is a VO interrupt status register. It is a read-only register." value="0x00000000" startoffset="0xCE04">
				<Member name="be_int" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="RO"/>
				<Member name="ut_end_int" description="UT帧完成中断。" range="30" property="RO"/>
				<Member name="reserved" description="Reserved." range="29" property="RO"/>
				<Member name="vhd_regup_err_int" description="VHD寄存器更新错误中断。" range="28" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:24" property="RO"/>
				<Member name="g0rr_int" description="G0寄存器更新中断。" range="23" property="RO"/>
				<Member name="vhdrr_int" description="VHD寄存器更新中断。" range="22" property="RO"/>
				<Member name="reserved" description="Reserved." range="21" property="RO"/>
				<Member name="vsdrr_int" description="VSD寄存器更新中断。" range="20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:15" property="RO"/>
				<Member name="dsd1uf_int" description="DSD1 low-bandwidth alarm interrupt." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" property="RO"/>
				<Member name="wbc_te_int" description="WBC2 task completion interrupt." range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10:8" property="RO"/>
				<Member name="dhduf_int" description="HD low-bandwidth alarm interrupt." range="7" property="RO"/>
				<Member name="reserved" description="Reserved." range="6:5" property="RO"/>
				<Member name="dhdvtthd0_int" description="HD0 vertical timing interrupt." range="4" property="RO"/>
				<Member name="dsduf_int" description="SD low-bandwidth alarm interrupt." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="dsdvtthd1_int" description="SD1 vertical timing interrupt." range="1" property="RO"/>
				<Member name="dsdvtthd0_int" description="SD0 vertical timing interrupt." range="0" property="RO"/>
				<Register offset="0xCE04"/>
			</RegisterGroup>
			<RegisterGroup name="VOMSKINTSTA" description="VOMSKINTSTA is a VO masked interrupt status register. Writing 1 clears this register." value="0x00000000" startoffset="0xCE08">
				<Member name="be_int" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="RWC"/>
				<Member name="ut_end_int" description="UT帧完成中断。" range="30" property="R/WC"/>
				<Member name="reserved" description="Reserved." range="29" property="RO"/>
				<Member name="vhd_regup_err_int" description="VHD寄存器更新错误中断。" range="28" property="RWC"/>
				<Member name="reserved" description="Reserved." range="27:24" property="RO"/>
				<Member name="g0rr_int" description="G0寄存器更新中断。" range="23" property="RWC"/>
				<Member name="vhdrr_int" description="VHD寄存器更新中断。" range="22" property="RWC"/>
				<Member name="reserved" description="Reserved." range="21" property="RO"/>
				<Member name="vsdrr_int" description="VSD寄存器更新中断。" range="20" property="R/WC"/>
				<Member name="reserved" description="Reserved." range="19:15" property="RO"/>
				<Member name="dsd1uf_int" description="SD1 low-bandwidth alarm interrupt." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" property="RO"/>
				<Member name="wbc_te_int" description="WBC task completion interrupt." range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10:8" property="RO"/>
				<Member name="dhduf_int" description="HD low-bandwidth alarm interrupt." range="7" property="RO"/>
				<Member name="reserved" description="Reserved." range="6:5" property="RO"/>
				<Member name="dhdvtthd1_int" description="HD0 vertical timing interrupt." range="4" property="RO"/>
				<Member name="dsduf_int" description="SD low-bandwidth alarm interrupt." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="dsdvtthd1_int" description="SD1 vertical timing interrupt." range="1" property="RO"/>
				<Member name="dsdvtthd0_int" description="SD0 vertical timing interrupt." range="0" property="RO"/>
				<Register offset="0xCE08"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTMSK" description="VOINTMSK is a VDP interrupt mask register. It corresponds to VOINTSTA. When thecorresponding bit is set to 1, the interrupt is enabled; when the corresponding bit is set to 0,the interrupt is masked." value="0x00000000" startoffset="0xCE0C">
				<Member name="be_intmsk" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="R/W"/>
				<Member name="ut_end_intmsk" description="UT帧完成中断。" range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29" property="RO"/>
				<Member name="vhd_regup_err_intmsk" description="VHD寄存器更新错误中断。" range="28" property="RWC"/>
				<Member name="reserved" description="Reserved." range="27:24" property="RO"/>
				<Member name="g0rr_intmsk" description="G0寄存器更新中断。" range="23" property="RW"/>
				<Member name="vhdrr_intmsk" description="VHD寄存器更新中断。" range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21" property="RO"/>
				<Member name="vsdrr_intmsk" description="VSD寄存器更新中断。" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:15" property="RO"/>
				<Member name="dsd1uf_intmsk" description="SD1 low-bandwidth alarm interrupt." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" property="RO"/>
				<Member name="wbc_te_intmsk" description="WBC task completion interrupt." range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10:8" property="RO"/>
				<Member name="dhduf_intmsk" description="HD low-bandwidth alarm interrupt." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:5" property="RO"/>
				<Member name="dhdvtthd1_intmsk" description="HD vertical timing interrupt 1." range="4" property="RW"/>
				<Member name="dsduf_intmsk" description="SD low-bandwidth alarm interrupt." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="dsdvtthd1_intmsk" description="SD1 vertical timing interrupt 2." range="1" property="RW"/>
				<Member name="dsdvtthd0_intmsk" description="SD0 vertical timing interrupt 1." range="0" property="RW"/>
				<Register offset="0xCE0C"/>
			</RegisterGroup>
			<RegisterGroup name="VOUVERSION1" description="VOUVERSION1 is VDP version register 1." value="0x76756F76" startoffset="0xCE10">
				<Member name="vouversion0" description="VDP version." range="31:0" property="RO"/>
				<Register offset="0xCE10"/>
			</RegisterGroup>
			<RegisterGroup name="VOUVERSION2" description="VOUVERSION2 is VDP version register 2." value="0x30303134" startoffset="0xCE14">
				<Member name="vouversion1" description="VDP version." range="31:0" property="RO"/>
				<Register offset="0xCE14"/>
			</RegisterGroup>
			<RegisterGroup name="VOMUXDATA" description="VOMUXDATA is a VO interface multiplexing data register (VOPINTEST)." value="0x00000000" startoffset="0xCE18">
				<Member name="pin_test_en" description="Pin test mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The values of Vo_pdata, Vo_vsync, Vo_hsync, and Vo_dv are defined by bit[23:0], bit[26], bit[25], and bit[24] of VOMUXDATA respectively." range="31" property="RW"/>
				<Member name="pin_test_mode" description="Reserved." range="30:27" property="RW"/>
				<Member name="vsync_value" description="Configured vertical timing in test mode." range="26" property="RW"/>
				<Member name="hsync_value" description="Configured horizontal timing in test mode." range="25" property="RW"/>
				<Member name="dv_value" description="Configured data valid timing in test mode." range="24" property="RW"/>
				<Member name="pin_test_data" description="Test data in test mode.&lt;br&gt;All DACs use bit[9:0]. When the component width is greater than 8 bits, the MSB is the stuffed bit, for example, 36-bit output[35:24] = {[23:16], [23:20]}." range="23:0" property="RW"/>
				<Register offset="0xCE18"/>
			</RegisterGroup>
			<RegisterGroup name="VOMUX" description="VOMUX is a VO interface multiplexing register." value="0x0004001B" startoffset="0xCE1C">
				<Member name="reserved" description="Reserved." range="31:23" property="RW"/>
				<Member name="hdmi_vid" description="The reverse requirements on the HDMI input interface timing can be met only when the reverse enable register is ORed with the INIF timing reverse register.&lt;br&gt;bit[22]: VSYNC signal reverse enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[21]: HSYNC signal reverse enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[20]: data valid sync signal reverse enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[19]: reserved&lt;br&gt;bit[18:17]: HDMI video output format select. The default value is 00. The RGB or YCbCr format is selected by configuring the DHD.&lt;br&gt;00: YCbCr444, 30-bit sync separation mode&lt;br&gt;01: RGB444, 30-bit sync separation mode&lt;br&gt;10: YCbCr422, 20-bit sync separation mode&lt;br&gt;11: YCbCr422, 10-bit sync separation mode&lt;br&gt;bit[16]: HDMI data source.&lt;br&gt;0: DHD1 output&lt;br&gt;1: DHD0 output" range="22:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0xCE1C"/>
			</RegisterGroup>
			<RegisterGroup name="VGACSCIDC" description="VGACSCIDC is a VGA input DC component register for CSC (instant register)." value="0x07C30180" startoffset="0xCE24">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="csc_mode" description="CSC转换模式。&lt;br&gt;0：YUV2RGB 601(标清)；&lt;br&gt;1：YUV2RGB 709(g高清)。" range="28" property="RW"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0xCE24"/>
			</RegisterGroup>
			<RegisterGroup name="VGACSCODC" description="VGACSCODC is a VGA output DC component register for CSC (instant register)." value="0x00000000" startoffset="0xCE28">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complement." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complement." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complement." range="8:0" property="RW"/>
				<Register offset="0xCE28"/>
			</RegisterGroup>
			<RegisterGroup name="VGACSCP0" description="VGACSCP0 is the VGA CSC parameter 0 register (instant register)." value="0x00000100" startoffset="0xCE2C">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp01" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp00" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0xCE2C"/>
			</RegisterGroup>
			<RegisterGroup name="VGACSCP1" description="VGACSCP1 is the VGA CSC parameter 1 register (instant register)." value="0x0100015E" startoffset="0xCE30">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp10" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp02" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0xCE30"/>
			</RegisterGroup>
			<RegisterGroup name="VGACSCP2" description="VGACSCP2 is the VGA CSC parameter 2 register (instant register)." value="0x1FAA1F4E" startoffset="0xCE34">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp12" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp11" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0xCE34"/>
			</RegisterGroup>
			<RegisterGroup name="VGACSCP3" description="VGACSCP3 is the VGA CSC parameter 3 register (instant register)." value="0x01BB0100" startoffset="0xCE38">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="cscp21" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="cscp20" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0xCE38"/>
			</RegisterGroup>
			<RegisterGroup name="VGACSCP4" description="VGACSCP4 is the VGA CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0xCE3C">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="cscp22" description="5.8 data format that consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complement." range="12:0" property="RW"/>
				<Register offset="0xCE3C"/>
			</RegisterGroup>
			<RegisterGroup name="VOPARAUP" description="VOPARAUP is a scaling/gamma/ACC coefficient update enable register. Software needs toconfigure the coefficients and enable coefficient update. The VDP reads coefficients from theDDR through the AXI master and stores the coefficients in the VOU." value="0x00000000" startoffset="0xCE40">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="wbc_vcoef_upd" description="Indicates whether the WBC2 vertical luminance and chrominance filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="7" property="RW"/>
				<Member name="wbc_hcoef_upd" description="Indicates whether the WBC2 horizontal luminance and chrominance filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="6" property="RW"/>
				<Member name="dhd_gamma_upd" description="Indicates whether the DHD gamma correction operation lookup table needs to be updated. This bit is cleared automatically after the hardware updates the table.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="5" property="RW"/>
				<Member name="video_acc_upd" description="Indicates whether the ACC operation lookup table of the video layer needs to be updated. This bit is cleared automatically after the hardware updates the table.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="vhd_vcoef_upd" description="Indicates whether the VHD vertical luminance and chrominance filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="1" property="RW"/>
				<Member name="vhd_hcoef_upd" description="Indicates whether the VHD horizontal luminance and chrominance filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="0" property="RW"/>
				<Register offset="0xCE40"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCOEFAD" description="VHDHCOEFAD is a VHD horizontal luminance and chrominance filtering coefficientaddress register." value="0x00000000" startoffset="0xCE44">
				<Member name="coef_addr" description="Start address of the local memory for storing coefficients." range="31:0" property="RW"/>
				<Register offset="0xCE44"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVCOEFAD" description="VHDVCOEFAD is a VHD vertical luminance and horizontal chrominance filteringcoefficient address register." value="0x00000000" startoffset="0xCE48">
				<Member name="coef_addr" description="Start address of the local memory for storing coefficients." range="31:0" property="RW"/>
				<Register offset="0xCE48"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2HCOEFAD" description="WBC2HCOEFAD is a WBC2 horizontal luminance and chrominance filtering coefficientaddress register." value="0x00000000" startoffset="0xCE58">
				<Member name="coef_addr" description="Start address of the local memory for storing coefficients." range="31:0" property="RW"/>
				<Register offset="0xCE58"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2VCOEFAD" description="WBC2VCOEFAD is a WBC2 vertical luminance and horizontal chrominance filteringcoefficient address register." value="0x00000000" startoffset="0xCE5C">
				<Member name="coef_addr" description="Start address of the local memory for storing coefficients." range="31:0" property="RW"/>
				<Register offset="0xCE5C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHLCOEF" description="VHDHLCOEF is a VHD horizontal luminance scaling/filtering coefficient register.Each filtering coefficient is 10 bits consisting of one signed bit and nine fractional bits. TheMSB is the signed bit and the lower nine bits are the absolute values of the fractional bits. Asthe coefficients are stored in the on-chip memory, the default value is variable.The VHD horizontal luminance scaling coefficients have eight taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 8-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, four 32-bit register addresses are required for storing the 8-tap coefficients of each phase." value="0x00000000" startoffset="0xD000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="hlcoefn2" description="Horizontal luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bits[3:0] of the register address are 0x0.&lt;br&gt;Indicates the tap-4 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-6 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates the tap-8 coefficients when bits[3:0] of the register address are 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="hlcoefn1" description="Horizontal luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0.&lt;br&gt;Indicate the tap-3 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-5 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates the tap-7 coefficients when bits[3:0] of the register address are 0xC." range="9:0" property="RW"/>
				<Register offset="0xD000"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCCOEF" description="VHDHCCOEF is a VHD horizontal chrominance scaling/filtering coefficient register.For details about the storage format, see the description of the VHDHLCOEF register. TheVHD horizontal luminance scaling coefficients have four taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit register addresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0xD200">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="hccoefn2" description="Horizontal chrominance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-4 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="hccoefn1" description="Horizontal chrominance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-3 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="9:0" property="RW"/>
				<Register offset="0xD200"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVLCOEF" description="VHDVLCOEF is a VHD vertical luminance scaling/filtering coefficient register.For details about the storage format, see the description of the VHDHLCOEF register. TheVHD vertical luminance scaling coefficients have six taps and 32 phases. As the coefficientsare symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16are stored. Each register address has two 10-bit coefficients. Therefore, four 32-bit registeraddresses are required for storing the 6-tap coefficients of each phase." value="0x00000000" startoffset="0xD400">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="vlcoefn2" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;Indicate the tap-4 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-6 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates a reserved field when bits[3:0] of the register address is 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="vlcoefn1" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0.&lt;br&gt;Indicate the tap-3 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-5 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates a reserved field when bits[3:0] of the register address is 0xC." range="9:0" property="RW"/>
				<Register offset="0xD400"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVCCOEF" description="VHDVCCOEF is a VHD vertical chrominance scaling/filtering coefficient register.For details about the storage format, see the description of the VHDHLCOEF register. TheVHD horizontal chrominance scaling coefficients have four taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit register addresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0xD600">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="vccoefn2" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-4 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="vccoefn1" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-3 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="9:0" property="RW"/>
				<Register offset="0xD600"/>
			</RegisterGroup>
			<RegisterGroup name="WBCHLCOEF" description="WBCHLCOEF is a WBC horizontal luminance scaling/filtering coefficient register.Each filtering coefficient is 10 bits consisting of one signed bit and nine fractional bits. TheMSB is the signed bit and the lower nine bits are the absolute values of the fractional bits. Asthe coefficients are stored in the on-chip memory, the default value is variable.The WBC horizontal luminance scaling coefficients have eight taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 8-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, four 32-bit register addresses are required for storing the 8-tap coefficients of each phase." value="0x00000000" startoffset="0xE000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="hlcoefn2" description="Horizontal luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;Indicate the tap-4 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-6 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates the tap-8 coefficients when bits[3:0] of the register address are 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="hlcoefn1" description="Horizontal luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0.&lt;br&gt;Indicate the tap-3 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-5 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates the tap-7 coefficients when bits[3:0] of the register address are 0xC." range="9:0" property="RW"/>
				<Register offset="0xE000"/>
			</RegisterGroup>
			<RegisterGroup name="WBCHCCOEF" description="WBCHCCOEF is a WBC horizontal chrominance scaling/filtering coefficient register.For details about the storage format, see the description of the WBCHLCOEF register. TheVHD horizontal luminance scaling coefficients have four taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit register addresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0xE200">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="hccoefn2" description="Horizontal chrominance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-4 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="hccoefn1" description="Horizontal chrominance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-3 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="9:0" property="RW"/>
				<Register offset="0xE200"/>
			</RegisterGroup>
			<RegisterGroup name="WBCVLCOEF" description="WBCVLCOEF is a WBC vertical luminance scaling/filtering coefficient register.For details about the storage format, see the description of the WBCHLCOEF register. TheVHD vertical luminance scaling coefficients have six taps and 32 phases. As the coefficientsare symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16are stored. Each register address has two 10-bit coefficients. Therefore, four 32-bit registeraddresses are required for storing the 6-tap coefficients of each phase." value="0x00000000" startoffset="0xE400">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="vlcoefn2" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;Indicate the tap-4 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-6 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates a reserved field when bits[3:0] of the register address is 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="vlcoefn1" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0.&lt;br&gt;Indicate the tap-3 coefficients when bits[3:0] of the register address are 0x4.&lt;br&gt;Indicates the tap-5 coefficients when bits[3:0] of the register address are 0x8.&lt;br&gt;Indicates a reserved field when bits[3:0] of the register address is 0xC." range="9:0" property="RW"/>
				<Register offset="0xE400"/>
			</RegisterGroup>
			<RegisterGroup name="WBCVCCOEF" description="WBCVCCOEF is a WBC vertical chrominance scaling/filtering coefficient register.For details about the storage format, see the description of the WBCHLCOEF register. TheVHD horizontal chrominance scaling coefficients have four taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit register addresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0xE600">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="vccoefn2" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-2 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-4 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="vccoefn1" description="Vertical luminance scaling/filtering coefficient.&lt;br&gt;Indicates the tap-1 coefficients when bits[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;Indicates the tap-3 coefficients when bits[3:0] of the register address are 0x4 or 0xC." range="9:0" property="RW"/>
				<Register offset="0xE600"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VICAP" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20580000"/>
			<RegisterGroup name="WK_MODE" description="WK_MODE is a global working configuration register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:18" property="RO"/>
				<Member name="pt1_mode" description="Operating mode of port 1.&lt;br&gt;0: D1 or 960H&lt;br&gt;1: 720p" range="17" property="RW"/>
				<Member name="pt0_mode" description="Operating mode of port 0.&lt;br&gt;0: D1 or 960H&lt;br&gt;1: 720p or 1080p" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="RO"/>
				<Member name="power_mode" description="Clock mode.&lt;br&gt;0: The low-power mode is disabled.&lt;br&gt;1: The low-power mode is enabled." range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="AXI_CFG" description="AXI_CFG is a bus configuration register." value="0xF0F00000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="m0_id" description="ID." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:4" property="RO"/>
				<Member name="m0_otd" description="Number of outstandings.&lt;br&gt;The number must be between 0 and 4." range="3:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="MIXER0_PRO_CFG0" description="MIXER0_PRO_CFG0 is master priority configuration register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ch7_c_pro" description="Chrominance priority of channel 7. The value 0 indicates the highest priority." range="15" property="RW"/>
				<Member name="ch7_y_pro" description="Luminance priority of channel 7. The value 0 indicates the highest priority." range="14" property="RW"/>
				<Member name="ch6_c_pro" description="Chrominance priority of channel 6. The value 0 indicates the highest priority." range="13" property="RW"/>
				<Member name="ch6_y_pro" description="Luminance priority of channel 6. The value 0 indicates the highest priority." range="12" property="RW"/>
				<Member name="ch5_c_pro" description="Chrominance priority of channel 5. The value 0 indicates the highest priority." range="11" property="RW"/>
				<Member name="ch5_y_pro" description="Luminance priority of channel 5. The value 0 indicates the highest priority." range="10" property="RW"/>
				<Member name="ch4_c_pro" description="Chrominance priority of channel 4. The value 0 indicates the highest priority." range="9" property="RW"/>
				<Member name="ch4_y_pro" description="Luminance priority of channel 4. The value 0 indicates the highest priority." range="8" property="RW"/>
				<Member name="ch3_c_pro" description="Chrominance priority of channel 3. The value 0 indicates the highest priority." range="7" property="RW"/>
				<Member name="ch3_y_pro" description="Luminance priority of channel 3. The value 0 indicates the highest priority." range="6" property="RW"/>
				<Member name="ch2_c_pro" description="Chrominance priority of channel 2. The value 0 indicates the highest priority." range="5" property="RW"/>
				<Member name="ch2_y_pro" description="Luminance priority of channel 2. The value 0 indicates the highest priority." range="4" property="RW"/>
				<Member name="ch1_c_pro" description="Chrominance priority of channel 1. The value 0 indicates the highest priority." range="3" property="RW"/>
				<Member name="ch1_y_pro" description="Luminance priority of channel 1. The value 0 indicates the highest priority." range="2" property="RW"/>
				<Member name="ch0_c_pro" description="Chrominance priority of channel 0. The value 0 indicates the highest priority." range="1" property="RW"/>
				<Member name="ch0_y_pro" description="Luminance priority of channel 0. The value 0 indicates the highest priority." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="VICAP_INT" description="VICAP_INT is an interrupt indicator register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="int_ch7" description="Interrupt indicator of channel 7.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="int_ch6" description="Interrupt indicator of channel 6.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="int_ch5" description="Interrupt indicator of channel 5.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="int_ch4" description="Interrupt indicator of channel 4.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="int_ch3" description="Interrupt indicator of channel 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="int_ch2" description="Interrupt indicator of channel 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="int_ch1" description="Interrupt indicator of channel 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="int_ch0" description="Interrupt indicator of channel 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_MOD" description="PT_INTF_MOD is a port mode register." value="0x00000000" startoffset="0x10000">
				<Member name="reserved" description="Port register. Two ports are supported.&lt;br&gt;The offset addresses are as follows:&lt;br&gt;0x1_0000–0x1_00FF: offset addresses of port 0&lt;br&gt;0x1_8000–0x1_80FF: offset addresses of port 1&lt;br&gt;In the following register descriptions, only the offset addresses of port 0 are provided. The descriptions of other ports are similar." range="31:25" property="-"/>
				<Member name="interleave_seq" description="Y/C sequence during interleaving.&lt;br&gt;0: The C component is before the Y component.&lt;br&gt;1: The Y component is before the C component." range="24" property="RW"/>
				<Member name="ch3_id_en" description="Channel 3 ID enable.&lt;br&gt;0: The channel ID is not checked.&lt;br&gt;1: The data channel is selected based on the channel ID." range="23" property="RW"/>
				<Member name="ch2_id_en" description="Channel 2 ID enable.&lt;br&gt;0: The channel ID is not checked.&lt;br&gt;1: The data channel is selected based on the channel ID." range="22" property="RW"/>
				<Member name="ch1_id_en" description="Channel 1 ID enable.&lt;br&gt;0: The channel ID is not checked.&lt;br&gt;1: The data channel is selected based on the channel ID." range="21" property="RW"/>
				<Member name="ch0_id_en" description="Channel 0 ID enable.&lt;br&gt;0: The channel ID is not checked.&lt;br&gt;1: The data channel is selected based on the channel ID." range="20" property="RW"/>
				<Member name="ch3_id" description="The data channel is selected based on the channel ID when the channel 3 ID is enabled." range="19:18" property="RW"/>
				<Member name="ch2_id" description="The data channel is selected based on the channel ID when the channel 2 ID is enabled." range="17:16" property="RW"/>
				<Member name="ch1_id" description="The data channel is selected based on the channel ID when the channel 1 ID is enabled." range="15:14" property="RW"/>
				<Member name="ch0_id" description="The data channel is selected based on the channel ID when the channel 0 ID is enabled." range="13:12" property="RW"/>
				<Member name="port_cap_mode" description="Port mode.&lt;br&gt;00: BT.656/BT.1120 mode&lt;br&gt;11: interleave mode&lt;br&gt;Other values: reserved" range="11:10" property="RW"/>
				<Member name="port_mux_mode" description="Multiplexing mode.&lt;br&gt;00: 1-channel multiplexing mode&lt;br&gt;01: 2-channel multiplexing mode&lt;br&gt;10: 4-channel multiplexing mode&lt;br&gt;11: reserved" range="9:8" property="RW"/>
				<Member name="fix_code" description="MSB of the sync code.&lt;br&gt;0: The MSB is 1.&lt;br&gt;1: The MSB is 0." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:5" property="RO"/>
				<Member name="port_mod" description="Port mode.&lt;br&gt;00: single-component input&lt;br&gt;01: dual-component input&lt;br&gt;Other values: reserved" range="4:3" property="RW"/>
				<Member name="reserved" description="reserved" range="2" property="RO"/>
				<Member name="clk_mode" description="Clock mode.&lt;br&gt;0: sampling on the rising edge&lt;br&gt;1: sampling on the falling edge" range="1" property="RW"/>
				<Member name="port_en" description="Port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10000"/>
			</RegisterGroup>
			<RegisterGroup name="PT_R_MASK_L" description="PT_R_MASK_L is R component mask register." value="0x00000000" startoffset="0x10004">
				<Member name="r_mask" description="R component mask." range="31:0" property="RW"/>
				<Register offset="0x10004"/>
			</RegisterGroup>
			<RegisterGroup name="PT_B_MASK_L" description="PT_B_MASK_L is B component mask register." value="0x00000000" startoffset="0x10008">
				<Member name="b_mask" description="B component mask." range="31:0" property="RW"/>
				<Register offset="0x10008"/>
			</RegisterGroup>
			<RegisterGroup name="PT_G_MASK_L" description="PT_G_MASK_L is G component mask register." value="0x00000000" startoffset="0x1000C">
				<Member name="g_mask" description="G component mask." range="31:0" property="RW"/>
				<Register offset="0x1000C"/>
			</RegisterGroup>
			<RegisterGroup name="PT_R_OFFSET_L" description="PT_R_OFFSET_L is R component offset register." value="0x00000000" startoffset="0x10014">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="r_offset" description="R component offset." range="7:0" property="RW"/>
				<Register offset="0x10014"/>
			</RegisterGroup>
			<RegisterGroup name="PT_B_OFFSET_L" description="PT_B_OFFSET_L is B component offset register." value="0x00000000" startoffset="0x10018">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="b_offset" description="B component offset." range="7:0" property="RW"/>
				<Register offset="0x10018"/>
			</RegisterGroup>
			<RegisterGroup name="PT_G_OFFSET_L" description="PT_G_OFFSET_L is G component offset register." value="0x00000000" startoffset="0x1001C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="g_offset" description="G component offset." range="7:0" property="RW"/>
				<Register offset="0x1001C"/>
			</RegisterGroup>
			<RegisterGroup name="PT_TEST_CFG" description="PT_TEST_CFG is a port test configuration register." value="0x00000000" startoffset="0x10040">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="interlace" description="Interlaced/Progressive mode.&lt;br&gt;0: progressive mode&lt;br&gt;1: interlaced mode" range="2" property="RW"/>
				<Member name="hsync_sel" description="Horizontal sync signal select in test mode." range="1" property="RW"/>
				<Member name="cbar_en" description="color_bar test enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10040"/>
			</RegisterGroup>
			<RegisterGroup name="PT_ID_STATUS" description="PT_ID_STATUS is a port ID status register." value="0x00000000" startoffset="0x10044">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="id3" description="Channel 3 ID." range="7:6" property="RO"/>
				<Member name="id2" description="Channel 2 ID." range="5:4" property="RO"/>
				<Member name="id1" description="Channel 1 ID." range="3:2" property="RO"/>
				<Member name="id0" description="Channel 0 ID." range="1:0" property="RO"/>
				<Register offset="0x10044"/>
			</RegisterGroup>
			<RegisterGroup name="CH_INTF_CFG0" description="CH_INTF_CFG0 is timing register 0." value="0x00000000" startoffset="0x10300">
				<Member name="reserved" description="Channel register. Eight channels are supported.&lt;br&gt;The offset addresses are as follows:&lt;br&gt;0x1_0300～0x1_0FFF: offset addresses of channel 0&lt;br&gt;0x1_0300～0x1_2FFF: offset addresses of channel 1&lt;br&gt;0x1_0300～0x1_4FFF: offset addresses of channel 2&lt;br&gt;0x1_0300～0x1_6FFF: offset addresses of channel 3&lt;br&gt;0x1_0300～0x1_8FFF: offset addresses of channel 4&lt;br&gt;0x1_0300～0x1_AFFF: offset addresses of channel 5&lt;br&gt;0x1_0300～0x1_CFFF: offset addresses of channel 6&lt;br&gt;0x1_0300～0x1_EFFF: offset addresses of channel 7" range="31:11" property="RO"/>
				<Member name="port_scan_mod" description="Port data input mode.&lt;br&gt;Bit[8]: Scan_mode[1]&lt;br&gt;0: Y/C composite input mode&lt;br&gt;1: Y/C separation input mode&lt;br&gt;Bit[7]: Scan_mode[0]&lt;br&gt;0: interlaced input mode&lt;br&gt;1: progressive input mode" range="8:7" property="RW"/>
				<Member name="port_mode" description="Port data receive mode.&lt;br&gt;00: BT.656/BT.1120 mode&lt;br&gt;Other values: reserved" range="6:5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x10300"/>
			</RegisterGroup>
			<RegisterGroup name="CH_INTF_CFG1" description="CH_INTF_CFG1 is timing register 1." value="0x00000000" startoffset="0x10304">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="port_mod" description="Port mode.&lt;br&gt;00: single-component input&lt;br&gt;01: dual-component input&lt;br&gt;11: reserved" range="15:14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:6" property="RO"/>
				<Member name="yuv_seq" description="YUV input sequence.&lt;br&gt;00: UYVY&lt;br&gt;01: VYUY&lt;br&gt;10: YUYV&lt;br&gt;11: YVYU&lt;br&gt;UV sequence in dual-component mode.&lt;br&gt;00: VUVU&lt;br&gt;01: UVUV&lt;br&gt;10: reserved&lt;br&gt;11: reserved" range="5:4" property="RW"/>
				<Member name="ftc_cfg" description="MSB of the BT.656 timing reference code.&lt;br&gt;0: fixed at 1&lt;br&gt;1: fixed at 0" range="3" property="RW"/>
				<Member name="ftc_polar" description="Polarity of the field indication bit (F) of the BT.656 timing reference code.&lt;br&gt;0: 1st field:F = 0 and 2nd field:F = 1 (standard)&lt;br&gt;1: 1st field:F = 1 and 2nd field:F = 0 (non-standard)" range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="sav_ver_en" description="SAV and EAV data check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10304"/>
			</RegisterGroup>
			<RegisterGroup name="CH_FSTART_DLY" description="CH_FSTART_DLY is frame sync delay register." value="0x00000000" startoffset="0x10360">
				<Member name="reserved" description="Frame sync delay." range="31:0" property="RW"/>
				<Register offset="0x10360"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CTRL" description="CH_CTRL is a channel control register." value="0x00000000" startoffset="0x10400">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ch_en" description="Channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10400"/>
			</RegisterGroup>
			<RegisterGroup name="CH_REG_NEWER" description="CH_REG_NEWER is a capture control register." value="0x00000000" startoffset="0x10404">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="reg_newer" description="Channel updated. This bit is automatically cleared when a frame is received." range="0" property="RW"/>
				<Register offset="0x10404"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CROP_START" description="CH_CROP_START is a crop start position register." value="0x00000000" startoffset="0x10410">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="y_start" description="Number of the line from which pictures start to be captured." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="x_start" description="Number of the pixel from which pictures start to be captured." range="11:0" property="RW"/>
				<Register offset="0x10410"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CROP_SIZE" description="CH_CROP_SIZE is a crop size configuration register." value="0x023F03BF" startoffset="0x10414">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="crop_hgt" description="Height of a captured picture (in lines)." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="crop_wth" description="Width of a line of a captured picture (in pixels)." range="11:0" property="RW"/>
				<Register offset="0x10414"/>
			</RegisterGroup>
			<RegisterGroup name="CH_YDES_SIZE" description="CH_YDES_SIZE is a luminance storage size register." value="0x023F03BF" startoffset="0x10418">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="height" description="Output height of the Y component (in lines)." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="width" description="Output width of the Y component (in pixels)." range="11:0" property="RW"/>
				<Register offset="0x10418"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CDES_SIZE" description="CH_CDES_SIZE is a chrominance storage size register." value="0x023F03BF" startoffset="0x1041C">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="height" description="Output height of the C component (in lines)." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="width" description="Output width of the C component (in pixels)." range="11:0" property="RW"/>
				<Register offset="0x1041C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_YBASE_ADDR" description="CH_YBASE_ADDR is a luminance storage base address register." value="0x00000000" startoffset="0x10420">
				<Member name="ybase_addr" description="Base address for storing the luminance of the raw stream." range="31:0" property="RW"/>
				<Register offset="0x10420"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CBASE_ADDR" description="CH_CBASE_ADDR is a chrominance storage base address register." value="0x00000000" startoffset="0x10424">
				<Member name="cbase_addr" description="Base address for storing the chrominance of the raw stream." range="31:0" property="RW"/>
				<Register offset="0x10424"/>
			</RegisterGroup>
			<RegisterGroup name="CH_YLINE_OFFSET" description="CH_YLINE_OFFSET is a luminance line offset register." value="0x000003C0" startoffset="0x10428">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="y_stride" description="Stride for storing the picture luminance (in bytes)." range="15:0" property="RW"/>
				<Register offset="0x10428"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CLINE_OFFSET" description="CH_CLINE_OFFSET is a chrominance line offset register." value="0x000003C0" startoffset="0x1042C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="c_stride" description="Stride for storing the picture chrominance (in bytes)." range="15:0" property="RW"/>
				<Register offset="0x1042C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_INT_RAW" description="CH_INT_RAW is a channel raw interrupt register." value="0x00000000" startoffset="0x10430">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="bus_err" description="Status of the bus error interrupt. Writing 1 clears this interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="18" property="WC"/>
				<Member name="buf_ovf" description="Status of the internal FIFO overflow error interrupt. Writing 1 clears this interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="17" property="WC"/>
				<Member name="cc_int" description="Status o the capture completion interrupt. Writing 1 clears this interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="timing_err" description="Status of the timing error interrupt. Writing 1 clears this interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="9" property="WC"/>
				<Member name="field_throw" description="Status of the field/frame loss interrupt. Writing 1 clears this interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="8" property="WC"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RO"/>
				<Member name="reg_update" description="Status of the register update interrupt. Writing 1 clears this interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="1" property="WC"/>
				<Member name="fstart" description="Status of the field/frame start interrupt. Writing 1 clears this interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="0" property="WC"/>
				<Register offset="0x10430"/>
			</RegisterGroup>
			<RegisterGroup name="CH_INT" description="CH_INT is a channel interrupt register." value="0x00000000" startoffset="0x10434">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="bus_err" description="Status of the bus error interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="18" property="RO"/>
				<Member name="buf_ovf" description="Status of the internal FIFO overflow error interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="17" property="RO"/>
				<Member name="cc_int" description="Status of the capture completion interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="timing_err" description="Status of the timing error interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="9" property="RO"/>
				<Member name="field_throw" description="Status of the field/frame loss interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RO"/>
				<Member name="reg_update" description="Status of the register update interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="1" property="RO"/>
				<Member name="fstart" description="Status of the frame/field start interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="0" property="RO"/>
				<Register offset="0x10434"/>
			</RegisterGroup>
			<RegisterGroup name="CH_INT_MASK" description="CH_INT_MASK is a channel interrupt mask register." value="0x00000000" startoffset="0x10438">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="bus_err_en" description="Raw stream bus error interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="buf_ovf_en" description="Raw stream internal FIFO overflow error interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="cc_int_en" description="Raw stream capture completion interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="timing_err_en" description="Timing error interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="field_throw_en" description="Field/Frame loss interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RO"/>
				<Member name="reg_update_en" description="Register update interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="fstart_en" description="Frame/field start interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10438"/>
			</RegisterGroup>
			<RegisterGroup name="CH_STATUS" description="CH_STATUS is a channel status register." value="0x00000000" startoffset="0x1043C">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="busy" description="Working status.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="19" property="RO"/>
				<Member name="bus_err" description="Bus error.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="18" property="RO"/>
				<Member name="buf_ovf" description="Internal buffer overflow.&lt;br&gt;0: not overflow&lt;br&gt;1: overflow" range="17" property="RO"/>
				<Member name="image_done" description="Capture completion.&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="timing_err" description="Timing error status.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="9" property="RO"/>
				<Member name="field_throw" description="Field/Frame data loss.&lt;br&gt;0: not lost&lt;br&gt;1: lost" range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="field2" description="Odd/Even field indicator.&lt;br&gt;0: odd field&lt;br&gt;1: even field" range="0" property="RO"/>
				<Register offset="0x1043C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_IPI_STATUS_SIZE" description="CH_IPI_STATUS_SIZE is a channel size indication register." value="0x00000000" startoffset="0x10440">
				<Member name="height" description="Picture height." range="31:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x10440"/>
			</RegisterGroup>
			<RegisterGroup name="CH_IPI_STATUS_SEAV" description="CH_IPI_STATUS_SEAV is a channel SEAV indication register." value="0x00000000" startoffset="0x10444">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="seav" description="SEAV code value." range="15:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RO"/>
				<Register offset="0x10444"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_CFG" description="CH_DITHER_CFG is a dither configuration register." value="0x00000000" startoffset="0x10500">
				<Member name="dither_md" description="Dither mode select.&lt;br&gt;000: 12-bit inputs, 10-bit outputs, no dithering, and direct bit truncation&lt;br&gt;001: 12-bit inputs, 10-bit output, and time-domain dithering&lt;br&gt;010: 12-bit inputs, 10-bit output, and spatial-domain dithering&lt;br&gt;011: 12-bit inputs, 8-bit output, and time-domain and spatial-domain dithering&lt;br&gt;100: 12-bit inputs, 10-bit outputs, and round off&lt;br&gt;101: 12-bit inputs, 8-bit outputs, and round off&lt;br&gt;111: dithering bypass" range="31:29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:0" property="RO"/>
				<Register offset="0x10500"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_COEF0" description="CH_DITHER_COEF0 is dither coefficient register 0." value="0xDD664400" startoffset="0x10504">
				<Member name="dither_coef3" description="Coefficient 3 for the dither in time-domain mode." range="31:24" property="RW"/>
				<Member name="dither_coef2" description="Coefficient 2 for the dither in time-domain mode." range="23:16" property="RW"/>
				<Member name="dither_coef1" description="Coefficient 1 for the dither in time-domain mode." range="15:8" property="RW"/>
				<Member name="dither_coef0" description="Coefficient 0 for the dither in time-domain mode." range="7:0" property="RW"/>
				<Register offset="0x10504"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_COEF1" description="CH_DITHER_COEF1 is dither coefficient register 1." value="0xDD664400" startoffset="0x10508">
				<Member name="dither_coef7" description="Coefficient 7 for the dither in time-domain mode." range="31:24" property="RW"/>
				<Member name="dither_coef6" description="Coefficient 6 for the dither in time-domain mode." range="23:16" property="RW"/>
				<Member name="dither_coef5" description="Coefficient 5 for the dither in time-domain mode." range="15:8" property="RW"/>
				<Member name="dither_coef4" description="Coefficient 4 for the dither in time-domain mode." range="7:0" property="RW"/>
				<Register offset="0x10508"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_SIZE" description="CH_DITHER_SIZE is a dither input picture width register." value="0x000003BF" startoffset="0x1050C">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="width" description="Input picture width of the dither." range="11:0" property="RW"/>
				<Register offset="0x1050C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_MIR_CTRL" description="CH_MIR_CTRL is a raw stream mirror control register." value="0x00000000" startoffset="0x10510">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="flip_en" description="Flip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mir_en" description="Mirror enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10510"/>
			</RegisterGroup>
			<RegisterGroup name="CH_MSC_CFG" description="CH_MSC_CFG is a block mask configuration register." value="0x00000000" startoffset="0x10700">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="msc3_en" description="Block 3 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="msc2_en" description="Block 2 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="msc1_en" description="Block 1 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="msc0_en" description="Block 0 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10700"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK0_START" description="CH_BLOCK0_START is the mask start position register for block 0." value="0x00000000" startoffset="0x10710">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="y_start" description="Vertical start point for masking block 0." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="x_start" description="Horizontal start point for masking block 0." range="11:0" property="RW"/>
				<Register offset="0x10710"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK1_START" description="CH_BLOCK1_START is the mask start position register for block 1." value="0x00000000" startoffset="0x10714">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="y_start" description="Vertical start point for masking block 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="x_start" description="Horizontal start point for masking block 1." range="11:0" property="RW"/>
				<Register offset="0x10714"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK2_START" description="CH_BLOCK2_START is the mask start position register for block 2." value="0x00000000" startoffset="0x10718">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="y_start" description="Vertical start point for masking block 2." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="x_start" description="Horizontal start point for masking block 2." range="11:0" property="RW"/>
				<Register offset="0x10718"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK3_START" description="CH_BLOCK3_START is the mask start position register for block 3." value="0x00000000" startoffset="0x1071C">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="y_start" description="Vertical start point for masking block 3." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="x_start" description="Horizontal start point for masking block 3." range="11:0" property="RW"/>
				<Register offset="0x1071C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK0_SIZE" description="CH_BLOCK0_SIZE is the mask size register for block 0." value="0x00000000" startoffset="0x10750">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="blk_height" description="Height for masking block 0 minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="blk_width" description="Width for masking block 0 minus 1." range="11:0" property="RW"/>
				<Register offset="0x10750"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK1_SIZE" description="CH_BLOCK1_SIZE is the mask size register for block 1." value="0x00000000" startoffset="0x10754">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="blk_height" description="Height for masking block 1 minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="blk_width" description="Width for masking block 1 minus 1." range="11:0" property="RW"/>
				<Register offset="0x10754"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK2_SIZE" description="CH_BLOCK2_SIZE is the mask size register for block 2." value="0x00000000" startoffset="0x10758">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="blk_height" description="Height for masking block 2 minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="blk_width" description="Width for masking block 2 minus 1." range="11:0" property="RW"/>
				<Register offset="0x10758"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK3_SIZE" description="CH_BLOCK3_SIZE is the mask size register for block 3." value="0x00000000" startoffset="0x1075C">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="blk_height" description="Height for masking block 3 minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RO"/>
				<Member name="blk_width" description="Width for masking block 3 minus 1." range="11:0" property="RW"/>
				<Register offset="0x1075C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK0_COLOR" description="CH_BLOCK0_COLOR is the filling color register for block 0." value="0x00000000" startoffset="0x10790">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 0." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 0." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 0." range="7:0" property="RW"/>
				<Register offset="0x10790"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK1_COLOR" description="CH_BLOCK1_COLOR is the filling color register for block 1." value="0x00000000" startoffset="0x10794">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 1." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 1." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 1." range="7:0" property="RW"/>
				<Register offset="0x10794"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK2_COLOR" description="CH_BLOCK2_COLOR is the filling color register for block 2." value="0x00000000" startoffset="0x10798">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 2." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 2." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 2." range="7:0" property="RW"/>
				<Register offset="0x10798"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK3_COLOR" description="CH_BLOCK3_COLOR is the filling color register for block 3." value="0x00000000" startoffset="0x1079C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 3." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 3." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 3." range="7:0" property="RW"/>
				<Register offset="0x1079C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_VCDS_CFG" description="CH_VCDS_CFG is a major stream chrominance vertical down sampling configurationregister." value="0x00000000" startoffset="0x10800">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="cds_en" description="Down sampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10800"/>
			</RegisterGroup>
			<RegisterGroup name="CH_VCDS_COEF" description="CH_VCDS_COEF is a major stream chrominance vertical down sampling coefficient register." value="0x0000001F" startoffset="0x10808">
				<Member name="reserved" description="Reserved." range="31:21" property="RO"/>
				<Member name="coef1" description="Down sampling coefficient 1." range="20:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:5" property="RO"/>
				<Member name="coef0" description="Down sampling coefficient 0." range="4:0" property="RW"/>
				<Register offset="0x10808"/>
			</RegisterGroup>
			<RegisterGroup name="CH_LHFIR_SPH" description="CH_SCL_LHFIR_SPH is a luminance horizontal scaling parameter configuration register." value="0x00000000" startoffset="0x10940">
				<Member name="hlmsc_en" description="Luminance horizontal scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="RO"/>
				<Register offset="0x10940"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CHFIR_SPH" description="CH_CHFIR_SPH is a chrominance horizontal scaling parameter configuration register." value="0x00000000" startoffset="0x10944">
				<Member name="hchmsc_en" description="Chrominance horizontal scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:16" property="RO"/>
				<Member name="hchratio" description="Chrominance horizontal scaling ratio. It is calculated by dividing the output width by the input width. If horizontal pre-processing is enabled, the input width after pre-processing is used. The ratio is in the format of (u, 4). That is, the ratio is an unsigned number and consists of a 4-bit integral part." range="15:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="RO"/>
				<Register offset="0x10944"/>
			</RegisterGroup>
			<RegisterGroup name="CH_LHFIR_OFFSET" description="CH_LHFIR_OFFSET is a luminance scaling horizontal offset register." value="0x00000000" startoffset="0x10948">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="hluma_offset" description="Luminance horizontal start position offset, in the format of (s, 5). That is, the offset value consists of a 1-bit signed bit and 4-bit integral part. The value is expressed as a complementary code and the offset value ranges from –6 to +15." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="RO"/>
				<Register offset="0x10948"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CHFIR_OFFSET" description="CH_CHFIR_OFFSET is a chrominance scaling horizontal offset register." value="0x00000000" startoffset="0x1094C">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="hchroma_offset" description="Chrominance horizontal start position offset, in the format of (s, 5). That is, the offset value consists of a 1-bit signed bit and 4-bit integral part. The value is expressed as a complementary code and the offset value ranges from –6 to +15." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="RO"/>
				<Register offset="0x1094C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_Y_CLIP_CFG" description="CH_Y_CLIP_CFG is a luminance clip configuration register." value="0x00FF0000" startoffset="0x10B00">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="max" description="Maximum output value." range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:8" property="RO"/>
				<Member name="min" description="Minimum output value." range="7:0" property="RW"/>
				<Register offset="0x10B00"/>
			</RegisterGroup>
			<RegisterGroup name="CH_C_CLIP_CFG" description="CH_C_CLIP_CFG is a chrominance clip configuration register." value="0x00FF0000" startoffset="0x10B04">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="max" description="Maximum output value." range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:8" property="RO"/>
				<Member name="min" description="Minimum output value." range="7:0" property="RW"/>
				<Register offset="0x10B04"/>
			</RegisterGroup>
			<RegisterGroup name="CH_SUM_Y" description="CH_SUM_Y is an input picture total luminance statistics register." value="0x00000000" startoffset="0x10C00">
				<Member name="sum_y" description="Total luminance statistics." range="31:0" property="RO"/>
				<Register offset="0x10C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VOIE" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20640000"/>
			<RegisterGroup name="VOIE_INTSTAT" description="VOIE_INTSTAT is an interrupt status register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:25" property="RO"/>
				<Member name="cfgerr" description="Configuration error flag.&lt;br&gt;0: correct&lt;br&gt;1: error" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:17" property="RO"/>
				<Member name="chkerr" description="Channel variable check error flag.&lt;br&gt;0: correct&lt;br&gt;1: error" range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RO"/>
				<Member name="voieendofsingle" description="Single channel encoding completion flag.&lt;br&gt;0: incomplete&lt;br&gt;1: complete" range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="voieendofframe" description="Frame encoding completion flag.&lt;br&gt;0: incomplete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_INTMASK" description="VOIE_INTMASK is an interrupt mask register." value="0x01010101" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:25" property="RO"/>
				<Member name="cfgerrmask" description="Configuration error flag mask enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:17" property="RO"/>
				<Member name="chkerrmask" description="Check error flag mask enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RO"/>
				<Member name="voieendofsinglemask" description="Single channel encoding completion mask enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="voieendofpicmask" description="Frame encoding completion mask enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_RAWINT" description="VOIE_RAWINT is a raw interrupt status register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:25" property="RO"/>
				<Member name="cfgerr" description="Configuration error flag.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:17" property="RO"/>
				<Member name="chkerr" description="Channel variable check error flag.&lt;br&gt;0: correct&lt;br&gt;1: error" range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RO"/>
				<Member name="voieendofsingle" description="Single channel encoding completion flag.&lt;br&gt;0: incomplete&lt;br&gt;1: complete" range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="voieendofframe" description="Frame encoding completion flag.&lt;br&gt;0: incomplete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_INTCLR" description="VOIE_INTCLR is an interrupt clear register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:25" property="RO"/>
				<Member name="cfgerrclr" description="Configuration error source interrupt clear.&lt;br&gt;Writing 1 clears this bit." range="24" property="WC"/>
				<Member name="reserved" description="Reserved." range="23:17" property="RO"/>
				<Member name="chkerrclr" description="Channel variable check error flag source interrupt clear.&lt;br&gt;Writing 1 clears this bit." range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RO"/>
				<Member name="voieendofsingleclr" description="Single channel encoding completion source interrupt clear.&lt;br&gt;Writing 1 clears this bit." range="8" property="WC"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="voieendofframeclr" description="Frame encoding completion source interrupt clear.&lt;br&gt;Writing 1 clears this bit." range="0" property="WC"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="VIOE_START" description="VIOE_START is an encoding start signal register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="start" description="Encoding start signal.&lt;br&gt;0: not start&lt;br&gt;1: start" range="0" property="WO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_OUTSTDING" description="VOIE_OUTSTDING is an outstanding configuration register." value="0x00000007" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="xxx" description="Outstanding depth of the AXI port. The depth range is 0–7." range="3:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_MODE" description="VOIE_MODE is a VOIE working mode register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="memclkgateen" description="Memory clock gating enable.&lt;br&gt;Note: This field is invalid and can be ignored." range="18" property="RW"/>
				<Member name="clkgateen" description="Clock gating enable&lt;br&gt;Note: This field is invalid and can be ignored." range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RO"/>
				<Member name="accesslocken" description="Internal configuration lock enable.&lt;br&gt;Note: This field is invalid and can be ignored." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RO"/>
				<Member name="timeen" description="Timeout check enable.&lt;br&gt;Note: This field is invalid and can be ignored." range="1:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLICFG0" description="VOIE_LLICFG0 is a linked list member register (SrcPhyAddr)." value="0x00000000" startoffset="0x0030">
				<Member name="srcphyaddr" description="Start physical address for storing the voice frame data to be encoded in the DDR. The address must be 128-bit-aligned.&lt;br&gt;The address is written to the corresponding linked list DDR addresses by the software before encoding and is loaded by the AXI bus after encoding starts.&lt;br&gt;Note: This register is provided only for readback during debugging." range="31:0" property="RO"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLICFG1" description="VOIE_LLICFG1 is a linked list member register (DstPhyAddr)." value="0x00000000" startoffset="0x0034">
				<Member name="dstphyaddr" description="The physical address of streams output to the DDR after encoding. The 128-bit address must be aligned.&lt;br&gt;The address is written to the corresponding linked list DDR addresses by the software before encoding and is loaded by the AXI bus after encoding starts.&lt;br&gt;Note: This register is provided only for readback during debugging." range="31:0" property="RO"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLICFG2" description="VOIE_LLICFG2 is a linked list member register (StatePhyAddr)." value="0x00000000" startoffset="0x0038">
				<Member name="statephyaddr" description="The physical address for storing the voice frame data to be encoded in the DDR. The address must be 128-bit aligned. This address must be configured during the G726 encoding and ADPCM encoding. As channel variables are not used during the G711 encoding, this register can be ignored.&lt;br&gt;The address is written to the corresponding linked list DDR addresses by the software before encoding and is loaded by the AXI bus.&lt;br&gt;Note: This register is provided only for readback during debugging." range="31:0" property="RO"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLICFG3" description="VOIE_LLICFG3 is a linked list member register (NextLLiAddr)." value="0x00000000" startoffset="0x003C">
				<Member name="nextlliaddr" description="Memory address of the next channel linked list. The address must be 128-bit aligned.&lt;br&gt;If the current channel is the last channel of this frame, set the next linked list address to 0x00000000; otherwise, the next linked list address cannot be set to 0.&lt;br&gt;The address is written to the corresponding linked list DDR addresses by the software before encoding and is loaded by the AXI bus after encoding starts.&lt;br&gt;Note: This register is provided only for readback during debugging." range="31:0" property="RO"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLICFG4" description="VOIE_LLICFG4 is a linked list member register (StCtrl, encoding control)." value="0x00000081" startoffset="0x0040">
				<Member name="samplesperframe" description="Number of audio sampling points in the current voice frame. The values range is 80–2880 and the value must an integral multiple of 80.&lt;br&gt;The address is written to the corresponding linked list DDR addresses by the software before encoding and is loaded by the AXI bus after encoding starts.&lt;br&gt;Note: This register is provided only for readback during debugging." range="31:16" property="RO"/>
				<Member name="codec" description="Encoding type configuration.&lt;br&gt;0x01: G711 Alaw&lt;br&gt;0x02: G711 Ulaw&lt;br&gt;0x03: ADPCM_DIV4&lt;br&gt;0x04: G726_16 kbps&lt;br&gt;0x05: G726_24 kbps&lt;br&gt;0x06: G726_32 kbps&lt;br&gt;0x07: G726_40 kbps&lt;br&gt;0x24: MEDIA_G726_16 kbps&lt;br&gt;0x25: MEDIA_G726_24 kbps&lt;br&gt;0x26: MEDIA_G726_32 kbps&lt;br&gt;0x27: MEDIA_G726_40 kbps&lt;br&gt;0x43: ADPCM_ORG_DIV4&lt;br&gt;Other values: invalid configuration. If the VOIE receives other configurations, a configuration error interrupt is reported.&lt;br&gt;The address is written to the corresponding linked list DDR addresses by the software before encoding and is loaded by the AXI bus after encoding starts.&lt;br&gt;Note: This register is provided only for readback during debugging." range="15:8" property="RO"/>
				<Member name="hisi_head" description="Output stream HiSilicon frame header enable.&lt;br&gt;0: exclude HiSilicon frame header&lt;br&gt;1: include HiSilicon frame header&lt;br&gt;This bit is set to 0x1 by default.&lt;br&gt;The address is written to the corresponding linked list DDR addresses by the software before encoding and is loaded by the AXI bus after encoding starts.&lt;br&gt;Note: This register is provided only for readback during debugging." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:0" property="RO"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE0" description="VOIE_LLISTATE0 is G726 encoding channel variable register 0." value="0x00000000" startoffset="0x0050">
				<Member name="a1" description="G726 encoding channel variable. Two-tap pole predictor coefficient 1." range="31:16" property="RO"/>
				<Member name="a2" description="G726 encoding channel variable. Two-tap pole predictor coefficient 2." range="15:0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE1" description="VOIE_LLISTATE1 is G726 encoding channel variable register 1." value="0x00000000" startoffset="0x0054">
				<Member name="ap" description="G726 encoding channel variable. Delay speed control." range="31:22" property="RO"/>
				<Member name="reserved" description="Reserved." range="21:16" property="RO"/>
				<Member name="pk1" description="G726 encoding channel variable. DQ+SEZ signed bit when the delay is 1." range="15" property="RO"/>
				<Member name="pk2" description="G726 encoding channel variable. DQ+SEZ signed bit when the delay is 2." range="14" property="RO"/>
				<Member name="reserved" description="Reserved." range="13:1" property="RO"/>
				<Member name="td" description="G726 encoding channel variable. Single audio detection signal." range="0" property="RO"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE2" description="VOIE_LLISTATE2 is G726 encoding channel variable register 2." value="0x00000000" startoffset="0x0058">
				<Member name="b1" description="G726 encoding channel variable. Six-tap pole predictor coefficient 1." range="31:16" property="RO"/>
				<Member name="b2" description="G726 encoding channel variable. Six-tap pole predictor coefficient 2." range="15:0" property="RO"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE3" description="VOIE_LLISTATE3 is G726 encoding channel variable register 3." value="0x00000000" startoffset="0x005C">
				<Member name="b3" description="G726 encoding channel variable. Six-tap pole predictor coefficient 3." range="31:16" property="RO"/>
				<Member name="b4" description="G726 encoding channel variable. Six-tap pole predictor coefficient 4." range="15:0" property="RO"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE4" description="VOIE_LLISTATE4 is G726 encoding channel variable register 4." value="0x00000000" startoffset="0x0060">
				<Member name="b5" description="G726 encoding channel variable. Six-tap pole predictor coefficient 5." range="31:16" property="RO"/>
				<Member name="b6" description="G726 encoding channel variable. Six-tap pole predictor coefficient 6." range="15:0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE5" description="VOIE_LLISTATE5 is G726 encoding channel variable register 5." value="0x00000000" startoffset="0x0064">
				<Member name="dml" description="G726 encoding channel variable. F &lt;ul&gt;&lt;li&gt; long-term average value of the delay.&lt;/li&gt;&lt;/ul&gt;" range="31:18" property="RO"/>
				<Member name="reserved" description="Reserved." range="17:16" property="RO"/>
				<Member name="dms" description="G726 encoding channel variable. F &lt;ul&gt;&lt;li&gt; short-term average value of the delay.&lt;/li&gt;&lt;/ul&gt;" range="15:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="RO"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE6" description="VOIE_LLISTATE6 is G726 encoding channel variable register 6." value="0x04000400" startoffset="0x0068">
				<Member name="dq1" description="G726 encoding channel variable. Quantization difference signal when the delay is 1." range="31:21" property="RO"/>
				<Member name="reserved" description="Reserved." range="20:16" property="RO"/>
				<Member name="dq2" description="G726 encoding channel variable. Quantization difference signal when the delay is 2." range="15:5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE7" description="VOIE_LLISTATE7 is G726 encoding channel variable register 7." value="0x04000400" startoffset="0x006C">
				<Member name="dq3" description="G726 encoding channel variable. Quantization difference signal when the delay is 3." range="31:21" property="RO"/>
				<Member name="reserved" description="Reserved." range="20:16" property="RO"/>
				<Member name="dq4" description="G726 encoding channel variable. Quantization difference signal when the delay is 4." range="15:5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE8" description="VOIE_LLISTATE8 is G726 encoding channel variable register 8." value="0x04000400" startoffset="0x0070">
				<Member name="dq5" description="G726 encoding channel variable. Quantization difference signal when the delay is 5." range="31:21" property="RO"/>
				<Member name="reserved" description="Reserved." range="20:16" property="RO"/>
				<Member name="dq6" description="G726 encoding channel variable. Quantization difference signal when the delay is 6." range="15:5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE9" description="VOIE_LLISTATE9 is G726 encoding channel variable register 9." value="0x04000400" startoffset="0x0074">
				<Member name="sr1" description="G726 encoding channel variable. Reconstruction signal when the delay is 1." range="31:21" property="RO"/>
				<Member name="reserved" description="Reserved." range="20:16" property="RO"/>
				<Member name="sr2" description="G726 encoding channel variable. Reconstruction signal when the delay is 2." range="15:5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE10" description="VOIE_LLISTATE10 is G726 encoding channel variable register 10." value="0x11000220" startoffset="0x0078">
				<Member name="yl" description="G726 encoding channel variable. Low-speed quantization scaling factor." range="31:13" property="RO"/>
				<Member name="yu" description="G726 encoding channel variable. High-speed quantization scaling factor." range="12:0" property="RO"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_STATE_CHK0" description="VOIE_STATE_CHK0 is a G726 channel variable check register." value="0x21001220" startoffset="0x007C">
				<Member name="g726_check" description="G726 channel variable check result." range="31:0" property="RO"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_LLISTATE11" description="VOIE_LLISTATE11 is ADPCM encoding channel variable register 11." value="0x00000000" startoffset="0x0080">
				<Member name="valprev" description="ADPCM encoding channel variable, indicating the reconstruction value of the previous audio point." range="31:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:8" property="RO"/>
				<Member name="index" description="ADPCM encoding channel variable, indicating the index value of the quantization table." range="7:0" property="RO"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="VOIE_STATE_CHK1" description="VOIE_STATE_CHK1 is an ADPCM channel variable check register." value="0x00000000" startoffset="0x0084">
				<Member name="adpcm_check" description="ADPCM channel variable check result." range="31:0" property="RO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="AIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20650000"/>
			<RegisterGroup name="AIO_INT_ENA" description="AIO_INT_ENA is an AIO global interrupt enable register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reversed." range="31:18" property="RO"/>
				<Member name="aop1_int_ena" description="AOP1 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="aop0_int_ena" description="AOP0 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reversed." range="15:1" property="RO"/>
				<Member name="aip_int_ena" description="AIP interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="AIO_INT_STATUS" description="AIO_INT_STATUS is an AIO global interrupt status register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reversed." range="31:18" property="RO"/>
				<Member name="aop1_int_status" description="AOP1 interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="RO"/>
				<Member name="aop0_int_status" description="AOP0 interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" property="RO"/>
				<Member name="reserved" description="Reversed." range="15:1" property="RO"/>
				<Member name="aip_int_status" description="AIP interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="AIO_INT_RAW" description="AIO_INT_RAW is a raw AIO global interrupt register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reversed." range="31:18" property="RO"/>
				<Member name="aop1_int_raw" description="Raw AOP1 interrupt status.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="17" property="RO"/>
				<Member name="aop0_int_raw" description="Raw AOP0 interrupt status.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="16" property="RO"/>
				<Member name="reserved" description="Reversed." range="15:1" property="RO"/>
				<Member name="aip_int_raw" description="Raw AIP interrupt status.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_INF_ATTRI" description="AIP_INF_ATTRI is an AIP attribute configuration register." value="0x00001000" startoffset="0x1000">
				<Member name="reserved" description="Reserved. This bit must be set to 0x1." range="31:12" property="RW"/>
				<Member name="aip_samp_precision" description="Sampling accuracy of data received over the AIP.&lt;br&gt;00: 8 bits&lt;br&gt;01: 16 bits&lt;br&gt;10: 24 bits&lt;br&gt;11: 32 bits&lt;br&gt;If multi-channel RX is enabled, only the 8-/16-bit sampling accuracy is supported.&lt;br&gt;If multi-channel RX is not enabled, the 8-/16-/24-/32-bit sampling accuracy is supported in I2S mode. The 8-/16-bit sampling accuracy is supported in PCM standard or customized mode." range="11:10" property="RW"/>
				<Member name="reserved" description="Reversed." range="9:8" property="RO"/>
				<Member name="aip_clk_edge_sel" description="AIP data sampling edge select.&lt;br&gt;0: Data is sampled at the rising edge of the clock.&lt;br&gt;1: Data is sampled at the falling edge of the clock." range="7" property="RW"/>
				<Member name="aip_timedivision_sel" description="AIP multi-channel RX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="aip_routes_sel" description="Number of channels in AIP multi-channel RX mode.&lt;br&gt;00: 2 channels&lt;br&gt;01: 4 channels&lt;br&gt;10: 8 channels&lt;br&gt;11: 16 channels" range="5:4" property="RW"/>
				<Member name="reserved" description="Reversed." range="3:2" property="RO"/>
				<Member name="aip_mode" description="AIP mode select.&lt;br&gt;00: I2S mode&lt;br&gt;01: PCM standard mode&lt;br&gt;10: PCM customized mode&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x1000"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_CTRL" description="AIP_CTRL is an AIP control register." value="0x00003210" startoffset="0x1004">
				<Member name="reserved" description="Reserved. This bit must be set to 0x0." range="31:15" property="RW"/>
				<Member name="aip_shift8_en" description="AIP data shifting storage enable. (This bit is valid only if the sampling accuracy of the received data is 8 bits.)&lt;br&gt;0: disabled. Data is stored to the memory in 8-bit format.&lt;br&gt;1: enabled. Data is stored to the memory in 16-bit format. Each received sampling data segment is shifted 8 bits left. The lower 8 bits are filled with 0." range="14" property="RW"/>
				<Member name="reserved" description="Reserved. This field must be set to 0x3210." range="13:0" property="RW"/>
				<Register offset="0x1004"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_BUF_SADDR" description="AIP_BUF_SADDR is an AIP cyclic buffer start address register." value="0x00000000" startoffset="0x1008">
				<Member name="aip_buf_saddr" description="AIP cyclic buffer start address.&lt;br&gt;&lt;br&gt;This field must be an integral multiple of 128." range="31:0" property="RW"/>
				<Register offset="0x1008"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_BUF_SIZE" description="AIP_BUF_SIZE is an AIP cyclic buffer size register." value="0x00000200" startoffset="0x100C">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aip_buf_size" description="Size of the AIP cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;This field must be an integral multiple of 128." range="23:0" property="RW"/>
				<Register offset="0x100C"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_BUF_WPTR" description="AIP_BUF_WPTR is an AIP cyclic buffer write address register." value="0x00000000" startoffset="0x1010">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aip_buf_wptr" description="Write address of the AIP cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;The write address is the offset address of the AIP cyclic buffer start address.&lt;br&gt;This field must be an integral multiple of 128." range="23:0" property="RW"/>
				<Register offset="0x1010"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_BUF_RPTR" description="AIP_BUF_RPTR is an AIP cyclic buffer read address register." value="0x00000000" startoffset="0x1014">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aip_buf_rptr" description="Read address of the AIP cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;The read address is the offset address of the AIP cyclic buffer start address.&lt;br&gt;This field must be an integral multiple of 16." range="23:0" property="RW"/>
				<Register offset="0x1014"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_BUF_AFULL_TH" description="AIP_BUF_AFULL_TH is an AIP cyclic buffer almost full threshold register." value="0x00000000" startoffset="0x1018">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aip_buf_afull_th" description="Almost full threshold of the AIP cyclic buffer, in byte.&lt;br&gt;If the available space of the AIP cyclic buffer is smaller than the threshold, an AIP cyclic buffer almost full interrupt is generated.&lt;br&gt;&lt;br&gt;If the aip_buf_afull_int interrupt is used, the threshold must be an integral multiple of 16 and greater than or equal to 0xA0." range="23:0" property="RW"/>
				<Register offset="0x1018"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_TRANS_SIZE" description="AIP_TRANS_SIZE is an AIP data transfer length register." value="0x00000000" startoffset="0x101C">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aip_trans_size" description="AIP data transfer length.&lt;br&gt;An aip_trans_int interrupt is generated when the AIP has received audio data whose length is aip_trans_size (in byte).&lt;br&gt;&lt;br&gt;If the aip_trans_int interrupt is used, this field must be set to a value greater than or equal to 128." range="23:0" property="RW"/>
				<Register offset="0x101C"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_INT_ENA" description="AIP_INT_ENA is an AIP interrupt enable register." value="0x00000000" startoffset="0x1020">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aip_stop_int_en" description="AIP stop interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="aip_fifo_full_int_en" description="AIP FIFO full interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="aip_buf_afull_int_en" description="AIP cyclic buffer almost full interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="aip_buf_full_int_en" description="AIP cyclic buffer full interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aip_trans_int_en" description="AIP transfer completion interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1020"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_INT_RAW" description="AIP_INT_RAW is a raw AIP interrupt register." value="0x00000000" startoffset="0x1024">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aip_stop_int_raw" description="Raw AIP stop interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="4" property="RO"/>
				<Member name="aip_fifo_full_int_raw" description="Raw AIP FIFO full interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="3" property="RO"/>
				<Member name="aip_buf_afull_int_raw" description="Raw AIP cyclic buffer almost full interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="2" property="RO"/>
				<Member name="aip_buf_full_int_raw" description="Raw AIP cyclic buffer full interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="1" property="RO"/>
				<Member name="aip_trans_int_raw" description="Raw AIP transfer completion interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="0" property="RO"/>
				<Register offset="0x1024"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_INT_STATUS" description="AIP_INT_STATUS is an AIP interrupt status register." value="0x00000000" startoffset="0x1028">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aip_stop_int_status" description="AIP stop interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="aip_fifo_full_int_status" description="AIP FIFO full interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="aip_buf_afull_int_status" description="AIP cyclic buffer almost full interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="aip_buf_full_int_status" description="AIP cyclic buffer full interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="aip_trans_int_status" description="AIP transfer completion interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x1028"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_INT_CLR" description="AIP_INT_CLR is an AIP interrupt clear register. The value 0 is returned when the register isread, and the value 0 has no meaning." value="0x00000000" startoffset="0x102C">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aip_stop_int_clr" description="AIP stop interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" property="RW"/>
				<Member name="aip_fifo_full_int_clr" description="AIP FIFO full interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="RW"/>
				<Member name="aip_buf_afull_int_clr" description="AIP cyclic buffer almost full interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="RW"/>
				<Member name="aip_buf_full_int_clr" description="AIP cyclic buffer full interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="RW"/>
				<Member name="aip_trans_int_clr" description="AIP transfer completion interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="RW"/>
				<Register offset="0x102C"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_BUF_WPTR_TMP" description="AIP_BUF_WPTR_TMP is an AIP cyclic buffer write address lock register." value="0x00000000" startoffset="0x1030">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aip_buf_wptr_tmp" description="When an AIP transfer completion interrupt is generated, the value of aip_buf_wptr is stored to aip_buf_wptr_tmp until the next AIP transfer completion interrupt is generated." range="23:0" property="RO"/>
				<Register offset="0x1030"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_BUF_RPTR_TMP" description="AIP_BUF_RPTR_TMP is an AIP cyclic buffer read address lock register." value="0x00000000" startoffset="0x1034">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aip_buf_rptr_tmp" description="When an AIP transfer completion interrupt is generated, the value of aip_buf_rptr is stored to aip_buf_rptr_tmp until the next AIP transfer completion interrupt is generated." range="23:0" property="RO"/>
				<Register offset="0x1034"/>
			</RegisterGroup>
			<RegisterGroup name="AIP_STOP" description="AIP_STOP is an AIP enable/disable control register." value="0x00000002" startoffset="0x1038">
				<Member name="reserved" description="Reversed." range="31:2" property="RO"/>
				<Member name="aip_stop_done" description="AIP data receive completion status.&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="1" property="RO"/>
				<Member name="aip_enable" description="AIP data receive enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1038"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_INF_ATTRI" description="AOP0_INF_ATTRI is an AOP0 attribute configuration register." value="0x00000000" startoffset="0x2000">
				<Member name="reserved" description="Reversed." range="31:12" property="RO"/>
				<Member name="aop0_samp_precision" description="Sampling accuracy of data transmitted over AOP0.&lt;br&gt;00: 8 bits&lt;br&gt;01: 16 bits&lt;br&gt;10: 24 bits&lt;br&gt;11: 32 bits&lt;br&gt;If multi-channel TX is enabled, only the 8-/16-bit sampling accuracy is supported.&lt;br&gt;If multi-channel TX is not enabled, the 8-/16-/24-/32-bit sampling accuracy is supported in I2S mode. The 8-/16-bit sampling accuracy is supported in PCM standard or customized mode." range="11:10" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0x0." range="9:8" property="RW"/>
				<Member name="aop0_clk_edge_sel" description="Clock polarity select for data transmitted over AOP0.&lt;br&gt;0: The transmitted data is valid on the rising edge of the clock.&lt;br&gt;1: The transmitted data is valid on the falling edge of the clock." range="7" property="RW"/>
				<Member name="aop0_timedivision_sel" description="AOP0 multi-channel TX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="aop0_routes_sel" description="Number of channels in AOP0 multi-channel TX mode.&lt;br&gt;00: 2 channels&lt;br&gt;01: 4 channels&lt;br&gt;10: 8 channels&lt;br&gt;11: 16 channels" range="5:4" property="RW"/>
				<Member name="reserved" description="Reversed." range="3:2" property="RO"/>
				<Member name="aop0_mode" description="AOP0 mode select.&lt;br&gt;00: I2S mode&lt;br&gt;01: PCM standard mode&lt;br&gt;10: PCM customized mode&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x2000"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_CTRL" description="AOP0_CTRL is an AOP0 control register." value="0x00000000" startoffset="0x2004">
				<Member name="reserved" description="Reserved. This bit must be set to 0x0." range="31:16" property="RW"/>
				<Member name="aop0_mute" description="Mute enable for AOP0 transmission.&lt;br&gt;0: unmuted&lt;br&gt;1: mute" range="15" property="RW"/>
				<Member name="reserved" description="Reversed." range="14:0" property="RO"/>
				<Register offset="0x2004"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_BUF_SADDR" description="AOP0_BUF_SADDR is an AOP0 cyclic buffer start address register." value="0x00000000" startoffset="0x2008">
				<Member name="aop0_buf_saddr" description="AOP0 cyclic buffer start address.&lt;br&gt;&lt;br&gt;This field must be an integral multiple of 128." range="31:0" property="RW"/>
				<Register offset="0x2008"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_BUF_SIZE" description="AOP0_BUF_SIZE is an AOP0 cyclic buffer size register." value="0x00000200" startoffset="0x200C">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop0_buf_size" description="Size of the AOP0 cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;This field must be an integral multiple of 128." range="23:0" property="RW"/>
				<Register offset="0x200C"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_BUF_WPTR" description="AOP0_BUF_WPTR is an AOP0 cyclic buffer write address register." value="0x00000000" startoffset="0x2010">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop0_buf_wptr" description="Write address of the AOP0 cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;The write address is the offset address of the AOP0 cyclic buffer start address.&lt;br&gt;This field must be an integral multiple of 16.&lt;br&gt;Ensure that the available space of the AOP0 cyclic buffer is greater than or equal to 32 bytes." range="23:0" property="RW"/>
				<Register offset="0x2010"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_BUF_RPTR" description="AOP0_BUF_RPTR is an AOP0 cyclic buffer read address register." value="0x00000000" startoffset="0x2014">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop0_buf_rptr" description="Read address of the AOP0 cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;The read address is the offset address of the AOP0 cyclic buffer start address.&lt;br&gt;This field must be an integral multiple of 128." range="23:0" property="RW"/>
				<Register offset="0x2014"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_BUF_AEMPTY_TH" description="AOP0_BUF_AEMPTY_TH is an AOP0 cyclic buffer almost empty threshold register." value="0x00000000" startoffset="0x2018">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop0_buf_aempty_th" description="Almost empty threshold of the AOP0 cyclic buffer, in byte.&lt;br&gt;If the quantity of valid data in the AOP0 cyclic buffer is smaller than the threshold, an AOP0 cyclic buffer almost empty interrupt is generated.&lt;br&gt;&lt;br&gt;If the aop0_buf_aempty_int interrupt is used, the threshold must be an integral multiple of 16 and greater than or equal to 0x80." range="23:0" property="RW"/>
				<Register offset="0x2018"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_TRANS_SIZE" description="AOP0_TRANS_SIZE is an AOP0 data transfer length register." value="0x00000000" startoffset="0x201C">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop0_trans_size" description="AOP0 data transfer length.&lt;br&gt;An aop0_trans_int interrupt is generated when AOP0 has transmitted audio data whose length is aop0_trans_size (in byte).&lt;br&gt;&lt;br&gt;If the aop0_trans_int interrupt is used, this field must be set to a value greater than or equal to 128." range="23:0" property="RW"/>
				<Register offset="0x201C"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_INT_ENA" description="AOP0_INT_ENA is an AOP0 interrupt enable register." value="0x00000000" startoffset="0x2020">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop0_stop_int_en" description="AOP0 stop interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="aop0_fifo_empty_int_en" description="AOP0 FIFO empty interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="aop0_buf_aempty_int_en" description="AOP0 cyclic buffer almost empty interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="aop0_buf_empty_int_en" description="AOP0 cyclic buffer empty interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aop0_trans_int_en" description="AOP0 transfer completion interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x2020"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_INT_RAW" description="AOP0_INT_RAW is a raw AOP0 interrupt register." value="0x00000000" startoffset="0x2024">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop0_stop_int_raw" description="Raw AOP0 stop interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="4" property="RO"/>
				<Member name="aop0_fifo_empty_int_raw" description="Raw AOP0 FIFO empty interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="3" property="RO"/>
				<Member name="aop0_buf_aempty_int_raw" description="Raw AOP0 cyclic buffer almost empty interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="2" property="RO"/>
				<Member name="aop0_buf_empty_int_raw" description="Raw AOP0 cyclic buffer empty interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="1" property="RO"/>
				<Member name="aop0_trans_int_raw" description="Raw AOP0 transfer completion interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="0" property="RO"/>
				<Register offset="0x2024"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_INT_STATUS" description="AOP0_INT_STATUS is an AOP0 interrupt status register." value="0x00000000" startoffset="0x2028">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop0_stop_int_status" description="AOP0 stop interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="aop0_fifo_empty_int_status" description="AOP0 FIFO empty interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="aop0_buf_aempty_int_status" description="AOP0 cyclic buffer almost empty interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="aop0_buf_empty_int_status" description="AOP0 cyclic buffer empty interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="aop0_trans_int_status" description="AOP0 transfer completion interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x2028"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_INT_CLR" description="AOP0_INT_CLR is an AOP0 interrupt clear register. The value 0 is returned when theregister is read, and the value 0 has no meaning." value="0x00000000" startoffset="0x202C">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop0_stop_int_clr" description="AOP0 stop interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" property="RW"/>
				<Member name="aop0_fifo_empty_int_clr" description="AOP0 FIFO empty interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="RW"/>
				<Member name="aop0_buf_aempty_int_clr" description="AOP0 cyclic buffer almost empty interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="RW"/>
				<Member name="aop0_buf_empty_int_clr" description="AOP0 cyclic buffer empty interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="RW"/>
				<Member name="aop0_trans_int_clr" description="AOP0 transfer completion interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="RW"/>
				<Register offset="0x202C"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_BUF_WPTR_TMP" description="AOP0_BUF_WPTR_TMP is an AOP0 cyclic buffer write address lock register." value="0x00000000" startoffset="0x2030">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop0_buf_wptr_tmp" description="When an AOP0 transfer completion interrupt is generated, the value of aop0_buf_wptr is stored to aop0_buf_wptr_tmp until the next AOP0 transfer completion interrupt is generated." range="23:0" property="RO"/>
				<Register offset="0x2030"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_BUF_RPTR_TMP" description="AOP0_BUF_RPTR_TMP is an AOP0 cyclic buffer read address lock register." value="0x00000000" startoffset="0x2034">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop0_buf_rptr_tmp" description="When an AOP0 transfer completion interrupt is generated, the value of aop_buf_rptr is stored to aop0_buf_rptr_tmp until the next AOP0 transfer completion interrupt is generated." range="23:0" property="RO"/>
				<Register offset="0x2034"/>
			</RegisterGroup>
			<RegisterGroup name="AOP0_STOP" description="AOP0_STOP is an AOP0 enable/disable control register." value="0x00000002" startoffset="0x2038">
				<Member name="reserved" description="Reversed." range="31:2" property="RO"/>
				<Member name="aop0_stop_done" description="AOP0 data transmission completion status.&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="1" property="RO"/>
				<Member name="aop0_enable" description="AOP0 data transmission enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x2038"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_INF_ATTRI" description="AOP1_INF_ATTRI is an AOP1 attribute configuration register." value="0x00000000" startoffset="0x2100">
				<Member name="reserved" description="Reversed." range="31:12" property="RO"/>
				<Member name="aop1_samp_precision" description="Sampling accuracy of data transmitted over AOP1.&lt;br&gt;00: 8 bits&lt;br&gt;01: 16 bits&lt;br&gt;10: 24 bits&lt;br&gt;11: 32 bits&lt;br&gt;If multi-channel TX is enabled, only the 8-/16-bit sampling accuracy is supported.&lt;br&gt;If multi-channel TX is not enabled, the 8-/16-/24-/32-bit sampling accuracy is supported in I2S mode. The 8-/16-bit sampling accuracy is supported in PCM standard or customized mode." range="11:10" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0x0." range="9:8" property="RW"/>
				<Member name="aop1_clk_edge_sel" description="Clock polarity select for data transmitted over AOP1.&lt;br&gt;0: The transmitted data is valid on the rising edge of the clock.&lt;br&gt;1: The transmitted data is valid on the falling edge of the clock." range="7" property="RW"/>
				<Member name="aop1_timedivision_sel" description="AOP1 multi-channel TX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="aop1_routes_sel" description="Number of channels in AOP1 multi-channel TX mode.&lt;br&gt;00: 2 channels&lt;br&gt;01: 4 channels&lt;br&gt;10: 8 channels&lt;br&gt;11: 16 channels" range="5:4" property="RW"/>
				<Member name="reserved" description="Reversed." range="3:2" property="RO"/>
				<Member name="aop1_mode" description="AOP1 mode select.&lt;br&gt;00: I2S mode&lt;br&gt;01: PCM standard mode&lt;br&gt;10: PCM customized mode&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x2100"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_CTRL" description="AOP1_CTRL is an AOP1 control register." value="0x00000000" startoffset="0x2104">
				<Member name="reserved" description="Reserved. This bit must be set to 0x0." range="31:16" property="RW"/>
				<Member name="aop1_mute" description="Mute enable for AOP1 transmission.&lt;br&gt;0: unmuted&lt;br&gt;1: mute" range="15" property="RW"/>
				<Member name="reserved" description="Reversed." range="14:0" property="RO"/>
				<Register offset="0x2104"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_BUF_SADDR" description="AOP1_BUF_SADDR is an AOP1 cyclic buffer start address register." value="0x00000000" startoffset="0x2108">
				<Member name="aop1_buf_saddr" description="AOP1 cyclic buffer start address.&lt;br&gt;&lt;br&gt;This field must be an integral multiple of 128." range="31:0" property="RW"/>
				<Register offset="0x2108"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_BUF_SIZE" description="AOP1_BUF_SIZE is an AOP1 cyclic buffer size register." value="0x00000200" startoffset="0x210C">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop1_buf_size" description="Size of the AOP1 cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;This field must be an integral multiple of 128." range="23:0" property="RW"/>
				<Register offset="0x210C"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_BUF_WPTR" description="AOP1_BUF_WPTR is an AOP1 cyclic buffer write address register." value="0x00000000" startoffset="0x2110">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop1_buf_wptr" description="Write address of the AOP1 cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;The write address is the offset address of the AOP1 cyclic buffer start address.&lt;br&gt;This field must be an integral multiple of 16.&lt;br&gt;Ensure that the available space of the AOP1 cyclic buffer is greater than or equal to 32 bytes." range="23:0" property="RW"/>
				<Register offset="0x2110"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_BUF_RPTR" description="AOP1_BUF_RPTR is an AOP1 cyclic buffer read address register." value="0x00000000" startoffset="0x2114">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop1_buf_rptr" description="Read address of the AOP1 cyclic buffer, in byte.&lt;br&gt;&lt;br&gt;The read address is the offset address of the AOP1 cyclic buffer start address.&lt;br&gt;This field must be an integral multiple of 128." range="23:0" property="RW"/>
				<Register offset="0x2114"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_BUF_AEMPTY_TH" description="AOP1_BUF_AEMPTY_TH is an AOP1 cyclic buffer almost empty threshold register." value="0x00000000" startoffset="0x2118">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop1_buf_aempty_th" description="Almost empty threshold of the AOP1 cyclic buffer, in byte.&lt;br&gt;If the quantity of valid data in the AOP1 cyclic buffer is smaller than the threshold, an AOP1 cyclic buffer almost empty interrupt is generated.&lt;br&gt;&lt;br&gt;If the aop1_buf_aempty_int interrupt is used, the threshold must be an integral multiple of 16 and greater than or equal to 0x80." range="23:0" property="RW"/>
				<Register offset="0x2118"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_TRANS_SIZE" description="AOP1_TRANS_SIZE is an AOP1 data transfer length register." value="0x00000000" startoffset="0x211C">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop1_trans_size" description="AOP1 data transfer length.&lt;br&gt;An aop1_trans_int interrupt is generated when AOP1 has transmitted audio data whose length is aop1_trans_size (in byte).&lt;br&gt;&lt;br&gt;If the aop1_trans_int interrupt is used, this field must be set to a value greater than or equal to 128." range="23:0" property="RW"/>
				<Register offset="0x211C"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_INT_ENA" description="AOP1_INT_ENA is an AOP1 interrupt enable register." value="0x00000000" startoffset="0x2120">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop1_stop_int_en" description="AOP1 stop interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="aop1_fifo_empty_int_en" description="AOP1 FIFO empty interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="aop1_buf_aempty_int_en" description="AOP1 cyclic buffer almost empty interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="aop1_buf_empty_int_en" description="AOP1 cyclic buffer empty interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aop1_trans_int_en" description="AOP1 transfer completion interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x2120"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_INT_RAW" description="AOP1_INT_RAW is a raw AOP1 interrupt register." value="0x00000000" startoffset="0x2124">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop1_stop_int_raw" description="Raw AOP1 stop interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="4" property="RO"/>
				<Member name="aop1_fifo_empty_int_raw" description="Raw AOP1 FIFO empty interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="3" property="RO"/>
				<Member name="aop1_buf_aempty_int_raw" description="Raw AOP1 cyclic buffer almost empty interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="2" property="RO"/>
				<Member name="aop1_buf_empty_int_raw" description="Raw AOP1 cyclic buffer empty interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="1" property="RO"/>
				<Member name="aop1_trans_int_raw" description="Raw AOP1 transfer completion interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated." range="0" property="RO"/>
				<Register offset="0x2124"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_INT_STATUS" description="AOP1_INT_STATUS is an AOP1 interrupt status register." value="0x00000000" startoffset="0x2128">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop1_stop_int_status" description="AOP1 stop interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="aop1_fifo_empty_int_status" description="AOP1 FIFO empty interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="aop1_buf_aempty_int_status" description="AOP1 cyclic buffer almost empty interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="aop1_buf_empty_int_status" description="AOP1 cyclic buffer empty interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="aop1_trans_int_status" description="AOP1 transfer completion interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x2128"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_INT_CLR" description="AOP1_INT_CLR is an AOP1 interrupt clear register." value="0x00000000" startoffset="0x212C">
				<Member name="reserved" description="Reversed." range="31:5" property="RO"/>
				<Member name="aop1_stop_int_clr" description="AOP1 stop interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" property="RW"/>
				<Member name="aop1_fifo_empty_int_clr" description="AOP1 FIFO empty interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="RW"/>
				<Member name="aop1_buf_aempty_int_clr" description="AOP1 cyclic buffer almost empty interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="RW"/>
				<Member name="aop1_buf_empty_int_clr" description="AOP1 cyclic buffer empty interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="RW"/>
				<Member name="aop1_trans_int_clr" description="AOP1 transfer completion interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="RW"/>
				<Register offset="0x212C"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_BUF_WPTR_TMP" description="AOP1_BUF_WPTR_TMP is an AOP1 cyclic buffer write address lock register." value="0x00000000" startoffset="0x2130">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop1_buf_wptr_tmp" description="When an AOP1 transfer completion interrupt is generated, the value of aop1_buf_wptr is stored to aop1_buf_wptr_tmp until the next AOP1 transfer completion interrupt is generated." range="23:0" property="RO"/>
				<Register offset="0x2130"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_BUF_RPTR_TMP" description="AOP1_BUF_RPTR_TMP is an AOP1 cyclic buffer read address lock register." value="0x00000000" startoffset="0x2134">
				<Member name="reserved" description="Reversed." range="31:24" property="RO"/>
				<Member name="aop1_buf_rptr_tmp" description="When an AOP1 transfer completion interrupt is generated, the value of aop_buf_rptr is stored to aop1_buf_rptr_tmp until the next AOP1 transfer completion interrupt is generated." range="23:0" property="RO"/>
				<Register offset="0x2134"/>
			</RegisterGroup>
			<RegisterGroup name="AOP1_STOP" description="AOP1_STOP is an AOP1 enable/disable control register." value="0x00000002" startoffset="0x2138">
				<Member name="reserved" description="Reversed." range="31:2" property="RO"/>
				<Member name="aop1_stop_done" description="AOP1 data transmission completion status.&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="1" property="RO"/>
				<Member name="aop1_enable" description="AOP1 data transmission enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x2138"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x201D0000"/>
			<RegisterGroup name="GPIO_DATA" description="GPIO_DATA is a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of the GPIO_DIR is configured as output, the values written tothe GPIO_DATA register are sent to the corresponding pin (note that the pin multiplexingconfiguration must be correct). If the bit is configured as input, the value of the correspondinginput pin is read.&lt;B&gt;CAUTION&lt;/B&gt;If the corresponding bit of GPIO_DIR is configured as input, the pin value is returned after avalid read; if the corresponding bit is configured as output, the written value is returned after avalid read.Through PADDR[9:2], the GPIO_DATA register masks the read and write operations on theregister. The register corresponds to 256 address spaces. PADDR[9:2] corresponds toGPIO_DATA[7:0]. When the corresponding bit is high, it can be read or written. When thecorresponding bit is low, no operations are supported. For example,&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), the operations on all the eight bits ofGPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), only the operation on GPIO_DATA[7] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="Indicates the GPIO input data when the GPIO is configured as input; indicates the GPIO output data when the GPIO is configured as output. Each bit can be controlled separately. The register is used together with GPIO_DIR." range="7:0" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x2"/>
				<Register offset="0x4"/>
				<Register offset="0x6"/>
				<Register offset="0x8"/>
				<Register offset="0xa"/>
				<Register offset="0xc"/>
				<Register offset="0xe"/>
				<Register offset="0x10"/>
				<Register offset="0x12"/>
				<Register offset="0x14"/>
				<Register offset="0x16"/>
				<Register offset="0x18"/>
				<Register offset="0x1a"/>
				<Register offset="0x1c"/>
				<Register offset="0x1e"/>
				<Register offset="0x20"/>
				<Register offset="0x22"/>
				<Register offset="0x24"/>
				<Register offset="0x26"/>
				<Register offset="0x28"/>
				<Register offset="0x2a"/>
				<Register offset="0x2c"/>
				<Register offset="0x2e"/>
				<Register offset="0x30"/>
				<Register offset="0x32"/>
				<Register offset="0x34"/>
				<Register offset="0x36"/>
				<Register offset="0x38"/>
				<Register offset="0x3a"/>
				<Register offset="0x3c"/>
				<Register offset="0x3e"/>
				<Register offset="0x40"/>
				<Register offset="0x42"/>
				<Register offset="0x44"/>
				<Register offset="0x46"/>
				<Register offset="0x48"/>
				<Register offset="0x4a"/>
				<Register offset="0x4c"/>
				<Register offset="0x4e"/>
				<Register offset="0x50"/>
				<Register offset="0x52"/>
				<Register offset="0x54"/>
				<Register offset="0x56"/>
				<Register offset="0x58"/>
				<Register offset="0x5a"/>
				<Register offset="0x5c"/>
				<Register offset="0x5e"/>
				<Register offset="0x60"/>
				<Register offset="0x62"/>
				<Register offset="0x64"/>
				<Register offset="0x66"/>
				<Register offset="0x68"/>
				<Register offset="0x6a"/>
				<Register offset="0x6c"/>
				<Register offset="0x6e"/>
				<Register offset="0x70"/>
				<Register offset="0x72"/>
				<Register offset="0x74"/>
				<Register offset="0x76"/>
				<Register offset="0x78"/>
				<Register offset="0x7a"/>
				<Register offset="0x7c"/>
				<Register offset="0x7e"/>
				<Register offset="0x80"/>
				<Register offset="0x82"/>
				<Register offset="0x84"/>
				<Register offset="0x86"/>
				<Register offset="0x88"/>
				<Register offset="0x8a"/>
				<Register offset="0x8c"/>
				<Register offset="0x8e"/>
				<Register offset="0x90"/>
				<Register offset="0x92"/>
				<Register offset="0x94"/>
				<Register offset="0x96"/>
				<Register offset="0x98"/>
				<Register offset="0x9a"/>
				<Register offset="0x9c"/>
				<Register offset="0x9e"/>
				<Register offset="0xa0"/>
				<Register offset="0xa2"/>
				<Register offset="0xa4"/>
				<Register offset="0xa6"/>
				<Register offset="0xa8"/>
				<Register offset="0xaa"/>
				<Register offset="0xac"/>
				<Register offset="0xae"/>
				<Register offset="0xb0"/>
				<Register offset="0xb2"/>
				<Register offset="0xb4"/>
				<Register offset="0xb6"/>
				<Register offset="0xb8"/>
				<Register offset="0xba"/>
				<Register offset="0xbc"/>
				<Register offset="0xbe"/>
				<Register offset="0xc0"/>
				<Register offset="0xc2"/>
				<Register offset="0xc4"/>
				<Register offset="0xc6"/>
				<Register offset="0xc8"/>
				<Register offset="0xca"/>
				<Register offset="0xcc"/>
				<Register offset="0xce"/>
				<Register offset="0xd0"/>
				<Register offset="0xd2"/>
				<Register offset="0xd4"/>
				<Register offset="0xd6"/>
				<Register offset="0xd8"/>
				<Register offset="0xda"/>
				<Register offset="0xdc"/>
				<Register offset="0xde"/>
				<Register offset="0xe0"/>
				<Register offset="0xe2"/>
				<Register offset="0xe4"/>
				<Register offset="0xe6"/>
				<Register offset="0xe8"/>
				<Register offset="0xea"/>
				<Register offset="0xec"/>
				<Register offset="0xee"/>
				<Register offset="0xf0"/>
				<Register offset="0xf2"/>
				<Register offset="0xf4"/>
				<Register offset="0xf6"/>
				<Register offset="0xf8"/>
				<Register offset="0xfa"/>
				<Register offset="0xfc"/>
				<Register offset="0xfe"/>
				<Register offset="0x100"/>
				<Register offset="0x102"/>
				<Register offset="0x104"/>
				<Register offset="0x106"/>
				<Register offset="0x108"/>
				<Register offset="0x10a"/>
				<Register offset="0x10c"/>
				<Register offset="0x10e"/>
				<Register offset="0x110"/>
				<Register offset="0x112"/>
				<Register offset="0x114"/>
				<Register offset="0x116"/>
				<Register offset="0x118"/>
				<Register offset="0x11a"/>
				<Register offset="0x11c"/>
				<Register offset="0x11e"/>
				<Register offset="0x120"/>
				<Register offset="0x122"/>
				<Register offset="0x124"/>
				<Register offset="0x126"/>
				<Register offset="0x128"/>
				<Register offset="0x12a"/>
				<Register offset="0x12c"/>
				<Register offset="0x12e"/>
				<Register offset="0x130"/>
				<Register offset="0x132"/>
				<Register offset="0x134"/>
				<Register offset="0x136"/>
				<Register offset="0x138"/>
				<Register offset="0x13a"/>
				<Register offset="0x13c"/>
				<Register offset="0x13e"/>
				<Register offset="0x140"/>
				<Register offset="0x142"/>
				<Register offset="0x144"/>
				<Register offset="0x146"/>
				<Register offset="0x148"/>
				<Register offset="0x14a"/>
				<Register offset="0x14c"/>
				<Register offset="0x14e"/>
				<Register offset="0x150"/>
				<Register offset="0x152"/>
				<Register offset="0x154"/>
				<Register offset="0x156"/>
				<Register offset="0x158"/>
				<Register offset="0x15a"/>
				<Register offset="0x15c"/>
				<Register offset="0x15e"/>
				<Register offset="0x160"/>
				<Register offset="0x162"/>
				<Register offset="0x164"/>
				<Register offset="0x166"/>
				<Register offset="0x168"/>
				<Register offset="0x16a"/>
				<Register offset="0x16c"/>
				<Register offset="0x16e"/>
				<Register offset="0x170"/>
				<Register offset="0x172"/>
				<Register offset="0x174"/>
				<Register offset="0x176"/>
				<Register offset="0x178"/>
				<Register offset="0x17a"/>
				<Register offset="0x17c"/>
				<Register offset="0x17e"/>
				<Register offset="0x180"/>
				<Register offset="0x182"/>
				<Register offset="0x184"/>
				<Register offset="0x186"/>
				<Register offset="0x188"/>
				<Register offset="0x18a"/>
				<Register offset="0x18c"/>
				<Register offset="0x18e"/>
				<Register offset="0x190"/>
				<Register offset="0x192"/>
				<Register offset="0x194"/>
				<Register offset="0x196"/>
				<Register offset="0x198"/>
				<Register offset="0x19a"/>
				<Register offset="0x19c"/>
				<Register offset="0x19e"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a2"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a6"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1aa"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1ae"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b2"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b6"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1ba"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1be"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c2"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c6"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1ca"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1ce"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d2"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d6"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1da"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1de"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e2"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e6"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ea"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1ee"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f2"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f6"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fa"/>
				<Register offset="0x1fc"/>
				<Register offset="0x1fe"/>
				<Register offset="0x200"/>
				<Register offset="0x202"/>
				<Register offset="0x204"/>
				<Register offset="0x206"/>
				<Register offset="0x208"/>
				<Register offset="0x20a"/>
				<Register offset="0x20c"/>
				<Register offset="0x20e"/>
				<Register offset="0x210"/>
				<Register offset="0x212"/>
				<Register offset="0x214"/>
				<Register offset="0x216"/>
				<Register offset="0x218"/>
				<Register offset="0x21a"/>
				<Register offset="0x21c"/>
				<Register offset="0x21e"/>
				<Register offset="0x220"/>
				<Register offset="0x222"/>
				<Register offset="0x224"/>
				<Register offset="0x226"/>
				<Register offset="0x228"/>
				<Register offset="0x22a"/>
				<Register offset="0x22c"/>
				<Register offset="0x22e"/>
				<Register offset="0x230"/>
				<Register offset="0x232"/>
				<Register offset="0x234"/>
				<Register offset="0x236"/>
				<Register offset="0x238"/>
				<Register offset="0x23a"/>
				<Register offset="0x23c"/>
				<Register offset="0x23e"/>
				<Register offset="0x240"/>
				<Register offset="0x242"/>
				<Register offset="0x244"/>
				<Register offset="0x246"/>
				<Register offset="0x248"/>
				<Register offset="0x24a"/>
				<Register offset="0x24c"/>
				<Register offset="0x24e"/>
				<Register offset="0x250"/>
				<Register offset="0x252"/>
				<Register offset="0x254"/>
				<Register offset="0x256"/>
				<Register offset="0x258"/>
				<Register offset="0x25a"/>
				<Register offset="0x25c"/>
				<Register offset="0x25e"/>
				<Register offset="0x260"/>
				<Register offset="0x262"/>
				<Register offset="0x264"/>
				<Register offset="0x266"/>
				<Register offset="0x268"/>
				<Register offset="0x26a"/>
				<Register offset="0x26c"/>
				<Register offset="0x26e"/>
				<Register offset="0x270"/>
				<Register offset="0x272"/>
				<Register offset="0x274"/>
				<Register offset="0x276"/>
				<Register offset="0x278"/>
				<Register offset="0x27a"/>
				<Register offset="0x27c"/>
				<Register offset="0x27e"/>
				<Register offset="0x280"/>
				<Register offset="0x282"/>
				<Register offset="0x284"/>
				<Register offset="0x286"/>
				<Register offset="0x288"/>
				<Register offset="0x28a"/>
				<Register offset="0x28c"/>
				<Register offset="0x28e"/>
				<Register offset="0x290"/>
				<Register offset="0x292"/>
				<Register offset="0x294"/>
				<Register offset="0x296"/>
				<Register offset="0x298"/>
				<Register offset="0x29a"/>
				<Register offset="0x29c"/>
				<Register offset="0x29e"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a2"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a6"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2aa"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2ae"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b2"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b6"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2ba"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2be"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c2"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c6"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2ca"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2ce"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d2"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d6"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2da"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2de"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e2"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e6"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ea"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2ee"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f2"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f6"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fa"/>
				<Register offset="0x2fc"/>
				<Register offset="0x2fe"/>
				<Register offset="0x300"/>
				<Register offset="0x302"/>
				<Register offset="0x304"/>
				<Register offset="0x306"/>
				<Register offset="0x308"/>
				<Register offset="0x30a"/>
				<Register offset="0x30c"/>
				<Register offset="0x30e"/>
				<Register offset="0x310"/>
				<Register offset="0x312"/>
				<Register offset="0x314"/>
				<Register offset="0x316"/>
				<Register offset="0x318"/>
				<Register offset="0x31a"/>
				<Register offset="0x31c"/>
				<Register offset="0x31e"/>
				<Register offset="0x320"/>
				<Register offset="0x322"/>
				<Register offset="0x324"/>
				<Register offset="0x326"/>
				<Register offset="0x328"/>
				<Register offset="0x32a"/>
				<Register offset="0x32c"/>
				<Register offset="0x32e"/>
				<Register offset="0x330"/>
				<Register offset="0x332"/>
				<Register offset="0x334"/>
				<Register offset="0x336"/>
				<Register offset="0x338"/>
				<Register offset="0x33a"/>
				<Register offset="0x33c"/>
				<Register offset="0x33e"/>
				<Register offset="0x340"/>
				<Register offset="0x342"/>
				<Register offset="0x344"/>
				<Register offset="0x346"/>
				<Register offset="0x348"/>
				<Register offset="0x34a"/>
				<Register offset="0x34c"/>
				<Register offset="0x34e"/>
				<Register offset="0x350"/>
				<Register offset="0x352"/>
				<Register offset="0x354"/>
				<Register offset="0x356"/>
				<Register offset="0x358"/>
				<Register offset="0x35a"/>
				<Register offset="0x35c"/>
				<Register offset="0x35e"/>
				<Register offset="0x360"/>
				<Register offset="0x362"/>
				<Register offset="0x364"/>
				<Register offset="0x366"/>
				<Register offset="0x368"/>
				<Register offset="0x36a"/>
				<Register offset="0x36c"/>
				<Register offset="0x36e"/>
				<Register offset="0x370"/>
				<Register offset="0x372"/>
				<Register offset="0x374"/>
				<Register offset="0x376"/>
				<Register offset="0x378"/>
				<Register offset="0x37a"/>
				<Register offset="0x37c"/>
				<Register offset="0x37e"/>
				<Register offset="0x380"/>
				<Register offset="0x382"/>
				<Register offset="0x384"/>
				<Register offset="0x386"/>
				<Register offset="0x388"/>
				<Register offset="0x38a"/>
				<Register offset="0x38c"/>
				<Register offset="0x38e"/>
				<Register offset="0x390"/>
				<Register offset="0x392"/>
				<Register offset="0x394"/>
				<Register offset="0x396"/>
				<Register offset="0x398"/>
				<Register offset="0x39a"/>
				<Register offset="0x39c"/>
				<Register offset="0x39e"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a2"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a6"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3aa"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3ae"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b2"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b6"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3ba"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3be"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c2"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c6"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3ca"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3ce"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d2"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d6"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3da"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3de"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e2"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e6"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ea"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3ee"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f2"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f6"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fa"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="GPIO_DIR is a GPIO direction control register. It is used to configure the direction of eachGPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control register. Bit[7:0] correspond to GPIO_DATA [7:0] respectively. Each bit can be controlled separately.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="GPIO_IS is a GPIO interrupt trigger register. It is used to configure the interrupt trigger mode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger control register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="GPIO_IBE is a GPIO interrupt dual-edge trigger register. It is used to configure the edgetrigger mode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control register. Bit[7:0] correspond to GPIO_DATA [7:0] respectively. Each bit is controlled independently.&lt;br&gt;0: single-edge-sensitive mode. The GPIO_IEV register controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="GPIO_IEV is a GPIO interrupt event register. It is used to configure the interrupt trigger eventof each GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt trigger event register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: falling-edge-sensitive mode or low-level-sensitive mode&lt;br&gt;1: rising-edge-sensitive mode or high-level-sensitive mode." range="7:0" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="GPIO_IE is a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="GPIO_RIS is a GPIO raw interrupt status register. It is used to query the raw interrupt statusof each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status register. Bit[7:0] correspond to GPIO_DATA [7:0], indicating the unmasked interrupt status. The status cannot be masked and controlled by the GPIO_IE register.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt occurs." range="7:0" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="GPIO_MIS is a GPIO masked interrupt status register. It is used to query the masked interruptstatus of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status register. Bit[7:0] correspond to GPIO_DATA [7:0], indicating the masked interrupt status. The status is controlled by the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="GPIO_IC is a GPIO interrupt clear register. It is used to clear the interrupts generated byGPIO pins and clear the GPIO_RIS and GPIO_MIS registers." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="7:0" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x200D0000"/>
			<RegisterGroup name="I2C_CTRL" description="I2C_CTRL is an I2C control register. It is used to enable the I2C module and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="i2c_en" description="I2C enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="7" property="RW"/>
				<Member name="int_start_mask" description="Master start condition transmit end interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="6" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition transmit end interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="5" property="RW"/>
				<Member name="int_tx_mask" description="Master transmit interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="4" property="RW"/>
				<Member name="int_rx_mask" description="Master receive interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="3" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="2" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="1" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer done interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="I2C_COM is an I2C command register. It is used to configure the commands for the I2Cmodule.&lt;B&gt;CAUTION&lt;/B&gt;During or before the configuration of system initialization, the corresponding interrupts mustbe cleared. I2C_COM bit[3:0] are automatically cleared after the initialization.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="op_ack" description="Indicates whether to send an ACK when the master serves as the receiver.&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" property="RW"/>
				<Member name="op_start" description="Start condition operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="3" property="RW"/>
				<Member name="op_rd" description="Read operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="2" property="RW"/>
				<Member name="op_we" description="Write operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="1" property="RW"/>
				<Member name="op_stop" description="Stop condition operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="I2C_ICR is an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C module automatically clears certain bits ofI2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="clr_int_start" description="Master start condition transmit end interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition transmit end interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" property="WC"/>
				<Member name="clr_int_tx" description="Master transmit interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" property="WC"/>
				<Member name="clr_int_rx" description="Master receive interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="I2C_SR is an I2C status register. It is used to read the operating status of the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates an I2C bus arbitration failure. When I2C_SR bit[1] is valid, thecurrent operation fails. Before clearing I2C_SR bit[1], you need to clear other interrupts andclear I2C_COM or write a new command to I2C_COM in sequence.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="bus_busy" description="Bus busy.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="7" property="RO"/>
				<Member name="int_start" description="Master start condition transmit end interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="int_stop" description="Master stop condition transmit end interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="int_tx" description="Master transmit interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="int_rx" description="Master receive interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="int_done" description="Bus transfer done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="I2C_SCL_H is an I2C SCL high-level cycle number register. It is used to configure thenumber of SCL high-level cycles of the working I2C module.&lt;B&gt;CAUTION&lt;/B&gt;During or before the configuration of system initialization, you must set I2C_CTRL bit[7] to0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="scl_h" description="Number of SLC high-level cycles &lt;br&gt;The actual value is as follows: Number of SCL high-level cycles x 2 – 1." range="15:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="I2C_SCL_L is an I2C SCL low-level cycle number register. It is used to configure the numberof SCL low-level cycles when the I2C module works.&lt;B&gt;CAUTION&lt;/B&gt;During or before the configuration of system initialization, you must set I2C_CTRL bit[7] to0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="scl_l" description="Number of SLC low-level cycles x 2." range="15:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="I2C_TXR is an I2C transmit data register. It is used to enable the I2C module to transmit data.&lt;B&gt;CAUTION&lt;/B&gt;When data is transmitted completely, the I2C module does not modify I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="i2c_txr" description="Data is transmitted by the master" range="7:0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="I2C_RXR is an I2C receive data register. It is used to enable the master to receive the datafrom the slave.&lt;B&gt;CAUTION&lt;/B&gt;When I2C_SR bit[3] is 1, the I2C_RXR data is valid. The data is remained until the next startoperation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="i2c_rxr" description="Data is received by the master." range="7:0" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20070000"/>
			<RegisterGroup name="IR_EN" description="IR_EN is an IR receive enable control register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring other registers, you must set IR_EN[ir_en] to 1 by using software. WhenIR_EN[ir_en] is 0, other registers are read-only and the read values are their reset values.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_en" description="IR receive module enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled." range="0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" description="IR_CFG is an IR configuration register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring this register, you must set IR_BUSYafter configuration.The reference clock frequency supported by the IR module ranges from 1 MHz to 128 MHz.The relationship between the frequency and the clock frequency divider ir_freq is as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When the reference clock frequency is 1 MHz, ir_freq must be set to 0x00.&lt;/li&gt;&lt;li&gt;If the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.When the frequency of the IR reference clock is not an integer ranging from 1 MHz to 128MHz, the clock frequency divider is rounded off. For example, if the reference clockfrequency is 12.1 MHz, the clock frequency divider is 0x0B; if the reference clock frequencyis 12.8 MHz, the clock frequency divider is 0x0C.The relationship between the frequency offset and the count deviation is as follows: If thebase frequency is f and the frequency variation is Df, the frequency offset ratio is Df/f. If thecount deviation of the counter is Dcnt, and the judge level width is s (in μs), the countdeviation Dcnt is calculated as follows: Dcnt = |0.1 x s x ratio|Therefore, when the clock hasfrequency offset, the valid range of the parameter value needs to be changed. If the frequencyincreases, the corresponding margin range is changed to [min + Dcnt, max + Dcnt]. Where,min and max indicate the margins without frequency offset. If the frequency decreases, theoffset range is changed to [min – Dcnt, max – Dcnt]. Take the margin of the start bit in thelead code as an example. If the base frequency is 100 MHz, and the frequency increases by0.1 MHz, then the ratio is 0.001 (0.1/100). Assume that s is 9000 μs. Dcnt is calculated asfollows: Dcnt = |0.1 x 9,000 x 0.001| = 1. In this case, the margin range of ir_leads must bechanged to [0x033D, 0x3CD].Register Name&lt;/li&gt;&lt;/ul&gt;" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="Invalid when IR_CFG[ir_mode] is 0.&lt;br&gt;Indicates the maximum level width (in 10 ?s) of a symbol whenIR_CFG[ir_mode] is 1. This width indicates the end of a symbol stream." range="31:16" value="0x3E80" property="RW"/>
				<Member name="ir_format" description="Indicates the data code format when IR_CFG[ir_mode] is 0.&lt;br&gt;00: NEC with simple repeat code&lt;br&gt;01: TC9012 code&lt;br&gt;10: NEC with full repeat code&lt;br&gt;11: SONY code&lt;br&gt;For details about the relationship between code types and code formats, see Table 13-5 to Table 13-7.&lt;br&gt;Indicates the symbol format when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15]: reserved&lt;br&gt;The definitions of bit[14] are as follows:&lt;br&gt;0: The symbol is from low to high, and the symbol stream ends at the high level.&lt;br&gt;1: The symbol is from high to low, and the symbol stream ends at the low level." range="15:14" value="0x0" property="RW"/>
				<Member name="ir_bits" description="Indicates the number of data bits in a frame when IR_CFG[ir_mode] is 0.&lt;br&gt;0x00–0x2F: 1–48 data bits in a frame&lt;br&gt;0x30–0x3F: reserved&lt;br&gt;If ir_bits is set to a value ranging from 0x30 to 0x3F by using software, the setting has no effect and the original value is retained.&lt;br&gt;Indicates the symbol receive interrupt threshold when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[13]: reserved&lt;br&gt;bit[12:8]: 0x0–0x1F. 0x0 indicates that an interrupt is reported when there is at least one symbol in the FIFO; 0x1F indicates that an interrupt is reported when there are at least 32 symbols in the FIFO, and so on." range="13:8" value="0x1F" property="RW"/>
				<Member name="ir_mode" description="IR operating mode.&lt;br&gt;0: The decoded complete data frames are output.&lt;br&gt;1: Only the symbol width is output." range="7" value="0x0" property="RW"/>
				<Member name="ir_freq" description="Frequency divider of the working clock.&lt;br&gt;0x00–0x7F: correspond to the working clock divider 1–128 respectively." range="6:0" value="0x0B" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" description="IR_LEADS is a lead code start bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.The margin must be considered based on the typical value of the specific code type foraccurately judging the start bit of the lead code. For details about the typical values ofspecified code types, see the values of LEAD_S in Table 13-5 to Table 13-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. Take the D6121 code as an example.If the typical value of LEAD_S is 900, the values of cnt_leads_min and cnt_leads_maxare calculated as follows:&lt;/li&gt;cnt_leads_min = 900 x 92% = 828 = 0x33C cnt_leads_max = 900 x 108% = 972 =0x3CC&lt;li&gt;For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. Take the SONY-D7C5 as an example.If the typical value of LEAD_S is 240, the values of cnt_leads_min and cnt_leads_maxare calculated as follows:cnt_leads_min = 240 x 80% = 192 = 0xC0 cnt_leads_max = 240 x 120% = 288 = 0x120The basic configuration principle is as follows: cnt_leads_max is greater than or equal tocnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.Total Reset Value0x033C_03CC&lt;/li&gt;&lt;/ul&gt;" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the start bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="25:16" value="0x33C" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the start bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="9:0" value="0x3CC" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" description="IR_LEADE is a lead code end bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat code, the margins of cnt_sleade and cnt_leade cannot beoverlapped. Otherwise, when the actual count value is within the overlapped range, thesimple lead code cannot be identified. As a result, a frame format error occurs.The margin must be considered based on the typical value of the specific code type foraccurately judging the end bit of the lead code. The margin is about 8% of the type value. Fordetails about the typical values of specific code types, see the values of LEAD_E in Table13-5 to Table 13-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical values is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. Take the D6121 code as an example.If the typical value of LEAD_E is 450, the values of cnt_leade_min and cnt_leade_maxare calculated as follows:&lt;/li&gt;cnt_leade_min = 450 x 92% = 414 = 0x19E cnt_leade_max = 450 x 108% = 486 =0x1E6For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. Take the SONY-D7C5 code as anexample. If the typical value of LEAD_E is 60, the values of cnt_leade_min andcnt_leade_max are calculated as follows:cnt_leade_min = 60 x 80% = 48 = 0x030 cnt_leade_max = 60 x 120% = 72 = 0x048The basic configuration principle is as follows: cnt_leade_max is greater than or equal tocnt_leade_min.Offset Address0x00C&lt;/ul&gt;" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the end bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="24:16" value="0x19E" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the end bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="8:0" value="0x1E6" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" description="IR_SLEADE is a simple lead code end bit margin configuration register (IR_CFG[ir_mode] =0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat code, the margins of cnt_sleade and cnt_leade cannot beoverlapped. Otherwise, when the actual count value is within the overlapped range, thesimple lead code cannot be identified. As a result, a frame format error occurs.&lt;/li&gt;&lt;li&gt;This register must be configured only for the NEC with simple repeat code.The margin must be considered based on the typical value of the specific code type foraccurately judging the end bit of the simple lead code. For details about the typical values ofspecific code types, see the values of SLEAD_E in Table 13-5 to Table 13-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 225 (10 μs precision),the recommended margin is 8% of the typical value. Take the D6121 code as an example.If the typical value of SLEAD_E is 225, the values of cnt_sleade_min andcnt_sleade_max are calculated as follows:cnt_sleade_min = 225? x 92% = 207 = 0xCF cnt_sleade_max = 225? x 108% = 243 =0xF3?For a pulse width whose typical value is less than 225 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofSLEAD_E of a code type is 60, the values of cnt_sleade_min and cnt_sleade_max arecalculated as follows:cnt_sleade_min = 60? x 80% = 48 = 0x30 cnt_sleade_max = 60? x 120% = 72 = 0x48The basic configuration principle is as follows: cnt_sleade_max is greater than or equal tocnt_sleade_min.Offset Address&lt;/li&gt;&lt;/ul&gt;" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the end bit of the simple lead code.&lt;br&gt;0x000–0x007: reserved" range="24:16" value="0x0CF" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the start bit of the simple lead code.&lt;br&gt;0x000–0x007: reserved" range="8:0" value="0x0F3" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="IR_B0 is data 0 level judge margin configuration register (valid only when IR_CFG[ir_mode]= 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.&lt;/li&gt;&lt;li&gt;For the preceding four code types, the margins for judging the levels of bit0 and bit1cannot be overlapped. Otherwise, when the actual count value is within the overlappedrange, bit1 cannot be identified and is regarded as bit0 by mistake.A margin must be considered based on the typical value of the specific code type to accuratelyjudging bit0. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with full repeat code, NEC with simplerepeat code, and TC9012 code, see the values of B0_H in Table 13-5 to Table 13-7. Takethe D6121 code as an example. If the typical value of B0_H is 56 (10 μs precision), thevalues of cnt0_b_min and cnt0_b_max are calculated as follows:&lt;/li&gt;cnt0_b_min = 56 x 80% = 45 = 0x2D cnt0_b_max = 56? x 120% = 67 = 0x43For details about the typical value of the SONY code, see the values of B0_L in Table13-5 to Table 13-7. Take the SONY-D7C5 code as an example. If the typical value ofB0_L is 60 (10 μs precision), the values of cnt0_b_min and cnt0_b_max are calculatedas follows:&lt;/li&gt;cnt0_b_min = 60? x 80% = 48 = 0x30 cnt0_b_max = 60? x 120% = 72 = 0x48The basic configuration principle is as follows: cnt0_b_max is greater than or equal tocnt0_b_min.Offset Address&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the level for judging bit0.&lt;br&gt;0x000–0x007: reserved" range="24:16" value="0x087" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the level for judging bit0.&lt;br&gt;0x000–0x007: reserved" range="8:0" value="0x0CB" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="IR_BUSY is a configuration busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_busy" description="Busy status flag.&lt;br&gt;0: idle. In this case, software can configure data.&lt;br&gt;1: Indicates the busy state. In this state, software cannot configure data." range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" description="IR_DATAH is an upper 16-bit IR receive decoded data register (IR_CFG[ir_mode] = 0) orsymbol count register in the symbol FIFO (IR_CFG[ir_mode] = 1)The IR_DATAH register stores the upper 16 bits of the decoded data received by the IR,whereas IR_DATAL stores the lower 32 bits of the decoded data received by the IR. The databits depend on the valid data bits in a frame and the specific code. For details, see the validdata bits in Table 13-5 to Table 13-7.Data is stored as follows: The data is stored in IR_DATAH and IR_DATAL in sequence fromMSB to LSB. That is, after IR_DATAL is full, the remaining data is stored in IR_DATAH.The unused upper bits are reserved. Data is read as follows: IR_DATAH and IR_DATAL areread in sequence.The hardware receives all data bits without checking the definition of each data bit. Thesoftware is responsible for processing data bits." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="ir_datah" description="Indicates the upper 16 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Indicates the symbol count in the symbol FIFO when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15:6]: reserved&lt;br&gt;bit[5:0]: number of symbols in the symbol FIFO." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="IR_DATAL is a lower 32-bit IR receive decoded data register (IR_CFG[ir_mode] = 0) or IRreceive symbol width register (IR_CFG[ir_mode] = 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Indicates the lower 32 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Indicates the width of the symbol received by the IR module when IR_CFG[ir_mode] is 1.&lt;br&gt;The definitions of bit[31:16] are as follows:&lt;br&gt;Indicates the high-level width (a multiple of 10 μs) of the symbol received by the IR when the symbol level is from low to high.&lt;br&gt;Indicates the low-level width (a multiple of 10 μs) of the symbol received by the IR module when the symbol level is from high to low.&lt;br&gt;The definitions of bit[15:0] are as follows:&lt;br&gt;Indicates the low-level width (a multiple of 10 μs) of the symbol received by the IR module when the symbol level is from low to high.&lt;br&gt;Indicates the high-level width (a multiple of 10 μs) of the symbol received by the IR module when the symbol level is from high to low." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" description="IR_INT_MASK is an IR interrupt mask register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_EN[ir_en] to 1. Otherwise, the original valueof the register is retained after setting.&lt;/li&gt;&lt;li&gt;If all interrupts are masked, the IR wake-up function is unavailable.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_MASK bit[3:0] are valid; when IR_CFG[ir_mode]is 1, IR_INT_MASK bit[18:16] are valid.The definitions of the interrupts related to the register are as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;Receive data overflow interrupt&lt;/li&gt;If the CPU does not fetch the current frame and the next frame is already received, thenext frame overwrites the current frame and a raw receive data overflow error interrupt isreported.&lt;li&gt;Receive data frame format error interrupt&lt;/li&gt;If the received data frame is not complete or the data pulse width does not meet themargin requirements, a raw receive frame format error interrupt is reported.&lt;li&gt;Receive data frame interrupt&lt;/li&gt;After a complete frame data is received, a raw receive data frame interrupt is reported.&lt;li&gt;Key release detection interrupt&lt;/li&gt;For the NEC with simple repeat code and TC9012 code, if the start synchronous code isnot detected again within 160 ms after the previously detected start synchronous code, ora valid data frame rather than a simple lead code is detected, a raw key release detectioninterrupt is reported. Both the NEC with full repeat code and the SONY code do notsupport the key release detection interrupt.&lt;li&gt;Receive symbol overflow interrupt&lt;/li&gt;If the symbol FIFO is full because the CPU does not fetch the data in time and thesubsequent symbol is already received, a raw receive symbol overflow error interrupt isreported.&lt;li&gt;Receive symbol interrupt&lt;/li&gt;If a complete symbol is received and the symbol count of the symbol FIFO is above thethreshold configured by IR_CFG[ir_bits], a raw receive symbol interrupt is reported.&lt;li&gt;Symbol timeout interrupt&lt;/li&gt;If no new symbol interrupt is received during the period configured byinterrupt is reported.The hardware does not identify the interrupt priority. An interrupt is generated if one or moremasked interrupt sources are valid.Register Name&lt;/ul&gt;" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="-"/>
				<Member name="intm_overrun" description="Symbol overflow interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" value="0x0" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" value="0x0" property="RW"/>
				<Member name="intm_symb_rcv" description="Receive N symbol interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:4" value="0x000" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" value="0x0" property="RW"/>
				<Member name="intm_overflow" description="Receive data overflow interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" value="0x0" property="RW"/>
				<Member name="intm_framerr" description="Receive data frame format error interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" value="0x0" property="RW"/>
				<Member name="intm_rcv" description="Receive data frame interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="IR_INT_STATUS is an IR interrupt status register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16]are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24]are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="intms_overrun" description="Masked symbol overflow interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" value="0x0" property="RO"/>
				<Member name="intms_time_out" description="Masked symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" value="0x0" property="RO"/>
				<Member name="intms_symb_rcv" description="Masked receive symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:20" value="0x0" property="-"/>
				<Member name="intms_release" description="Masked key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" value="0x0" property="RO"/>
				<Member name="intms_overflow" description="Masked receive data overflow error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" value="0x0" property="RO"/>
				<Member name="intms_framerr" description="Masked receive data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" value="0x0" property="RO"/>
				<Member name="intms_rcv" description="Masked receive data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="-"/>
				<Member name="intrs_overrun" description="Raw symbol overflow interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="intrs_time_out" description="Raw symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="intrs_symb_rcv" description="Raw receive symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:4" value="0x0" property="-"/>
				<Member name="intrs_release" description="Raw key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="intrs_overflow" description="Raw receive data overflow error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="intrs_framerr" description="Raw receive data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="intrs_rcv" description="Raw receive data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="IR_INT_CLR is an IR interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_CLR bit[3:0] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG [ir_mode] is 1, IR_INT_CLR bit[18:16] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="-"/>
				<Member name="intc_overrun" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the symbol overflow interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="18" value="0x0" property="WC"/>
				<Member name="intc_time_out" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the symbol timeout interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="17" value="0x0" property="WC"/>
				<Member name="intc_symb_rcv" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the receive symbol interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="16" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:4" value="0x000" property="-"/>
				<Member name="intc_release" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the key release interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="intc_overflow" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the receive data overflow error interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="intc_framerr" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the receive data frame format error interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="intc_rcv" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the receive data frame interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared&lt;br&gt;If a receive data frame interrupt is generated and the software writes 1 to the bit without reading the data in IR_DATAL, the interrupt cannot be cleared." range="0" value="0x0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="IR_START is an IR start configuration register.After other registers are configured, IR_START can be started when any value is written tothe corresponding address during the startup of the IR module." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_start" description="IR start configuration register." range="0" value="0x0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PWM" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20120000"/>
			<RegisterGroup name="PWM0_CFG0" description="PWM0_CFG0 is PWM0 configuration 0 register." value="0x0000018F" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_period" description="Number of cycles for PWM0. This field cannot be set to 0 or 1. Otherwise, the output level is high." range="25:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CFG1" description="PWM0_CFG1 is PWM0 configuration 1 register." value="0x000000C7" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_duty" description="Number of level beats for PWM0. If the field value is equal to the number of cycles, the output level is always high." range="25:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CFG2" description="PWM0_CFG2 is PWM0 configuration 2 register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="pwm0_num" description="Number of square waves output by PWM0." range="9:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CTRL" description="PWM0_CTRL is PWM0 control register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="pwm0_keep" description="PWM output mode.&lt;br&gt;0: The number of square waves output by PWM0 is fixed.&lt;br&gt;1: PWM0 always outputs square waves." range="2" property="RW"/>
				<Member name="pwm0_inv" description="PWM output control.&lt;br&gt;0: PWM0 outputs square waves in normal mode.&lt;br&gt;1: PWM0 outputs square waves in inverted mode." range="1" property="RW"/>
				<Member name="pwm0_enable" description="PWM0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE0" description="PWM0_STATE0 is PWM0 status 0 register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_period_st" description="Number of count cycles for the internal module of PWM0." range="25:0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE1" description="PWM0_STATE1 is PWM0 status 1 register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_duty_st" description="Number of high level beats for the internal module of PWM0." range="25:0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE2" description="PWM0_STATE2 is PWM0 status 2 register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="pwm0_cnt_st" description="Number of remaining square waves output by PWM0. This field is valid only when the following conditions are met: pwm0_busy == 1, pwm0_keep_st == 0" range="21:12" property="RO"/>
				<Member name="pwm0_keep_st" description="Square wave output mode for the internal module of PWM0.&lt;br&gt;0: The number of output square waves is fixed.&lt;br&gt;1: Square waves are always output." range="11" property="RO"/>
				<Member name="pwm0_busy" description="Working status of PWM0.&lt;br&gt;0: Wave output is complete and PWM0 is idle.&lt;br&gt;1: PWM0 is outputting square waves." range="10" property="RO"/>
				<Member name="pwm0_period_st" description="Number of output square waves for the internal module of PWM0." range="9:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SATA" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10080000"/>
			<RegisterGroup name="SATA_GHC_CAP1" description="SATA_GHC_CAP1 is feature support register 1." value="0x6F26FFA1" startoffset="0x0000">
				<Member name="s64a" description="Fixed at 0, indicating that the 64-bit data structure cannot be accessed." range="31" property="RO"/>
				<Member name="sncq" description="Fixed at 1, indicating that NCQ is supported." range="30" property="RO"/>
				<Member name="ssntf" description="Fixed at 1, indicating that the port SNTF register is supported." range="29" property="RO"/>
				<Member name="smps" description="Fixed at 0, indicating that mechanical hot-plugging is not supported." range="28" property="RO"/>
				<Member name="sss" description="Fixed at 1, indicating that staggered spin-up is supported." range="27" property="RO"/>
				<Member name="salp" description="Fixed at 1, indicating that power supply management is supported." range="26" property="RO"/>
				<Member name="sal" description="Fixed at 1, indicating that the LED pin is supported." range="25" property="RO"/>
				<Member name="sclo" description="Fixed at 1, indicating that command linked list override is supported." range="24" property="RO"/>
				<Member name="iss" description="Fixed at 0x2, indicating that the maximum rate of 3 Gbit/s is supported." range="23:20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19" property="RO"/>
				<Member name="sam" description="Fixed at 1, indicating that only the AHCI mode is supported." range="18" property="RO"/>
				<Member name="spm" description="Fixed at 1, indicating that the port multiplier is supported." range="17" property="RO"/>
				<Member name="fbss" description="Fixed at 0, indicating that FIS-based switching is not supported." range="16" property="RO"/>
				<Member name="pmd" description="Fixed at 1, indicating that multiple DRQ blocks cannot be transferred in PIO mode." range="15" property="RO"/>
				<Member name="ssc" description="Fixed at 1, indicating that the transition to the slumber status is supported." range="14" property="RO"/>
				<Member name="psc" description="Fixed at 1, indicating that the transition to the partial status is supported." range="13" property="RO"/>
				<Member name="ncs" description="Fixed at 0x1F, indicating that 32 command slots are supported." range="12:8" property="RO"/>
				<Member name="cccs" description="Fixed at 1, indicating that the CCC function is supported." range="7" property="RO"/>
				<Member name="ems" description="Fixed at 0, indicating that enclose management is not supported." range="6" property="RO"/>
				<Member name="sxs" description="Fixed at 1, indicating that the external SATA interface is supported." range="5" property="RO"/>
				<Member name="np" description="Fixed at 0x01, indicating that a maximum of two ports are supported." range="4:0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_GHC" description="SATA_GHC_GHC is a global control register." value="0x80000000" startoffset="0x0004">
				<Member name="ahci_en" description="Fixed at 1, indicating that the software can interact with the controller only through the AHCI mechanism." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:2" property="RO"/>
				<Member name="int_enable" description="Controller interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hba_rst" description="Soft reset control for the controller.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;Writing 1 resets the controller and this bit is automatically cleared after reset; writing 0 has no effect. In addition, reset has no effect on the registers SATA_GHC_BOHC, SATA_PORT_FB, and SATA_PORT_CLB." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_IS" description="SATA_GHC_IS is an interrupt status register." value="0x00000000" startoffset="0x0008">
				<Member name="ips_ccc" description="CCC interrupt status.&lt;br&gt;0: No CCC interrupt is generated.&lt;br&gt;1: A CCC interrupt is generated." range="31" property="WC"/>
				<Member name="reserved" description="Reserved." range="30:2" property="RO"/>
				<Member name="ips_port1" description="Interrupt status of port 1.&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: An interrupt is reported." range="1" property="WC"/>
				<Member name="ips_port0" description="Interrupt status of port 0.&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: An interrupt is reported." range="0" property="WC"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_PI" description="SATA_GHC_PI is a port implementation register." value="0x00000003" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="port_imp" description="Port validity indication. If the value is 0x3, the four ports, port 0 to port 1, are valid. The bits, bit[1] to bit[0], map to port 1 to port 0 respectively.&lt;br&gt;0: The ports are invalid.&lt;br&gt;1: The ports are valid." range="1:0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_VS" description="SATA_GHC_VS is an AHCI version identifier register." value="0x00010200" startoffset="0x0010">
				<Member name="achi_vs" description="The supported AHCI version is V1.2." range="31:0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_CTL" description="SATA_GHC_CCC_CTL is a CCC control register." value="0x000101F8" startoffset="0x0014">
				<Member name="ccc_tv" description="CCC timeout parameter, in the unit of ms.&lt;br&gt;When the CCC function is enabled, the timeout counter loads this parameter value. If a command is executed on a port involved in CCC counting, the counter decreases by 1 every 1 ms until a CCC interrupt is generated when the counter reaches 0. Then the counter reloads the parameter value for the next counting.&lt;br&gt;Note that these bits cannot be set to 0s." range="31:16" property="RW"/>
				<Member name="ccc_cc" description="CCC command completion upper limit.&lt;br&gt;When the CCC function is enabled, the counter is cleared after commands are executed. Then the counter starts to count the number of completed commands on the ports involved in CCC counting. If the count value is greater than or equal to the parameter value, a CCC interrupt is generated. In this case, the counter is cleared again for the next counting.&lt;br&gt;If the value 0 is written, the command completion interrupt is disabled and the CCC interrupt is generated only after timeout." range="15:8" property="RW"/>
				<Member name="ccc_int" description="CCC interrupt vector ID. If the value is 0x1F (31), SATA_GHC_IS bit[31] indicates the CCC interrupt status." range="7:3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:1" property="RO"/>
				<Member name="ccc_en" description="CCC function enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When the CCC function is enabled, the values of ccc_tv and ccc_cc cannot be changed." range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_PORTS" description="SATA_GHC_CCC_PORTS is a CCC port enable register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="ccc_prt" description="Specifies the port that is involved in CCC counting. Bit[1] to bit[0] map to port 1 to port 0 respectively. If the related bit is 1, the port is involved in CCC counting. If the related bit is 0. The port is not involved in CCC counting.&lt;br&gt;The value of this register can be changed at any time and the changed value takes effect immediately." range="1:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CAP2" description="SATA_GHC_CAP2 is feature support register 2." value="0x00000001" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="cap_boh" description="Fixed at 1, indicating that BIOS/OS handoff control is supported." range="0" property="RO"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_BOHC" description="SATA_GHC_BOHC is a BIOS/OS handoff control register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="bohc_bb" description="BIOS status indication.&lt;br&gt;0: The BIOS is not busy.&lt;br&gt;1: The BIOS is busy in performing certain operations and is ready to hand the control permission off to the OS." range="4" property="RW"/>
				<Member name="bohc_ooc" description="When the value of bohc_oos is changed from 0 to 1, this bit is fixed at 1. Writing 1 clears this bit and writing 0 has no effect." range="3" property="WC"/>
				<Member name="bohc_sooe" description="Message interrupt enable.&lt;br&gt;0: No message interrupt is generated.&lt;br&gt;1: When bohc_ooc is set to 1, a message interrupt is generated." range="2" property="RW"/>
				<Member name="bohc_oos" description="Request applied by the OS for controlling the controller.&lt;br&gt;0: The OS does not apply for the control permission on the controller.&lt;br&gt;1: The OS applies for the control permission on the controller. If bohc_oos is 1 and bios_bos is 0, it indicates that the OS has obtained the control permission on the SATA controller. Resetting the SATA controller through SATA_GHC_GHC[hab_rst] has no effect on this bit." range="1" property="RW"/>
				<Member name="bohc_bos" description="Flag that indicates that the BIOS has the control permission on the controller.&lt;br&gt;0: The BIOS does not have the control permission on the controller.&lt;br&gt;1: The BIOS has the control permission on the controller. If the OS applies for the control permission on the controller, the BIOS clears this bit. Resetting the SATA controller through SATA_GHC_GHC[hab_rst] has no effect on this bit." range="0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_TM" description="SATA_GHC_TM is a TM test status register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="req_sel" description="Current DMAC that has the right to use the AHB master.&lt;br&gt;0x0: transmit DMAC of port 0&lt;br&gt;0x1: receive DMAC of port 0&lt;br&gt;0x2: transmit DMAC of port 1&lt;br&gt;0x3: receive DMAC of port 1&lt;br&gt;Other values: reserved" range="2:0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLL" description="SATA_PHY0_CTLL is a PHY0 global status register for lower bits." value="0x8D0EC88A" startoffset="0x0054">
				<Member name="mpll_prescale" description="When the reference clock is changed, this value also needs to be changed.&lt;br&gt;00: ref_clk is used as it is.&lt;br&gt;01: ref_clk is multiplied by 2.&lt;br&gt;10: ref_clk is divided by 2.&lt;br&gt;11: reserved" range="31:30" property="RW"/>
				<Member name="mpll_ncy" description="Operating parameter of the internal MPLL of the PHY. This field needs to be used with mpll_ncy5 and indicates the used multiplier." range="29:25" property="RW"/>
				<Member name="mpll_ncy5" description="Operating parameter of the internal MPLL of the PHY. This field needs to be used with mpll_ncy and indicates the used multiplier." range="24:23" property="RW"/>
				<Member name="mpll_int_ctl" description="Internal bandwidth control and select signal of the MPLL. This field must be set to 0b000." range="22:20" property="RW"/>
				<Member name="mpll_prop_ctl" description="Internal proportional bandwidth control signal of the MPLL. This field must be set to 0b111 and can be written only when the register is reset or the MPLL is invalid." range="19:17" property="RW"/>
				<Member name="tx_lvl" description="Transmit level parameter that is related to the selected SATA protocol. This field must be set to 0b01100." range="16:12" property="RW"/>
				<Member name="los_lvl" description="LOS detection level control signal. This field must be set to 0b10001." range="11:7" property="RW"/>
				<Member name="acjt_lvl" description="ACJTAG receiver comparator level control signal. This field must be set to 0b00010." range="6:2" property="RW"/>
				<Member name="fast_tech" description="Signal that indicates that the IP is processed in a fast technology variant. This bit must be set to 0." range="1" property="RW"/>
				<Member name="pddq_h" description="IDDQ test signal. To perform an IDDQ test, all the lanes and support blocks must be powered off before pddq_h is valid. In normal mode, this bit must be set to 0." range="0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLH" description="SATA_PHY0_CTLH is a PHY0 global register for upper bits." value="0x00002121" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="use_refclk_alt" description="PHY reference clock select.&lt;br&gt;0: refclk differential signals&lt;br&gt;1: refclk_alt differential signals" range="13" property="RW"/>
				<Member name="mpll_ck_off" description="Power-on control signal of the MPLL. Control this signal by conforming to the following rules:&lt;br&gt;1. Before providing refclk to the MPLL, set mpll_ck_off to 0.&lt;br&gt;2 Before setting mpll_ck_off to 0, set mpll_ncy, mpll_ncy5, and, pll_prescale to proper values.&lt;br&gt;3 If refclk is paused or switched or the values of mpll_ncy, mpll_ncy5, and mpll_prescale need to be changed, set mpll_ck_off to 1 first." range="12" property="RW"/>
				<Member name="mpll_pwron" description="MPLL power-on.&lt;br&gt;0: The cko_word clock is invalid.&lt;br&gt;1: The internal MPLL is reset and the cko_word clock signal is generated based on the frequency of refclk.&lt;br&gt;Before the MPLL is disabled, tx_en must be OFF or in the CM status and rx_en and rx_pll_pwron must be set to 0." range="11" property="RW"/>
				<Member name="mpll_ss_en" description="Spread spectrum enable signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the refclk spectrum has been spread, this bit must be set to 0." range="10" property="RW"/>
				<Member name="cko_word_con" description="cko_word output select signal." range="9:7" property="RW"/>
				<Member name="cko_alive_con" description="cko_alive output signal select.&lt;br&gt;00: invalid.&lt;br&gt;01: retain the output frequency of the prescaler.&lt;br&gt;10: low-frequency output, that is, 1/16 of the prescaler.&lt;br&gt;11: reserved" range="6:5" property="RW"/>
				<Member name="rtune_do_tune" description="Resistor tune enable signal.&lt;br&gt;0: do not tune&lt;br&gt;1: retune the resistor" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="reset_n" description="Reset signal. This signal must be retained for 5 ns at least." range="1" property="RW"/>
				<Member name="wide_xface" description="Interface bit width control signal.&lt;br&gt;0: 10 bits&lt;br&gt;1: 20 bits" range="0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_STS" description="SATA_PHY0_STS is a PHY0 global status register." value="0x00000000" startoffset="0x005C">
				<Member name="phy0_sts" description="SATA PHY0 common status register." range="31:0" property="RO"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_OOB_CTL" description="SATA_OOB_CTL is a PHY OOB control register." value="0x84060C15" startoffset="0x006C">
				<Member name="oob_ctrl_valid" description="Configuration bit of the OOB detection parameter. For high level, this bit is used to select the parameter configurations of this register." range="31" property="RW"/>
				<Member name="min_comiwake" description="Minimum space required for the COMWAKE space detection." range="30:24" property="RW"/>
				<Member name="max_comwake" description="Maximum space required for the COMWAKE space detection." range="23:16" property="RW"/>
				<Member name="min_cominit" description="Minimum space required for the COMINIT space detection." range="15:8" property="RW"/>
				<Member name="max_cominit" description="Maximum space required for the COMINIT space detection." range="7:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SATA_PORT_CFG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10080100"/>
			<RegisterGroup name="SATA_PORT_CLB" description="SATA_PORT_CLB is a command list base address register." value="0x00000000" startoffset="0x000+n*0x80">
				<Member name="port_clb" description="Base address for storing the port command list in the memory. Resetting the SATA controller through SATA_GHC_GHC[hab_rst] has no effect on this field." range="31:10" property="RW"/>
				<Member name="reserved" description="Reserved." range="9:0" property="RO"/>
				<Register offset="0x0"/>
				<Register offset="0x80"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FB" description="SATA_PORT_FB is a receive FIS base address register." value="0x00000000" startoffset="0x008+n*0x80">
				<Member name="port_fb" description="Base address in the memory for storing the frames received through the port.&lt;br&gt;Resetting the SATA controller through SATA_GHC_GHC[hab_rst] has no effect on this field." range="31:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RO"/>
				<Register offset="0x8"/>
				<Register offset="0x88"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IS" description="SATA_PORT_IS is a port interrupt status register." value="0x00000000" startoffset="0x010+n*0x80">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="pxis_tfes" description="Task file data (TFD) error interrupt status.&lt;br&gt;0: The value of SATA_PORT_TFD bit[0] is not 1.&lt;br&gt;1: The value of SATA_PORT_TFD bit[0] is 1." range="30" property="WC"/>
				<Member name="reserved" description="Reserved." range="29" property="RO"/>
				<Member name="pxis_hbds" description="Internal bus error interrupt.&lt;br&gt;0: The DMAC accesses the memory properly.&lt;br&gt;1: An error occurs when the DMAC accesses the memory." range="28" property="WC"/>
				<Member name="pxis_ifs" description="Fatal error interrupt status.&lt;br&gt;0: No error occurs during the data frame transfer.&lt;br&gt;1: An error occurs during the data frame transfer." range="27" property="WC"/>
				<Member name="pxis_infs" description="Non-fatal error interrupt status.&lt;br&gt;0: No error occurs during the non-data frame transfer.&lt;br&gt;1: An error occurs during the non-data frame transfer." range="26" property="WC"/>
				<Member name="reserved" description="Reserved." range="25" property="RO"/>
				<Member name="pxis_ofs" description="Data transfer overflow interrupt status.&lt;br&gt;0: No overflow is detected.&lt;br&gt;1: During the data frame transfer, if the size of the data memory occupied by commands is smaller than the actual data amount, an interrupt is reported at the end of the data transfer." range="24" property="WC"/>
				<Member name="pxis_ipms" description="PM port number error interrupt status.&lt;br&gt;0: No PM port number error is detected during data reception.&lt;br&gt;1: A PM port number error is detected during data reception." range="23" property="WC"/>
				<Member name="pxis_prcs" description="PHY status change interrupt status.&lt;br&gt;0: No changes of the phyrdy signal are detected.&lt;br&gt;1: Changes of the phyrdy signal are detected.&lt;br&gt;This bit directly reflects the value of SATA_PORT_SERR[diag_n]." range="22" property="RO"/>
				<Member name="reserved" description="Reserved." range="21:7" property="RO"/>
				<Member name="pxis_pcs" description="Port connection change interrupt status.&lt;br&gt;0: No COMINIT signal transmitted from the device is detected.&lt;br&gt;1: A COMINIT signal transmitted from the device is detected.&lt;br&gt;This bit directly reflects the value of SATA_PORT_SERR[diag.x]." range="6" property="RO"/>
				<Member name="pxis_dps" description="Linked list transfer completion interrupt status.&lt;br&gt;0: The transfer of the linked list data is complete when no I bit in the PRD is 1.&lt;br&gt;1: The transfer of the linked list data is complete when an I bit in the PRD is 1." range="5" property="WC"/>
				<Member name="pxis_ufs" description="Unknown FIS interrupt status.&lt;br&gt;0: No unknown FIS is received.&lt;br&gt;1: An unknown FIS is received." range="4" property="RO"/>
				<Member name="pxis_sdbs" description="Set device bits FIS interrupt status.&lt;br&gt;0: no effect&lt;br&gt;1: A set device bits FIS is received and the I bit is 1." range="3" property="WC"/>
				<Member name="pxis_dss" description="DMA setup FIS interrupt status.&lt;br&gt;0: no effect&lt;br&gt;1: A DMA setup FIS is received and the I bit is 1." range="2" property="WC"/>
				<Member name="pxis_pss" description="PIO setup FIS interrupt status.&lt;br&gt;0: no effect&lt;br&gt;1: A PIO setup FIS is received and the I bit is 1." range="1" property="WC"/>
				<Member name="pxis_drhs" description="D2H register FIS interrupt status.&lt;br&gt;0: no effect&lt;br&gt;1: A D2H register FIS is received and the I bit is 1." range="0" property="WC"/>
				<Register offset="0x10"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IE" description="SATA_PORT_IE is a port interrupt mask register." value="0x00000000" startoffset="0x014+n*0x80">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="pxie_tfee" description="TFD error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29" property="RO"/>
				<Member name="pxie_hbde" description="Internal bus error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="28" property="RW"/>
				<Member name="pxie_ife" description="Fatal error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="27" property="RW"/>
				<Member name="pxie_infe" description="Non-fatal error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" property="RO"/>
				<Member name="pxie_ofe" description="Data transfer overflow interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="24" property="RW"/>
				<Member name="pxie_ipme" description="PM port error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="23" property="RW"/>
				<Member name="pxie_prce" description="PHY status change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:7" property="RO"/>
				<Member name="pxie_pce" description="Port connection change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" property="RW"/>
				<Member name="pxie_dpe" description="Linked list transfer completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="pxie_ufe" description="Unknown FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" property="RW"/>
				<Member name="pxie_sdbe" description="Set device bits FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" property="RW"/>
				<Member name="pxie_dse" description="DMA setup FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" property="RW"/>
				<Member name="pxie_pse" description="PIO setup FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="pxie_drhe" description="D2H register FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x14"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CMD" description="SATA_PORT_CMD is a port command and status register." value="0x00200004" startoffset="0x018+n*0x80">
				<Member name="cmd_icc" description="Port communication control signal.&lt;br&gt;0x0: No operation. It indicates that the next port status request is allowed.&lt;br&gt;0x1: Request to enable the port to be in the active status.&lt;br&gt;0x2: Request to enable the port to be in the partial status.&lt;br&gt;0x6: Request to enable the port to be in the slumber status.&lt;br&gt;Other values: reserved&lt;br&gt;When the software writes any of the preceding values rather than the reserved value, the controller clears the cmd_icc bit after performing related operations. When the software requests the current status of the port, the controller clears the cmd_icc bit directly. If the software requests the port status change from a low-power status to another low-power status, such as from the partial status to the slumber status, it needs to request the status change from the partial status to the active status, and then to the slumber status." range="31:28" property="RW"/>
				<Member name="cmd_asp" description="Slumber or partial status select for power management.&lt;br&gt;0: proactively enter the partial status.&lt;br&gt;1: proactively enter the slumber status." range="27" property="RW"/>
				<Member name="cmd_alpe" description="Automatic power management enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled If SATA_PORT_CI and SATA_PORT_SACT are cleared, the controller enters the power-management status automatically. To be specific, if cmd_asp is 1, the controller enters the partial status; if cmd_asp is 0, the controller enters the slumber status." range="26" property="RW"/>
				<Member name="cmd_dlae" description="LED drive enable in ATAPI mode.&lt;br&gt;0: The LED pin can be driven when cmd_atapi is 0 and commands are being executed.&lt;br&gt;1: The LED pin can be driven when commands are being executed." range="25" property="RW"/>
				<Member name="cmd_atapi" description="ATAPI device indication.&lt;br&gt;0: The current device is not an ATAPI device.&lt;br&gt;1: The current device is an ATAPI device." range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RO"/>
				<Member name="cmd_esp" description="Fixed at 1, indicating that the external SATA device is supported." range="21" property="RO"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="cmd_pma" description="Port multiplier detection indication.&lt;br&gt;0: No port multiplier is connected to the port.&lt;br&gt;1: A port multiplier is connected to the port." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="cmd_cr" description="Command list processing indication.&lt;br&gt;0: No command is being executed.&lt;br&gt;1: A command is being executed." range="15" property="RO"/>
				<Member name="cmd_fr" description="FIS receive processing indication.&lt;br&gt;0: No FIS is being received.&lt;br&gt;1: An FIS is being received." range="14" property="RO"/>
				<Member name="reserved" description="Reserved." range="13" property="RO"/>
				<Member name="cmd_ccs" description="Slot number of the current command.&lt;br&gt;This field is valid when cmd_st is 1 and is cleared when cmd_st is 0." range="12:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RO"/>
				<Member name="cmd_fre" description="FIS receive enable control.&lt;br&gt;0: forbid to write the received FISs to the system memory&lt;br&gt;1: enable the received FISs and write them to the system memory&lt;br&gt;The software needs to set the receive FIS base address register SATA_PORT_FB before enabling this bit to receive FISs. When cmd_st is 1, this bit must be set to 1." range="4" property="RW"/>
				<Member name="cmd_clo" description="BSY/DQR clear control. The software can forcibly clear the BSY and DRQ bits through this bit and transmit commands to the device.&lt;br&gt;0: no effect&lt;br&gt;1: Clear the BSY and DRQ bits of SATA_PORT_TFD[tfd_sts]. After the BSY and DRQ bits are 0, the cmd_clo bit is cleared automatically.&lt;br&gt;The cmd_clo bit can be written as 1 only before the value of cmd_st is changed from 0 to 1. In addition, the software must write 1 to cmd_st after the cmd_clo bit is cleared." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="cmd_sud" description="Spin-up device control.&lt;br&gt;0: When SATA_PORT_SCTL[det] is 0, the controller enters the listen mode.&lt;br&gt;1: After the system is powered on or the HBA is reset, the controller is enabled to transmit a COMRESET sequence to initialize the hardware device." range="1" property="RW"/>
				<Member name="cmd_st" description="Command list processing enable.&lt;br&gt;0: The controller enters the idle status.&lt;br&gt;1: The controller processes the commands from slot 0 that are identified as valid slots by SATA_PORT_CI.&lt;br&gt;Note: The cmd_st bit can be set to 1 only after cmd_fre is 1." range="0" property="RW"/>
				<Register offset="0x18"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_TFD" description="SATA_PORT_TFD is a port task file register." value="0x0000007F" startoffset="0x20+n*0x80">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="tfd_err" description="Task file error.&lt;br&gt;The controller updates this field after receiving a D2H register FIS, a PIO setup FIS, or an SDB FIS." range="15:8" property="RO"/>
				<Member name="tfd_sts" description="Task file status.&lt;br&gt;bit[7]: BSY bit. It indicates that the device is busy.&lt;br&gt;bit[6:4]: The meaning of this field varies according to commands.&lt;br&gt;bit[3]: DRQ bit. It indicates that there is the data to be transferred in the device.&lt;br&gt;bit[2:1]: The meaning of this field varies according to commands.&lt;br&gt;bit[0]: ERR bit. It indicates that an error occurs during the data transfer.&lt;br&gt;The controller updates this field after receiving a D2H register FIS, a PIO setup FIS, or an SDB FIS." range="7:0" property="RO"/>
				<Register offset="0x20"/>
				<Register offset="0xa0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SIG" description="SATA_PORT_SIG is a port signature register." value="0xFFFFFFFF" startoffset="0x24+n*0x80">
				<Member name="signature" description="LBA address and sector addressing. The allocated addresses are as follows:&lt;br&gt;bit[31:24]: LBA upper-bit address&lt;br&gt;bit[23:16]: LBA middle-bit address&lt;br&gt;bit[15:8]: LBA lower-bit address&lt;br&gt;bit[7:0]: number of sectors&lt;br&gt;The controller updates this register when receiving the first D2H register FIS after the hardware device is reset." range="31:0" property="RO"/>
				<Register offset="0x24"/>
				<Register offset="0xa4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SSTS" description="SATA_PORT_SSTS is a port status register." value="0x00000000" startoffset="0x028+n*0x80">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="pxssts_ipm" description="Current port status.&lt;br&gt;0x0: No devices exist or no communication is set up.&lt;br&gt;0x1: active&lt;br&gt;0x2: partial&lt;br&gt;0x6: slumber&lt;br&gt;Other values: reserved" range="11:8" property="RO"/>
				<Member name="pxssts_spd" description="Port negotiation speed.&lt;br&gt;0x0: No devices exist or no communication is set up.&lt;br&gt;0x1: Rate 1 is negotiated for communication.&lt;br&gt;0x2: Rate 2 is negotiated for communication.&lt;br&gt;0x3: Rate 3 is negotiated for communication.&lt;br&gt;Other values: reserved" range="7:4" property="RO"/>
				<Member name="pxssts_det" description="Device detection and PHY status.&lt;br&gt;0x0: No device is detected and no PHY communication is set up.&lt;br&gt;0x1: A device is detected but no PHY communication is set up.&lt;br&gt;0x3: A device is detected but the PHY communication is set up.&lt;br&gt;0x4: The PHY is offline or in the built-in self test (BIST) status.&lt;br&gt;Other values: reserved" range="3:0" property="RO"/>
				<Register offset="0x28"/>
				<Register offset="0xa8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SCTL" description="SATA_PORT_SCTL is a port control register." value="0x00000000" startoffset="0x02C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="pxsctl_ipm" description="Port power management status control.&lt;br&gt;0x0: no requirements&lt;br&gt;0x1: forbid to enter the partial status.&lt;br&gt;0x2: forbid to enter the slumber status&lt;br&gt;0x3: forbid to enter the partial or slumber state.&lt;br&gt;Other values: reserved" range="11:8" property="RW"/>
				<Member name="pxsctl_spd" description="Port communication speed control.&lt;br&gt;0x0: no requirements&lt;br&gt;0x1: limit the communication speed to rate 1&lt;br&gt;0x2: limit the communication speed to rate 2&lt;br&gt;0x3: limit the communication speed to rate 3&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="pxsctl_det" description="Device detection and port initialization control.&lt;br&gt;0x0: no device detection or initialization request&lt;br&gt;0x1: request the port to reset the initialization sequence COMRESET&lt;br&gt;0x4: force the port to be offline&lt;br&gt;Other values: reserved&lt;br&gt;When pxsctl_det is set to 1, the controller transmits the COMRESET sequence to the device. In this case, to ensure that the device receives the COMRESET sequence, the software must retain the value 1 of pxsctl_det for at least 1 ms." range="3:0" property="RW"/>
				<Register offset="0x2c"/>
				<Register offset="0xac"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SERR" description="SATA_PORT_SERR is an error diagnosis status register." value="0x00000000" startoffset="0x30+n*0x80">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="diag_x" description="Device detection status.&lt;br&gt;0: No COMINIT signal transmitted from the device is detected.&lt;br&gt;1: A COMINIT signal transmitted from the device is detected." range="26" property="WC"/>
				<Member name="diag_f" description="Detection status of the unknown FIS.&lt;br&gt;0: No unknown FIS is received.&lt;br&gt;1: An unknown FIS is received and this bit is set to 1 when the cyclic redundancy check (CRC) is correct." range="25" property="WC"/>
				<Member name="reserved" description="Reserved." range="24" property="RO"/>
				<Member name="diag_s" description="Link layer error status.&lt;br&gt;0: No status transition error occurs at the link layer.&lt;br&gt;1: A status transition error occurs at the link layer." range="23" property="WC"/>
				<Member name="diag_h" description="Handshake error status.&lt;br&gt;0: No R_ERR primitive transmitted from the device is received.&lt;br&gt;1: One or more R_ERR primitives transmitted from the device are received." range="22" property="WC"/>
				<Member name="diag_c" description="CRC error status.&lt;br&gt;0: No CRC error occurs during FIS receiving.&lt;br&gt;1: A CRC error occurs during FIS receiving." range="21" property="WC"/>
				<Member name="reserved" description="Reserved." range="20" property="RO"/>
				<Member name="diag_b" description="Decoding error status.&lt;br&gt;0: No 8B/10B decoding error is detected.&lt;br&gt;1: An 8B/10B decoding error is detected." range="19" property="WC"/>
				<Member name="diag_w" description="COMWAKE status.&lt;br&gt;0: No COMWAKE signal transmitted from the device is detected.&lt;br&gt;1: A COMWAKE signal transmitted from the device is detected." range="18" property="WC"/>
				<Member name="diag_i" description="PHY internal error status.&lt;br&gt;0: No PHY internal error is detected.&lt;br&gt;1: A PHY internal error is detected." range="17" property="WC"/>
				<Member name="diag_n" description="PhyRdy signal change status.&lt;br&gt;0: The PhyRdy signal is not changed.&lt;br&gt;1: The PhyRdy signal is changed.&lt;br&gt;This bit is set to 1 when the value of the PhyRdy signal is changed from 1 to 0 or from 0 to 1." range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RO"/>
				<Member name="err_p" description="SATA protocol incompliance error status.&lt;br&gt;0: No device behaviors do not comply with the SATA protocol.&lt;br&gt;1: Some device behaviors do not comply with the SATA protocol." range="10" property="WC"/>
				<Member name="reserved" description="Reserved." range="9" property="RO"/>
				<Member name="err_t" description="Data integrity error status.&lt;br&gt;0: No data integrity error is detected.&lt;br&gt;1: A data integrity error is detected." range="8" property="WC"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RO"/>
				<Register offset="0x30"/>
				<Register offset="0xb0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SACT" description="SATA_PORT_SACT is an NCQ command identifier control register." value="0x00000000" startoffset="0x034+n*0x80">
				<Member name="port_sact" description="NCQ command identifier control.&lt;br&gt;Each bit of this register maps to a tag ID and an NCQ command in the memory. To be specific, bit[31:0] map to the commands of slot 31–0 and tag 31–0 respectively. The following describes the meaning of each bit by taking bit[3] as an example:&lt;br&gt;0: The slot 3 command is a non-NCQ command.&lt;br&gt;1: The slot 3 command is an NCQ command. Before setting SATA_PORT_SACT bit[3] to 1, the software must clear SATA_PORT_CI bit[3]. After the command data transfer, the device transmits an SDB FIS. Then, the controller clears SATA_PORT_SACT bit[3] based on the SActive in the FIS.&lt;br&gt;The software can set SATA_PORT_SACT only when cmd_st is 1. When cmd_st is 0, all bits of SATA_PORT_SACT are cleared." range="31:0" property="RW"/>
				<Register offset="0x34"/>
				<Register offset="0xb4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CI" description="SATA_PORT_CI is a command transmit control register." value="0x00000000" startoffset="0x38+n*0x80">
				<Member name="port_ci" description="Control for the commands to be transmitted.&lt;br&gt;Each bit of this register maps to a command in the memory. To be specific, bit[31:0] map to the commands of slot 31–0 respectively. The following describes the meaning of each bit by taking bit[3] as an example:&lt;br&gt;0: There is no slot 3 command to be transmitted and executed.&lt;br&gt;1: A slot 3 command is created in the memory. Then the controller can transmit this command. After running this command and receiving a corresponding FIS, the controller clears SATA_PORT_CI bit[3] and the BSY, DRQ, and ERR bits of SATA_PORT_TFD.&lt;br&gt;The bits of SATA_PORT_CI can be set to 1 only when cmd_st is 1 and all bits of SATA_PORT_CI are cleared when cmd_st is 0." range="31:0" property="RW"/>
				<Register offset="0x38"/>
				<Register offset="0xb8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SNTF" description="SATA_PORT_SNTF is an async notification event indication register." value="0x00000000" startoffset="0x3C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="pxsntf_pmn" description="Async notification event status.&lt;br&gt;If the controller receives an SDB FIS from the device on the PM port and the N bit of this FIS is 1, the controller sets the bit of this register corresponding to this port number to 1.&lt;br&gt;The following describes the meaning of each bit by taking bit[3] as an example:&lt;br&gt;0: No async notification event occurs on the device whose PM port number is 3.&lt;br&gt;1: An async notification event occurs on the device whose PM port number is 3." range="15:0" property="WC"/>
				<Register offset="0x3c"/>
				<Register offset="0xbc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FIFOTH" description="SATA_PORT_FIFOTH is a receive FIFO threshold register." value="0x00000F24" startoffset="0x044+n*0x80">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="dmac_rxfifo_th" description="Flow control threshold of the DMAC receive FIFO. During data reception, if the data amount in the DMAC FIFO is above the threshold, the controller starts to control the data flow." range="8:4" property="RW"/>
				<Member name="rxfifo_th_sel" description="Flow control FIFO select.&lt;br&gt;0: The flow control for the link receive FIFO is valid.&lt;br&gt;1: The flow control for the DMAC receive FIFO is valid." range="3" property="RW"/>
				<Member name="link_rxfifo_th" description="Flow control threshold of the link receive FIFO. During data reception, if the data amount in the DMAC FIFO is above the threshold, the controller starts to control the data flow." range="2:0" property="RW"/>
				<Register offset="0x44"/>
				<Register offset="0xc4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_HBA" description="SATA_PORT_HBA is an HBA test status register." value="0x01000000" startoffset="0x050+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="p_curr_st" description="Current status of the HBA_PINIT_STATE state machine." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:21" property="RO"/>
				<Member name="ndr_curr_st" description="Current status of the HBA_NDR_STATE state machine." range="20:16" property="RO"/>
				<Member name="cfis_curr_st" description="Current status of the HBA_CFIS_STATE state machine." range="15:12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="pio_curr_st" description="Current status of the HBA_PIO_STATE state machine." range="10:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="pm_curr_st" description="Current status of the HBA_PM_STATE state machine." range="6:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="err_curr_st" description="Current status of the HBA_ERR_STATE state machine." range="2:0" property="RO"/>
				<Register offset="0x50"/>
				<Register offset="0xd0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_LINK" description="SATA_PORT_LINK is a link test status register." value="0x00202020" startoffset="0x054+n*0x80">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="link_curr_st" description="Current status of the LINK_CTL_STATE state machine." range="28:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23" property="RO"/>
				<Member name="link_df_fifo_full" description="Full flag of the link frequency difference FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="22" property="RO"/>
				<Member name="link_df_fifo_empty" description="Empty flag of the link frequency difference FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="21" property="RO"/>
				<Member name="link_df_fifo_count" description="Data amount in the link frequency difference FIFO." range="20:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="link_rx_fifo_full" description="Full flag of the link receive FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="14" property="RO"/>
				<Member name="link_rx_fifo_empty" description="Empty flag of the link receive FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="13" property="RO"/>
				<Member name="link_rx_fifo_count" description="Data amount in the link receive FIFO." range="12:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="link_tx_fifo_full" description="Full flag of the link transmit FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="6" property="RO"/>
				<Member name="link_tx_fifo_empty" description="Empty flag of the link transmit FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="5" property="RO"/>
				<Member name="link_tx_fifo_count" description="Data amount in the link transmit FIFO." range="4:0" property="RO"/>
				<Register offset="0x54"/>
				<Register offset="0xd4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA1" description="SATA_PORT_DMA1 is DMAC test status register 1." value="0x00000000" startoffset="0x058+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="txdmac_cur_state" description="Current status of the SATA_TX_DMAC state machine." range="27:24" property="RO"/>
				<Member name="txdmac_prd_i" description="I bit in the entry of the PRD linked list of SATA_TX_DAMC." range="23" property="RO"/>
				<Member name="tx_entry_dbc_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data bytes in the current entry." range="22:0" property="RO"/>
				<Register offset="0x58"/>
				<Register offset="0xd8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA2" description="SATA_PORT_DMA2 is DMAC test status register 2." value="0x00200000" startoffset="0x05C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="tx_data_fis_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data FIS bytes during the operation of PIO, legacy DMA, or first party DMA. For the PIO operation, the initial value is equal to the value of transcount in the PIO setup FIS; for the legacy DMA or first party DMA operation, the initial value is 16'h2000 (2048 DWORD)." range="23:8" property="RO"/>
				<Member name="tx_cmdh_prdtl" description="Down counter in SATA_TX_DMAC. The parameter in the command header indicates the number of entries in the PRDT." range="7:0" property="RO"/>
				<Register offset="0x5c"/>
				<Register offset="0xdc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA3" description="SATA_PORT_DMA3 is DMAC test status register 3." value="0x00000000" startoffset="0x060+n*0x80">
				<Member name="tx_fpdma_tran_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data FIS bytes during the first party DMA operation." range="31:0" property="RO"/>
				<Register offset="0x60"/>
				<Register offset="0xe0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA4" description="SATA_PORT_DMA4 is DMAC test status register 4." value="0x00000000" startoffset="0x064+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="rxdmac_cur_state" description="Current status of the SATA_RX_DMAC state machine." range="27:24" property="RO"/>
				<Member name="rxdmac_prd_i" description="I bit in the entry of the PRD linked list of SATA_RX_DAMC." range="23" property="RO"/>
				<Member name="rx_entry_dbc_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data bytes in the current entry." range="22:0" property="RO"/>
				<Register offset="0x64"/>
				<Register offset="0xe4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA5" description="SATA_PORT_DMA5 is DMAC test status register 5." value="0x00200000" startoffset="0x068+n*0x80">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="rx_data_fis_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data FIS bytes during the operation of PIO, legacy DMA, or first party DMA. For the PIO operation, the initial value is equal to the value of transcount in the PIO setup FIS; for the legacy DMA or first party DMA operation, the initial value is 0x2000 (2048 DWORD)." range="23:8" property="RO"/>
				<Member name="rx_cmdh_prdtl" description="Down counter in SATA_RX_DMAC. The parameter in the command header indicates the number of entries in the PRDT." range="7:0" property="RO"/>
				<Register offset="0x68"/>
				<Register offset="0xe8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA6" description="SATA_PORT_DMA6 is DMAC test status register 6." value="0x00000000" startoffset="0x6C+n*0x80">
				<Member name="rx_fpdma_tran_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data FIS bytes during the first party DMA operation. The initial value is equal to the value of transcount in the DMA setup FIS." range="31:0" property="RO"/>
				<Register offset="0x6c"/>
				<Register offset="0xec"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA7" description="SATA_PORT_DMA7 is DMAC test status register 7." value="0x00050000" startoffset="0x070+n*0x80">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="pio_op" description="PIO operation indication.&lt;br&gt;0: The current command is not used for the PIO operation.&lt;br&gt;1: The current command is used for the PIO operation." range="21" property="RO"/>
				<Member name="fpdma_op" description="First party DMA operation indication.&lt;br&gt;0: The current command is not used for the first party DMA operation.&lt;br&gt;1: The current command is used for the first party DMA operation." range="20" property="RO"/>
				<Member name="dmac_rx_fifo_full" description="Full status of SATA_DMAC_RX_FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="19" property="RO"/>
				<Member name="dmac_rx_fifo_empty" description="Empty status of SATA_DMAC_RX_FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="18" property="RO"/>
				<Member name="dmac_tx_fifo_full" description="Full status of SATA_DMAC_TX_FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="17" property="RO"/>
				<Member name="dmac_tx_fifo_empty" description="Empty status of SATA_DMAC_TX_FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="16" property="RO"/>
				<Member name="dmac_rx_fifo_cnt" description="Number of data segments in SATA_DMAC_RX_FIFO (in DWORD)." range="15:8" property="RO"/>
				<Member name="dmac_tx_fifo_cnt" description="Number of data segments in SATA_DMAC_TX_FIFO (in DWORD)." range="7:0" property="RO"/>
				<Register offset="0x70"/>
				<Register offset="0xf0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL" description="SATA_PORT_PHYCTL is a PHY control register." value="0x0E636159" startoffset="0x074+n*0x80">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="phy_disable" description="Whether to use the PHY.&lt;br&gt;0: used&lt;br&gt;1: not used" range="28" property="RW"/>
				<Member name="phy_calibrated" description="Whether to calibrate the PHY.&lt;br&gt;0: not calibrated&lt;br&gt;1: calibrated" range="27" property="RW"/>
				<Member name="spd_change_ack" description="Whether the rate is allowed to switch.&lt;br&gt;0: not allowed&lt;br&gt;1: allowed" range="26" property="RW"/>
				<Member name="dp_rdy" description="Whether the PHY is ready to transmit data.&lt;br&gt;0: not ready&lt;br&gt;1: ready" range="25" property="RW"/>
				<Member name="bist_tx_fspd" description="Whether the clock frequency is forced to transmit in BIST mode.&lt;br&gt;0: not forced&lt;br&gt;1: forced" range="24" property="RW"/>
				<Member name="neg_mode_b" description="Negotiation mode B select.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="23" property="RW"/>
				<Member name="gen2_en" description="Transmit control signal. It indicates whether to support the 3G mode.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="22" property="RW"/>
				<Member name="los_ctl" description="LOS detection control.&lt;br&gt;00: The LOS detection is disabled.&lt;br&gt;01: reserved&lt;br&gt;10: The OOB signal is being detected.&lt;br&gt;11: reserved" range="21:20" property="RW"/>
				<Member name="rx_dpll_mode" description="Control mode of the receive DPLL.&lt;br&gt;000: indicates PHUG is 1 and FRUG is 1.&lt;br&gt;010: indicates PHUG is 2 and FRUG is 2.&lt;br&gt;010: indicates PHUG is 1 and FRUG is 4.&lt;br&gt;011: indicates PHUG is 2 and FRUG is 4.&lt;br&gt;Other values: reserved" range="19:17" property="RW"/>
				<Member name="rx_eq_val" description="Receive equalization control. The internal balancing value is ~ (rx_eq_val + 1) x 0.5 dB." range="16:14" property="RW"/>
				<Member name="rx_term_en" description="Receive termination enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tx_calc" description="Reserved, fixed at 0." range="12" property="RW"/>
				<Member name="tx_edgerate" description="Edge control for the transmitted signal. The default value is 0x0." range="11:10" property="RW"/>
				<Member name="tx_cko_en" description="tx_cko_clk clock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="rx_align_en" description="Received data alignment.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="8" property="RW"/>
				<Member name="tx_clk_align" description="Transmit clock alignment.&lt;br&gt;0: do not align&lt;br&gt;1: align" range="7" property="RW"/>
				<Member name="tx_atten" description="Transmit attenuation control.&lt;br&gt;000: 16/16&lt;br&gt;001: 14/16&lt;br&gt;010: 12/16&lt;br&gt;011: 10/16&lt;br&gt;100: 9/16&lt;br&gt;101: 8/16&lt;br&gt;11X: reserved" range="6:4" property="RW"/>
				<Member name="tx_boost" description="Transmit boost control. The value is –20 log [1 – (tx_boost[3:0] + 0.5)/32] dB." range="3:0" property="RW"/>
				<Register offset="0x74"/>
				<Register offset="0xf4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYSTS" description="SATA_PORT_PHYSTS is a PHY test status register." value="0x00000000" startoffset="0x078+n*0x80">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="tx_cko_word" description="Indicates the word receive clock of each lane, reserved currently." range="18" property="RW"/>
				<Member name="tx_rxpres" description="Indicates the receive detection, reserved currently." range="17" property="RW"/>
				<Member name="tx_done" description="Indicates that the operation of transmitting part of requests is complete, active high and reserved currently." range="16" property="RW"/>
				<Member name="spd_change" description="Indicates the rate change, active high." range="15" property="RW"/>
				<Member name="link_rdy" description="Indicates that sufficient D10.2 is transmitted in high level." range="14" property="RW"/>
				<Member name="init_compl" description="Indicates that non-align primitive is received in high level and initialization is complete." range="13" property="RW"/>
				<Member name="pwr_state" description="Indicates the low-power mode (partial or slumber status) when the bit is 1; indicates the active status in other cases." range="12" property="RW"/>
				<Member name="rx_pll_pwron" description="Indicates the power-on control signal of the received PLL." range="11" property="RW"/>
				<Member name="rx_en" description="Indicates the control status of the rx_en signal." range="10" property="RW"/>
				<Member name="tx_en" description="Indicates the control status of the tx_en signal." range="9:7" property="RW"/>
				<Member name="mpll_pwron" description="Indicates the power-on control signal of the MPLL." range="6" property="RW"/>
				<Member name="phy_comwake" description="Indicates that the PHY detects the COMWAKE signal, active high." range="5" property="RW"/>
				<Member name="phy_cominit" description="Indicates that the PHY detects the COMINIT signal, active high." range="4" property="RW"/>
				<Member name="half_rate" description="Indicates the rate of 1.5 Gbit/s when the bit is 1." range="3" property="RW"/>
				<Member name="phyrdy" description="Indicates that the PHY is initialized and then the PHY can communicate with the link layer, active high." range="2" property="RW"/>
				<Member name="los" description="Indicates the loss of signal output, active high." range="1" property="RW"/>
				<Member name="op_done" description="Indicates that the operations requested by the MPLL are complete, active high." range="0" property="RW"/>
				<Register offset="0x78"/>
				<Register offset="0xf8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SPI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x200C0000"/>
			<RegisterGroup name="SPICR0" description="SPICR0 is SPI control register 0." value="0x0000" startoffset="0x000">
				<Member name="scr" description="Serial clock rate, ranging from 0 to 255. The value of the SCR is used to generate the transmit and receive bit rates of the SPI. The formula is as follows: FSPICLK/(CPSDVSR (1 + SCR).&lt;br&gt;CPSDVSR is an even ranging from 2 to 254, and it is configured by SPICPSR." range="15:8" property="RW"/>
				<Member name="sph" description="SPICLKOUT phase. For details, see the &quot;SPI frame format of Peripheral Bus Timings&quot; in section 14.2.4." range="7" property="RW"/>
				<Member name="spo" description="SPICLKOUT polarity. For details, see the &quot;SPI Frame Format of Peripheral Bus Timings&quot; in section 14.2.4." range="6" property="RW"/>
				<Member name="frf" description="Frame format select.&lt;br&gt;00: Motorola SPI frame format&lt;br&gt;01: TI synchronous serial frame format&lt;br&gt;10: National microwire frame format&lt;br&gt;11: reserved" range="5:4" property="RW"/>
				<Member name="dss" description="Data width.&lt;br&gt;0011: 4 bits&lt;br&gt;1000: 9 bits&lt;br&gt;1101: 14 bits&lt;br&gt;0100: 5 bits&lt;br&gt;1001: 10 bits&lt;br&gt;1110: 15 bits&lt;br&gt;0101: 6 bits&lt;br&gt;1010: 11 bits&lt;br&gt;1111: 16 bits&lt;br&gt;0110: 7 bits&lt;br&gt;1011: 12 bits&lt;br&gt;0111: 8 bits&lt;br&gt;1100: 13 bits&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SPICR1" description="SPICR1 is SPI control register 1." value="0x7F00" startoffset="0x004">
				<Member name="waiten" description="Wait enable. This bit is valid when the SPICR0[FRF] is set to the national microwire frame format.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="waitval" description="Number of waiting beats between read and write when in the national microwire frame format. When WaitEn is 1 and the frame format is national microwire, WaitVal is valid." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="bigend" description="Data endian mode.&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="ms" description="Master or slave mode. This bit can be changed only when the SPI is disabled.&lt;br&gt;0: master mode (default value)&lt;br&gt;1: reserved" range="2" property="RW"/>
				<Member name="sse" description="SPI enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="lbm" description="Loopback mode.&lt;br&gt;0: A normal serial port operation is enabled.&lt;br&gt;1: The output of the transmit serial shift register is connected to the input of the receive serial shift register." range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDR" description="SPIDR is a data register." value="0x0000" startoffset="0x008">
				<Member name="data" description="transmit or receive FIFO.&lt;br&gt;Read: receive FIFO&lt;br&gt;Write: transmit FIFO&lt;br&gt;If the data is less than 16 bits, the data must be aligned to the right. The transmit logic ignores the unused upper bits, and the receive logic automatically aligns the data to the right." range="15:0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SPISR" description="SPISR is a status register." value="0x0003" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="15:5" property="RW"/>
				<Member name="bsy" description="SPI busy flag.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="4" property="RW"/>
				<Member name="rff" description="Whether the receive FIFO is full.&lt;br&gt;0: not full&lt;br&gt;1: full." range="3" property="RW"/>
				<Member name="rne" description="Whether the receive FIFO is not empty.&lt;br&gt;0: empty&lt;br&gt;1: not empty" range="2" property="RW"/>
				<Member name="tnf" description="Whether the transmit FIFO is not full.&lt;br&gt;0: full&lt;br&gt;1: not full" range="1" property="RW"/>
				<Member name="tfe" description="Whether the transmit FIFO is empty.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SPICPSR" description="SPICPSR is a clock divider register." value="0x0000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="15:8" property="RW"/>
				<Member name="cpsdvsr" description="Clock divider. The value must be an even ranging from 2 to 254. It depends on the frequency of the input clock SPICLK. The LSB is read as 0." range="7:0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SPIIMSC" description="SCIIMSC is an interrupt mask register. The value 0 indicates an interrupt is masked and thevalue1 indicates an interrupt is not masked." value="0x0000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="15:4" property="RW"/>
				<Member name="txim" description="Transmit FIFO interrupt mask.&lt;br&gt;0: The interrupt masked when only half of or less data is left in the transmit FIFO.&lt;br&gt;1: The interrupt not masked when only half of or less data is left the transmit FIFO." range="3" property="RW"/>
				<Member name="rxim" description="Receive FIFO interrupt mask.&lt;br&gt;0: The interrupt is masked when only half of or less data is left in the receive FIFO.&lt;br&gt;1: The interrupt is not masked when only half of or less data is left in the receive FIFO." range="2" property="RW"/>
				<Member name="rtim" description="Receive timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="rorim" description="Receive overflow interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;When the value is 1, the hardware stream control function is enabled. That is, when the receive FIFO is full, the SPI stops transmitting data." range="0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRIS" description="SPIRIS is a raw interrupt status register. The value 0 indicates no interrupts are generated, andthe value 1 indicates interrupts are generated." value="0x0008" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:4" property="RO"/>
				<Member name="txris" description="Raw transmit FIFO interrupt status." range="3" property="RO"/>
				<Member name="rxris" description="Raw receive FIFO interrupt status." range="2" property="RO"/>
				<Member name="rtris" description="Raw receive timeout interrupt status." range="1" property="RO"/>
				<Member name="rorris" description="Raw receive overflow interrupt status." range="0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="SPIMIS" description="SPIMIS is a masked interrupt status register. The value 0 indicates no interrupts are generated,and the value 1 indicates interrupts are generated." value="0x0000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="15:4" property="RO"/>
				<Member name="txmis" description="Status of the masked transmit FIFO interrupt." range="3" property="RO"/>
				<Member name="rxmis" description="Status of the masked transmit FIFO interrupt." range="2" property="RO"/>
				<Member name="rtmis" description="Status of the masked receive timeout interrupt." range="1" property="RO"/>
				<Member name="rormis" description="Status of the masked receive overflow interrupt." range="0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="SPIICR" description="SCIICR is an interrupt clear register. Writing 1 clears an interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="15:2" property="RO"/>
				<Member name="rtic" description="Receive timeout interrupt clear." range="1" property="RO"/>
				<Member name="roric" description="Receive overflow interrupt clear." range="0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDMACR" description="SCIDMACR is a DMA control register." value="0x0000" startoffset="0x024">
				<Member name="reserved" description="Reserved." range="15:2" property="WO"/>
				<Member name="txdmae" description="DMA transmit FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="WO"/>
				<Member name="rxdmae" description="DMA receive FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="WO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="SPITXFIFOCR" description="SPITXFIFOCR is a transmit FIFO control register." value="0x0001" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="15:6" property="RW"/>
				<Member name="txintsize" description="Threshold for generating the transmit FIFO request interrupt. That is, when the number of data segments in the transmit FIFO is less than or equal to the value of TXINTSize, TXRIS is valid.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" property="RW"/>
				<Member name="dmatxbrsize" description="Threshold for generating the transmit FIFO request DMA transfer burst. That is, when the number of data segments in the transmit FIFO is less than or equal to the configured value (256 – DMATXBRSize), DMATXBREQ is valid. The width of the transmit FIFO is 16 bits.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 128&lt;br&gt;111: 128" range="2:0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRXFIFOCR" description="SPIRXFIFOCR is a receive FIFO control register." value="0x0001" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:6" property="RW"/>
				<Member name="rxintsize" description="Threshold for generating the receive FIFO request interrupt. That is, when the number of data segments in the transmit FIFO is less than or equal to the configured value (256 – RXINTSize), RXRIS is valid. The width of the receive FIFO is 16 bits.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" property="RW"/>
				<Member name="dmarxbrsize" description="Burst transfer threshold. When this threshold is reached, the receive FIFO asks the DMA to perform a burst transfer. That is, when number of data segments in the transmit FIFO is less than or equal to the value of DMARXBRSize, DMARXBREQ is valid.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 128&lt;br&gt;111: 224" range="2:0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20080000"/>
			<RegisterGroup name="UART_DR" description="UART_DR is a UART data register that stores the received data and the data to be transmitted.The receive status can be queried by reading this register." value="0x0000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="oe" description="Overflow error.&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs. That is, a data segment is received when the receive FIFO is full." range="11" property="RO"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. That is, the time of receive data input signal keeping low is longer than a full word transfer. A full word consists of a start bit, a data bit, a parity bit, and a stop bit." range="10" property="RO"/>
				<Member name="pe" description="Parity error.&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs." range="9" property="RO"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" property="RO"/>
				<Member name="data" description="Data received and to be transmitted." range="7:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="UART_RSR is a receive status register or error clear register.&lt;ul&gt;&lt;li&gt;It acts as the receive status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.You can query the receive status by reading UART_DR. The status information about thebreak, frame, and parity read from UART_DR has priority over that read from UART_RSR.That is, the status read from UART_DR changes faster than that read from UART_RSR.UART_RSR is reset when any value is written to it.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="oe" description="Overflow error.&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs.&lt;br&gt;When the FIFO is full, the next data segment cannot be written to the FIFO and an overflow occurs in the shift register. Therefore, the contents in the FIFO are valid. In this case, the CPU must read the data immediately to spare the FIFO." range="3" property="RW"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;A break error occurs when the time of the receive data signal keeping low is longer than a full word transfer. A full word consists of a start bit, a data bit, a parity bit, and a stop bit." range="2" property="RW"/>
				<Member name="pe" description="Parity error.&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs when the received data is checked.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" property="RW"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: The stop bit of the received data is incorrect. The valid stop bit is 1." range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="UART_FR is a UART flag register." value="0x0012" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="txfe" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the transmit holding register is empty.&lt;br&gt;If UART_LCR_H [fen] is 1, the bit is set to 1 when the transmit FIFO is empty." range="7" property="RO"/>
				<Member name="rxff" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the receive holding register is full.&lt;br&gt;If UART_LCR_H [fen] is 1, this bit is set to 1 when the receive FIFO is full." range="6" property="RO"/>
				<Member name="txff" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the transmit holding register is full.&lt;br&gt;If UART_LCR_H [fen] is 1, the bit is set to 1 when the transmit FIFO is full." range="5" property="RO"/>
				<Member name="rxfe" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the receive holding register is empty.&lt;br&gt;If UART_LCR_H [fen] is 1, this bit is set to 1 when the receive FIFO is empty." range="4" property="RO"/>
				<Member name="busy" description="UART busy/idle status.&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy in transmitting data.&lt;br&gt;If the bit is set to 1, the status is kept until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;Regardless of whether the UART is enabled, this bit is set to 1 when the transmit FIFO is not empty." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="UART_IBRD is an integral baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock frequency divider corresponding to the integral part of the baud rate. All bits are cleared after reset." range="15:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="UART_FBRD is a fractional baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD can be updated only after the current datais transmitted and received completely.&lt;/li&gt;&lt;li&gt;The minimum clock frequency divider is 1 and the maximum divider is 65,535 (216 - 1).&lt;/li&gt;&lt;li&gt;That is, UART_IBRD cannot be 0 and UART_FBRD is ignored if UART_IBRD is 0.Similarly, if UART_IBRD is equal to 65,535 (0xFFFF), UART_IBRD must be 0. IfAssume that UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01. This indicatesthat the integral part of the clock frequency divider is 30 and the fractional part of theclock frequency divider is 0.015625. Therefore, the clock frequency divider is 30.015625.&lt;/li&gt;&lt;li&gt;Baud rate of the UART = Internal bus frequency/(16 x clock divider) = Internal busfrequency/(16 x 30.015625).Offset Address&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="banddivfrac" description="Clock frequency divider corresponding to the fractional part of the baud rate. All bits are cleared after reset." range="5:0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="UART_LCR_H is a transfer mode control register. The registers UART_LCR_H,UART_FBRD are updated, UART_LCR_H must be updated at the same time.Total Reset Value" value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="sps" description="Parity select.&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 of this register are set to 1 and bit 2 is set to 0, the parity bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" property="RW"/>
				<Member name="wlen" description="Count of bits in a transmitted or received frame.&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" property="RW"/>
				<Member name="fen" description="Transmit/receive FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="stp2" description="2-bit stop bit at the end of a transmitted frame.&lt;br&gt;0: There is no 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;1: There is a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;The receive logic does not check for the 2-bit stop bit during data reception." range="3" property="RW"/>
				<Member name="eps" description="Parity select during data transmission and reception.&lt;br&gt;0: The odd parity is generated or checked during data transmission and reception.&lt;br&gt;1: The even parity is generated or checked during data transmission and reception.&lt;br&gt;When UART_LCR_H [fen] is 0, this bit becomes invalid." range="2" property="RW"/>
				<Member name="pen" description="Parity enable.&lt;br&gt;0: The parity is disabled.&lt;br&gt;1: The parity is generated on the transmit side and checked on the receive side." range="1" property="RW"/>
				<Member name="brk" description="Break transmit.&lt;br&gt;0: invalid&lt;br&gt;1: After the current data transmission is complete, UTXD outputs low level continuously.&lt;br&gt;Note: This bit must retain 1 during the period of at least two full frames to ensure the break command is executed properly. In general, the bit must be set to 0." range="0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="UART_CR is a UART control register.To configure UART_CR, perform the following steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Clear UART_LCR_H [fen].Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Data is transmitted only when the nUARTCTS signal is valid." range="15" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data reception request is raised only when the receive FIFO has available space." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" property="-"/>
				<Member name="rts" description="Request transmit.&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal retains.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="11" property="RW"/>
				<Member name="dtr" description="Data transmit ready.&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal retains.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="10" property="RW"/>
				<Member name="rxe" description="UART receive enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" property="RW"/>
				<Member name="txe" description="UART transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" property="RW"/>
				<Member name="lbe" description="Loopback enable.&lt;br&gt;0: disabled&lt;br&gt;1: UARTTXD is looped back to UARTRXD." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:1" property="-"/>
				<Member name="uarten" description="UART enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the data transfer is stopped abnormally." range="0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="UART_IFLS is an interrupt FIFO threshold select register. It is used to set a threshold fortriggering a FIFO interrupt (UART_TXINTR or UART_RXINTR)." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxiflsel" description="Receive interrupt FIFO threshold select. A receive interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: receive FIFO ≥ 1/8 full&lt;br&gt;001: receive FIFO ≥ 1/4 full&lt;br&gt;010: receive FIFO ≥ 1/2 full&lt;br&gt;011: receive FIFO ≥ 3/4 full&lt;br&gt;100: receive FIFO ≥ 7/8 full&lt;br&gt;101–111: reserved" range="5:3" property="RW"/>
				<Member name="txiflsel" description="Transmit interrupt FIFO threshold select. A transmit interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: transmit FIFO ≤ 1/8 full&lt;br&gt;001: transmit FIFO ≤ 1/4 full&lt;br&gt;011: transmit FIFO ≤ 3/4 full&lt;br&gt;010: transmit FIFO ≤ 1/2 full&lt;br&gt;100: transmit FIFO ≤ 7/8 full&lt;br&gt;101–111: reserved" range="2:0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="UART_IMSC is an interrupt mask register. It is used to mask interrupts." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeim" description="Mask status of the overflow error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" property="RW"/>
				<Member name="beim" description="Mask status of the break error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" property="RW"/>
				<Member name="peim" description="Mask status of the parity interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" property="RW"/>
				<Member name="feim" description="Mask status of the frame error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" property="RW"/>
				<Member name="rtim" description="Mask status of the receive timeout interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" property="RW"/>
				<Member name="txim" description="Mask status of the transmit interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="rxim" description="Mask status of the receive interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="UART_RIS is a raw interrupt status register. The contents of this register are not affected bythe UART_IMSC register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeris" description="Status of the raw overflow error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="beris" description="Status of the raw break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="peris" description="Status of the raw parity interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="feris" description="Status of the raw error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtris" description="Status of the raw receive timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txris" description="Status of the raw transmit interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxris" description="Status of the raw receive interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="UART_MIS is a masked interrupt status register. The contents of this register are the resultsobtained after the raw interrupt status is ANDed with the interrupt mask status." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oemis" description="Status of the masked overflow error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="bemis" description="Status of the masked break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="pemis" description="Status of the masked parity interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="femis" description="Status of the masked error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtmis" description="Status of the masked receive timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txmis" description="Status of the masked transmit interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxmis" description="Status of the masked receive interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="UART_ICR is an interrupt clear register. When 1 is written to it, the corresponding interrupt iscleared. Writing 0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeic" description="Overflow error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="10" property="WO"/>
				<Member name="beic" description="Break error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="9" property="WO"/>
				<Member name="peic" description="Parity interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="8" property="WO"/>
				<Member name="feic" description="Error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="7" property="WO"/>
				<Member name="rtic" description="Receive timeout interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="6" property="WO"/>
				<Member name="txic" description="Transmit interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="5" property="WO"/>
				<Member name="rxic" description="Receive interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="4" property="WO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="UART_DMACR is a DMA control register. It is used to control whether to enable the DMAoperation of the transmit and receive FIFOs." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved." range="15:3" property="-"/>
				<Member name="dmaonerr" description="Receive channel DMA enable when the UART error interrupt (UARTEINTR) occurs.&lt;br&gt;0: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the receive channel is valid.&lt;br&gt;1: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the receive channel is invalid." range="2" property="RW"/>
				<Member name="txdmae" description="Transmit FIFO DMA enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="rxdmae" description="Receive FIFO DMA enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x100B0000"/>
			<RegisterGroup name="INTNREG00" description="INTNREG00 is a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved." range="31:14" property="-"/>
				<Member name="val" description="Value of the micro-frame counter. This register is used only for emulation. In normal mode, the micro-frame length is 125 μs defined by the protocol. During emulation, you can change the micro-frame length by configuring this register as required to reduce the emulation time." range="13:1" property="RW"/>
				<Member name="en" description="Register enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG04" description="INTNREG04 is a debug register." value="0x00000000" startoffset="0xA0">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="auto_en" description="Automatic feature enable.&lt;br&gt;0: enabled. The suspend signal is valid when the run/stop bit is reset by software, but the hchalted bit is not set.&lt;br&gt;1: disabled. The port is not suspended when software clears the run/stop bit.&lt;br&gt;The default value is 0." range="5" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reload enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="scaledwn_enum_time" description="Port enumeration time scale down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG05" description="INTNREG05 is a control and status register. It is used to read or write to the PHY." value="0x00001000" startoffset="0xA4">
				<Member name="reserved" description="Reserved." range="31:18" property="-"/>
				<Member name="vbusy" description="The value 1 indicates that the hardware is writing data. This bit is cleared only when the process ends." range="17" property="RO"/>
				<Member name="vport" description="Port ID. It cannot exceed the supported number of ports." range="16:13" property="RW"/>
				<Member name="vcontrol_loadm" description="Load enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="12" property="RW"/>
				<Member name="vcontrol" description="Port control signal." range="11:8" property="RW"/>
				<Member name="vstatus" description="Port status signal." range="7:0" property="RO"/>
				<Register offset="0xA4"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG06" description="INTNREG06 is an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="AHB error." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:12" property="-"/>
				<Member name="hbusrt_err" description="hbrust value during a control transfer when an AHB error occurs." range="11:9" property="RO"/>
				<Member name="num_beat_err" description="Number of beats during a burst transfer when an AHB error occurs. The maximum number of beats is 16.&lt;br&gt;0x00–0x10: valid&lt;br&gt;0x11–0x1F: reserved" range="8:4" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats during a burst transfer when an AHB error occurs." range="3:0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG07" description="INTNREG07 is an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address during a control transfer when an AHB error occurs." range="31:0" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
