# ğŸš¦ Traffic Light Controller - FSM Project

This project implements a Finite State Machine (FSM) based Traffic Light Controller using Verilog HDL.  
The design is written, constrained, and simulated using Vivado.

---

## ğŸ“‚ Project Files:
- `traffic_controller.v` â†’ Verilog FSM design for traffic light control.
- `traffic_controller_tb.v` â†’ Verilog testbench file for simulation.
- `traffic_light.xdc` â†’ Xilinx Design Constraints file.
- `waveform.png` â†’ Simulation waveform.
- `schematic.png` â†’ Schematic diagram of the FSM.
- `timing_summary.png` â†’ Timing summary screenshot.
- `README.md` â†’ Project documentation.

---

## ğŸ› ï¸ Tools Used:
- Verilog HDL
- Xilinx Vivado
- GTKWave 

---

## ğŸš€ How to Run:
1. Clone the repository:
   ```bash
   git clone https://github.com/Ishaanmittal09/traffic-light-controller-fsm.git
