INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
ERROR: [VRFC 10-91] dir is not declared [/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd:78]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd:37]
INFO: [VRFC 10-240] VHDL file /home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-1/Lab_1/Lab_1.srcs/sim_1/new/fancy_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fancy_test
