# Lattice_iCE40_FPGA_Designs

This project consists of top file(top.v), receiver(uart_rx.v), and transmitter(uart_tx.v). A possible simulation file is shown as tb_uart.v