Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 05:05:27 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_54_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[5]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No1_instance/Y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.436ns (13.180%)  route 2.872ns (86.820%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 6.373 - 4.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 0.955ns, distribution 1.207ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.868ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=56102, routed)       2.162     3.113    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X120Y433       FDCE                                         r  ModCount591_instance/count_reg[5]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y433       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.192 r  ModCount591_instance/count_reg[5]_rep__2/Q
                         net (fo=143, routed)         1.007     4.199    ModCount591_instance/count_reg[4]_rep__0_0
    SLICE_X104Y445       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.299 f  ModCount591_instance/g0_b4__2__0/O
                         net (fo=36, routed)          0.538     4.837    ModCount591_instance/Y_reg[0]_4[4]
    SLICE_X112Y462       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     4.934 r  ModCount591_instance/Y[33]_i_9/O
                         net (fo=34, routed)          1.286     6.220    MUX_Product_0_impl_1_instance/count_reg[0]_2
    SLICE_X101Y392       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     6.316 r  MUX_Product_0_impl_1_instance/Y[4]_i_3/O
                         net (fo=1, routed)           0.010     6.326    MUX_Product_0_impl_1_instance/Y[4]_i_3_n_0
    SLICE_X101Y392       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     6.390 r  MUX_Product_0_impl_1_instance/Y_reg[4]_i_1/O
                         net (fo=1, routed)           0.031     6.421    Delay1No1_instance/count_reg[0][4]
    SLICE_X101Y392       FDCE                                         r  Delay1No1_instance/Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=56102, routed)       1.713     6.373    Delay1No1_instance/clk_IBUF_BUFG
    SLICE_X101Y392       FDCE                                         r  Delay1No1_instance/Y_reg[4]/C
                         clock pessimism              0.378     6.751    
                         clock uncertainty           -0.035     6.716    
    SLICE_X101Y392       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.741    Delay1No1_instance/Y_reg[4]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  0.320    




