TimeQuest Timing Analyzer report for GSensor
Wed Apr 15 16:40:20 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'
 14. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 40. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 64. Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 65. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Output Enable Times
 79. Minimum Output Enable Times
 80. Output Disable Times
 81. Minimum Output Disable Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  14.3%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency  ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz   ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz    ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz    ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
; vga:u_vga|v_sync                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000   ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { vga:u_vga|v_sync }                                     ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 35.94 MHz  ; 35.94 MHz       ; CLOCK_50                                             ;      ;
; 101.75 MHz ; 101.75 MHz      ; vga:u_vga|v_sync                                     ;      ;
; 253.74 MHz ; 253.74 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; CLOCK_50                                             ; -127.826 ; -8016.677     ;
; vga:u_vga|v_sync                                     ; -8.828   ; -139.415      ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.888   ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.420 ; -0.420        ;
; CLOCK_50                                             ; 0.256  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.359  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.215 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.115 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -30.000       ;
; CLOCK_50                                             ; 9.487   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.746 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                               ;
+----------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node                  ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+
; -127.826 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.884     ; 127.427    ;
; -127.743 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.884     ; 127.344    ;
; -127.641 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.884     ; 127.242    ;
; -127.633 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.884     ; 127.234    ;
; -127.474 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.533     ; 127.426    ;
; -127.420 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.884     ; 127.021    ;
; -127.410 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.521     ; 127.374    ;
; -127.391 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.533     ; 127.343    ;
; -127.327 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.521     ; 127.291    ;
; -127.289 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.533     ; 127.241    ;
; -127.282 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.491     ; 127.276    ;
; -127.281 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.533     ; 127.233    ;
; -127.268 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.509     ; 127.244    ;
; -127.237 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.541     ; 127.181    ;
; -127.225 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.521     ; 127.189    ;
; -127.217 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.521     ; 127.181    ;
; -127.213 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.884     ; 126.814    ;
; -127.199 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.491     ; 127.193    ;
; -127.185 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.509     ; 127.161    ;
; -127.155 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 127.094    ;
; -127.155 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 127.094    ;
; -127.154 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.541     ; 127.098    ;
; -127.110 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.552     ; 127.043    ;
; -127.097 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.491     ; 127.091    ;
; -127.090 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.681    ;
; -127.089 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.680    ;
; -127.089 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.491     ; 127.083    ;
; -127.083 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.509     ; 127.059    ;
; -127.080 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.905     ; 126.660    ;
; -127.078 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.549     ; 127.014    ;
; -127.076 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.658    ;
; -127.076 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.902     ; 126.659    ;
; -127.075 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.657    ;
; -127.075 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.509     ; 127.051    ;
; -127.072 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 127.011    ;
; -127.072 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 127.011    ;
; -127.068 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.533     ; 127.020    ;
; -127.052 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.541     ; 126.996    ;
; -127.047 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.509     ; 127.023    ;
; -127.046 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.637    ;
; -127.046 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.551     ; 126.980    ;
; -127.044 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.541     ; 126.988    ;
; -127.043 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.510     ; 127.018    ;
; -127.042 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.551     ; 126.976    ;
; -127.027 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.552     ; 126.960    ;
; -127.020 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.877     ; 126.628    ;
; -127.007 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.598    ;
; -127.006 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.597    ;
; -127.004 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.521     ; 126.968    ;
; -127.000 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.877     ; 126.608    ;
; -127.000 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.877     ; 126.608    ;
; -126.997 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.905     ; 126.577    ;
; -126.995 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.549     ; 126.931    ;
; -126.993 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.575    ;
; -126.993 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.902     ; 126.576    ;
; -126.992 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.574    ;
; -126.989 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[27] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.540     ; 126.934    ;
; -126.987 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[46] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.540     ; 126.932    ;
; -126.978 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[30] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.520     ; 126.943    ;
; -126.972 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.906     ; 126.551    ;
; -126.970 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 126.909    ;
; -126.970 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 126.909    ;
; -126.964 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.509     ; 126.940    ;
; -126.963 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.554    ;
; -126.963 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.551     ; 126.897    ;
; -126.962 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 126.901    ;
; -126.962 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.546     ; 126.901    ;
; -126.960 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.510     ; 126.935    ;
; -126.959 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.551     ; 126.893    ;
; -126.946 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[16] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.515     ; 126.916    ;
; -126.946 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.538     ; 126.893    ;
; -126.937 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.877     ; 126.545    ;
; -126.925 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.552     ; 126.858    ;
; -126.924 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[41] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.511     ; 126.898    ;
; -126.922 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[31] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.511     ; 126.896    ;
; -126.917 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.877     ; 126.525    ;
; -126.917 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.877     ; 126.525    ;
; -126.917 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.552     ; 126.850    ;
; -126.906 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[27] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.540     ; 126.851    ;
; -126.905 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.496    ;
; -126.904 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.495    ;
; -126.904 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[46] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.540     ; 126.849    ;
; -126.898 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[49] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.519     ; 126.864    ;
; -126.897 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.488    ;
; -126.896 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.894     ; 126.487    ;
; -126.895 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.905     ; 126.475    ;
; -126.895 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[30] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.520     ; 126.860    ;
; -126.893 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.549     ; 126.829    ;
; -126.891 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.473    ;
; -126.891 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.902     ; 126.474    ;
; -126.890 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.472    ;
; -126.889 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.906     ; 126.468    ;
; -126.887 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.905     ; 126.467    ;
; -126.885 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.549     ; 126.821    ;
; -126.883 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.465    ;
; -126.883 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.902     ; 126.466    ;
; -126.882 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.903     ; 126.464    ;
; -126.879 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[48] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.501     ; 126.863    ;
; -126.879 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[3]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.535     ; 126.829    ;
; -126.876 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.491     ; 126.870    ;
+----------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                       ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -8.828 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.746      ;
; -8.814 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.732      ;
; -8.786 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.704      ;
; -8.757 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.675      ;
; -8.752 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.670      ;
; -8.695 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.613      ;
; -8.695 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.613      ;
; -8.652 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.570      ;
; -8.614 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.532      ;
; -8.600 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.518      ;
; -8.599 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.517      ;
; -8.585 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.503      ;
; -8.571 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.489      ;
; -8.557 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.475      ;
; -8.538 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.456      ;
; -8.523 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.441      ;
; -8.495 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.413      ;
; -8.481 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.399      ;
; -8.466 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.384      ;
; -8.438 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.356      ;
; -8.397 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.315      ;
; -8.368 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.286      ;
; -8.341 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.259      ;
; -8.334 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.252      ;
; -8.306 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.224      ;
; -8.293 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 9.207      ;
; -8.284 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.202      ;
; -8.277 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.195      ;
; -8.263 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.181      ;
; -8.195 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 9.109      ;
; -8.159 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 9.073      ;
; -8.127 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.045      ;
; -8.120 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.038      ;
; -8.112 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.030      ;
; -8.105 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.023      ;
; -8.084 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 9.002      ;
; -8.077 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.995      ;
; -8.076 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.990      ;
; -7.997 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.915      ;
; -7.940 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.858      ;
; -7.895 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.813      ;
; -7.888 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.806      ;
; -7.783 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.701      ;
; -7.768 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.686      ;
; -7.740 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.658      ;
; -7.668 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.582      ;
; -7.621 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.535      ;
; -7.614 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.528      ;
; -7.609 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.523      ;
; -7.551 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.469      ;
; -7.547 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.461      ;
; -7.510 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.424      ;
; -7.376 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.294      ;
; -7.341 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.255      ;
; -7.319 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.237      ;
; -7.282 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.196      ;
; -7.277 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.191      ;
; -7.220 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.134      ;
; -7.163 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.081      ;
; -7.163 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 8.077      ;
; -7.162 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.080      ;
; -7.147 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.065      ;
; -7.119 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.037      ;
; -7.106 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 8.024      ;
; -7.074 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.988      ;
; -7.067 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.981      ;
; -6.949 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.867      ;
; -6.934 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.852      ;
; -6.930 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.848      ;
; -6.906 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.824      ;
; -6.747 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.661      ;
; -6.740 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.654      ;
; -6.730 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.644      ;
; -6.722 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.730      ;
; -6.717 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.635      ;
; -6.708 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.716      ;
; -6.682 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.600      ;
; -6.656 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.570      ;
; -6.646 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.654      ;
; -6.634 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.642      ;
; -6.625 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.543      ;
; -6.620 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.628      ;
; -6.589 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.597      ;
; -6.558 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.566      ;
; -6.501 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.509      ;
; -6.468 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.386      ;
; -6.453 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.371      ;
; -6.429 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.437      ;
; -6.425 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.077     ; 7.343      ;
; -6.415 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.423      ;
; -6.403 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.317      ;
; -6.353 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.361      ;
; -6.352 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.360      ;
; -6.311 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.319      ;
; -6.296 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.304      ;
; -6.285 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.081     ; 7.199      ;
; -6.262 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.270      ;
; -6.252 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.260      ;
; -6.249 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.257      ;
; -6.238 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.593      ; 9.246      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.888  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.731      ;
; 13.888  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.731      ;
; 13.903  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.716      ;
; 13.903  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.716      ;
; 13.903  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.716      ;
; 13.903  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.716      ;
; 13.903  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.716      ;
; 13.903  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.716      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.249  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 3.370      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 14.711  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.326     ; 2.908      ;
; 15.055  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.552      ;
; 15.055  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.552      ;
; 15.085  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.522      ;
; 15.101  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.504      ;
; 15.101  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.504      ;
; 15.101  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.504      ;
; 15.368  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.239      ;
; 15.368  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.239      ;
; 15.368  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.239      ;
; 15.368  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.239      ;
; 15.368  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.239      ;
; 15.368  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.239      ;
; 15.368  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.239      ;
; 15.895  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.710      ;
; 16.190  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.415      ;
; 496.059 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.873      ;
; 496.059 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.873      ;
; 496.074 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.858      ;
; 496.074 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.858      ;
; 496.074 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.858      ;
; 496.074 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.858      ;
; 496.074 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.858      ;
; 496.074 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.858      ;
; 496.104 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.828      ;
; 496.104 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.828      ;
; 496.119 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.813      ;
; 496.119 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.813      ;
; 496.119 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.813      ;
; 496.119 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.813      ;
; 496.119 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.813      ;
; 496.119 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.813      ;
; 496.167 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.765      ;
; 496.167 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.765      ;
; 496.182 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.750      ;
; 496.182 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.750      ;
; 496.182 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.750      ;
; 496.182 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.750      ;
; 496.182 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.750      ;
; 496.182 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.750      ;
; 496.219 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.720      ;
; 496.219 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.720      ;
; 496.249 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.690      ;
; 496.254 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.678      ;
; 496.254 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.678      ;
; 496.265 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.672      ;
; 496.265 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.672      ;
; 496.265 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 3.672      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.661      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.661      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.661      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.661      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.661      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.661      ;
; 496.324 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.608      ;
; 496.324 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.608      ;
; 496.339 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.593      ;
; 496.339 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.593      ;
; 496.339 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.593      ;
; 496.339 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.593      ;
; 496.339 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.593      ;
; 496.339 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.593      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.420 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.512      ;
; 496.465 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.467      ;
; 496.465 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.467      ;
; 496.465 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.467      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                          ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.420 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 2.454      ;
; -0.306 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 2.568      ;
; -0.244 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 2.630      ;
; -0.234 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 2.640      ;
; -0.219 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 2.655      ;
; -0.124 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 2.750      ;
; 0.142  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 3.016      ;
; 0.816  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.029      ;
; 1.171  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.045      ;
; 1.173  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|sign_g_y        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.033      ;
; 1.248  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.461      ;
; 1.270  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.144      ;
; 1.271  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.145      ;
; 1.285  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.163      ;
; 1.307  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[2]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.181      ;
; 1.312  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.190      ;
; 1.313  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.187      ;
; 1.327  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.201      ;
; 1.335  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.213      ;
; 1.346  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.220      ;
; 1.351  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.229      ;
; 1.352  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.230      ;
; 1.364  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.242      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.243      ;
; 1.373  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.233      ;
; 1.376  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.236      ;
; 1.379  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.239      ;
; 1.383  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.243      ;
; 1.387  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.261      ;
; 1.392  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.270      ;
; 1.403  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.277      ;
; 1.408  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.286      ;
; 1.409  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.269      ;
; 1.412  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.272      ;
; 1.415  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.628      ;
; 1.416  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.276      ;
; 1.419  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.279      ;
; 1.419  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.632      ;
; 1.423  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.283      ;
; 1.425  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.299      ;
; 1.428  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.306      ;
; 1.431  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.309      ;
; 1.431  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.309      ;
; 1.432  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.292      ;
; 1.435  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.295      ;
; 1.439  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.317      ;
; 1.439  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.317      ;
; 1.439  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.299      ;
; 1.445  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.323      ;
; 1.449  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.309      ;
; 1.452  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.312      ;
; 1.454  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.314      ;
; 1.455  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.315      ;
; 1.455  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.315      ;
; 1.458  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.318      ;
; 1.458  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.318      ;
; 1.462  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.322      ;
; 1.462  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.322      ;
; 1.464  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.342      ;
; 1.465  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.325      ;
; 1.466  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.340      ;
; 1.468  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.328      ;
; 1.469  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.329      ;
; 1.472  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.332      ;
; 1.476  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.336      ;
; 1.483  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.357      ;
; 1.488  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.348      ;
; 1.488  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.348      ;
; 1.491  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.351      ;
; 1.491  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.351      ;
; 1.494  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.354      ;
; 1.502  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.362      ;
; 1.503  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.363      ;
; 1.504  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.382      ;
; 1.505  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.365      ;
; 1.506  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.384      ;
; 1.506  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.384      ;
; 1.510  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.370      ;
; 1.520  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[0]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.394      ;
; 1.520  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.398      ;
; 1.522  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.396      ;
; 1.522  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.735      ;
; 1.526  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.386      ;
; 1.527  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.740      ;
; 1.530  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.390      ;
; 1.530  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.390      ;
; 1.531  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.744      ;
; 1.533  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.393      ;
; 1.533  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.393      ;
; 1.533  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.393      ;
; 1.533  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.393      ;
; 1.533  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[6]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.746      ;
; 1.537  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.397      ;
; 1.537  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.397      ;
; 1.542  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[2]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.147      ; 4.416      ;
; 1.543  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.421      ;
; 1.543  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.151      ; 4.421      ;
; 1.544  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.404      ;
; 1.544  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.404      ;
; 1.544  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.133      ; 4.404      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.256 ; vga:u_vga|v_sync                   ; vga:u_vga|tmp_random[0]                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.155      ; 2.797      ;
; 0.270 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[5]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 2.795      ;
; 0.280 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[3]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 2.805      ;
; 0.290 ; vga:u_vga|v_sync                   ; vga:u_vga|out_v_sync                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.161      ; 2.837      ;
; 0.311 ; vga:u_vga|address_b[0]             ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.377      ; 0.875      ;
; 0.312 ; vga:u_vga|address_b[3]             ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.377      ; 0.876      ;
; 0.330 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[1]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.135      ; 2.851      ;
; 0.330 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[3]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.135      ; 2.851      ;
; 0.330 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[4]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.135      ; 2.851      ;
; 0.330 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[5]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.135      ; 2.851      ;
; 0.342 ; vga:u_vga|submarines[16]           ; vga:u_vga|submarines[16]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[48]           ; vga:u_vga|submarines[48]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[41]           ; vga:u_vga|submarines[41]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[31]           ; vga:u_vga|submarines[31]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[10]           ; vga:u_vga|submarines[10]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[14]           ; vga:u_vga|submarines[14]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[25]           ; vga:u_vga|submarines[25]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[15]           ; vga:u_vga|submarines[15]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[43]           ; vga:u_vga|submarines[43]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[23]           ; vga:u_vga|submarines[23]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[7]            ; vga:u_vga|submarines[7]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; vga:u_vga|submarines[21]           ; vga:u_vga|submarines[21]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[40]           ; vga:u_vga|submarines[40]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[49]           ; vga:u_vga|submarines[49]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[2]            ; vga:u_vga|submarines[2]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[8]            ; vga:u_vga|submarines[8]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[27]           ; vga:u_vga|submarines[27]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[11]           ; vga:u_vga|submarines[11]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[6]            ; vga:u_vga|submarines[6]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[46]           ; vga:u_vga|submarines[46]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[33]           ; vga:u_vga|submarines[33]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[29]           ; vga:u_vga|submarines[29]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[4]            ; vga:u_vga|submarines[4]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[30]           ; vga:u_vga|submarines[30]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[20]           ; vga:u_vga|submarines[20]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[39]           ; vga:u_vga|submarines[39]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[35]           ; vga:u_vga|submarines[35]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; vga:u_vga|submarines[28]           ; vga:u_vga|submarines[28]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[18]           ; vga:u_vga|submarines[18]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|nb_submarines[2]         ; vga:u_vga|nb_submarines[2]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|nb_submarines[1]         ; vga:u_vga|nb_submarines[1]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[5]            ; vga:u_vga|submarines[5]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[45]           ; vga:u_vga|submarines[45]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[19]           ; vga:u_vga|submarines[19]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[44]           ; vga:u_vga|submarines[44]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[47]           ; vga:u_vga|submarines[47]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[13]           ; vga:u_vga|submarines[13]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; vga:u_vga|submarines[9]            ; vga:u_vga|submarines[9]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[38]           ; vga:u_vga|submarines[38]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[22]           ; vga:u_vga|submarines[22]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[36]           ; vga:u_vga|submarines[36]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|nb_submarines[3]         ; vga:u_vga|nb_submarines[3]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; vga:u_vga|rd_en_b                  ; vga:u_vga|rd_en_b                                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[0]         ; vga:u_vga|nb_submarines[0]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[0]            ; vga:u_vga|submarines[0]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[24]           ; vga:u_vga|submarines[24]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[32]           ; vga:u_vga|submarines[32]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[42]           ; vga:u_vga|submarines[42]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[34]           ; vga:u_vga|submarines[34]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[12]           ; vga:u_vga|submarines[12]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[37]           ; vga:u_vga|submarines[37]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[17]           ; vga:u_vga|submarines[17]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[3]            ; vga:u_vga|submarines[3]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[26]           ; vga:u_vga|submarines[26]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1]            ; vga:u_vga|submarines[1]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.376 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[6]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.134      ; 2.896      ;
; 0.376 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[0]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.134      ; 2.896      ;
; 0.376 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[2]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.134      ; 2.896      ;
; 0.389 ; vga:u_vga|cnt_fast[12]             ; vga:u_vga|cnt_fast[12]                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[1]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[0]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[2]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[3]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[5]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[4]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[7]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[6]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[12]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[8]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[9]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[10]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.408 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[11]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.141      ; 2.935      ;
; 0.444 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[0]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 2.969      ;
; 0.459 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[1]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 2.984      ;
; 0.460 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[4]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 2.985      ;
; 0.463 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[6]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 2.988      ;
; 0.479 ; vga:u_vga|nb_submarines[3]         ; vga:u_vga|tmp_random[0]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.699      ;
; 0.489 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[2]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 3.014      ;
; 0.515 ; vga:u_vga|v_cnt[8]                 ; vga:u_vga|v_sync                                                                                            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.734      ;
; 0.538 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.060      ; 0.755      ;
; 0.548 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[12]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.359 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.376 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.392 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.402 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.425 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.643      ;
; 0.433 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.651      ;
; 0.439 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.657      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.520 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.738      ;
; 0.534 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.754      ;
; 0.535 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.536 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.557 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.777      ;
; 0.559 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.562 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.597 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.604 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.609 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.610 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.616 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 0.618 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.836      ;
; 0.620 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.628 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.846      ;
; 0.650 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.868      ;
; 0.658 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.878      ;
; 0.662 ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.880      ;
; 0.683 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.903      ;
; 0.691 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.911      ;
; 0.706 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.926      ;
; 0.712 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.932      ;
; 0.712 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.932      ;
; 0.719 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.937      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.961      ;
; 0.765 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.983      ;
; 0.765 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.983      ;
; 0.766 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.984      ;
; 0.767 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.985      ;
; 0.768 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.986      ;
; 0.791 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.009      ;
; 0.815 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.036      ;
; 0.815 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.036      ;
; 0.815 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.036      ;
; 0.816 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.037      ;
; 0.818 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.039      ;
; 0.818 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.039      ;
; 0.819 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.040      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.828 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.046      ;
; 0.828 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.046      ;
; 0.835 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.053      ;
; 0.835 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.053      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.215 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.387      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.689 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 1.913      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.855 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.750      ;
; 15.907 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.698      ;
; 15.907 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.698      ;
; 15.907 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.698      ;
; 15.907 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.698      ;
; 15.907 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 1.698      ;
; 15.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.673      ;
; 15.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.673      ;
; 15.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.673      ;
; 15.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.673      ;
; 15.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.673      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.115 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.520      ;
; 3.115 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.520      ;
; 3.115 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.520      ;
; 3.115 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.520      ;
; 3.115 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.520      ;
; 3.133 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.536      ;
; 3.133 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.536      ;
; 3.133 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.536      ;
; 3.133 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.536      ;
; 3.133 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.536      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.156 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.854     ; 1.559      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.335 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.735      ;
; 3.838 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.238      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                         ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk   ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[0]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[11]                         ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[1]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[2]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[3]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[4]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[5]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[6]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[7]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[8]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[9]                          ;
; 9.574 ; 9.758        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[28]                                                                                    ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[20]                                                                                    ;
; 9.577 ; 9.761        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[44]                                                                                    ;
; 9.577 ; 9.761        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[45]                                                                                    ;
; 9.579 ; 9.763        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[35]                                                                                    ;
; 9.579 ; 9.763        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[39]                                                                                    ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[1]                                                                                      ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[4]                                                                                      ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[10]                                                                                    ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[21]                                                                                    ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[48]                                                                                    ;
; 9.581 ; 9.765        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[0]                                                                                      ;
; 9.581 ; 9.765        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[14]                                                                                    ;
; 9.581 ; 9.765        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[23]                                                                                    ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[25]                                                                                    ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[43]                                                                                    ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[3]                                                                                      ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[3]                                                                                         ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[1]                                                                                  ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[2]                                                                                  ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[11]                                                                                    ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[15]                                                                                    ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[2]                                                                                     ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[30]                                                                                    ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[7]                                                                                     ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[8]                                                                                     ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[27]                                                                                    ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[46]                                                                                    ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[47]                                                                                    ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[5]                                                                                     ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[16]                                                                                    ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[31]                                                                                    ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[41]                                                                                    ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[2]                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[5]                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[18]                                                                                    ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[29]                                                                                    ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[49]                                                                                    ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[4]                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[6]                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|wr_en_a                                                                                           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[19]                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[33]                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[40]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[13]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[9]                                                                                     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[0]                                                                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[3]                                                                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[22]                                                                                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[36]                                                                                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[38]                                                                                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[0]                                                                                     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[3]                                                                                     ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                       ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                                                                      ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                        ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[42]                                                                                    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[1]                                                                                     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[26]                                                                                    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[0]                                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[1]                                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[2]                                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[3]                                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[4]                                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[5]                                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[0]                                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[1]                                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[2]                                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[3]                                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[4]                                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[5]                                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[6]                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.489 ; -193.004 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.810 ; -195.291 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.227 ; 194.744 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.513 ; 196.016 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.617   ; 6.655   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.993   ; 6.983   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.620   ; 6.624   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.365   ; 6.406   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.857   ; 5.772   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.872 ; 204.863 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.827 ; 205.715 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.735 ; 207.737 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.666 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.568 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.391   ; 6.424   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.752   ; 6.738   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.393   ; 6.394   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.149   ; 6.184   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.662   ; 5.577   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.314 ; 204.309 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.196 ; 205.097 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.847 ; 204.829 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.161 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.063 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.656 ; 205.534 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.914 ; 204.792 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.680   ; 205.802   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.736   ; 204.858   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 40.17 MHz  ; 40.17 MHz       ; CLOCK_50                                             ;      ;
; 113.84 MHz ; 113.84 MHz      ; vga:u_vga|v_sync                                     ;      ;
; 283.37 MHz ; 283.37 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; CLOCK_50                                             ; -113.260 ; -7103.644     ;
; vga:u_vga|v_sync                                     ; -7.784   ; -121.946      ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.573   ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.218 ; -0.218        ;
; CLOCK_50                                             ; 0.228  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.312  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.716 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.753 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -30.000       ;
; CLOCK_50                                             ; 9.486   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.743 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                ;
+----------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node                  ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+
; -113.260 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.762     ; 112.983    ;
; -113.169 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.762     ; 112.892    ;
; -113.099 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.762     ; 112.822    ;
; -113.096 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.762     ; 112.819    ;
; -112.947 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.449     ; 112.983    ;
; -112.904 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.762     ; 112.627    ;
; -112.900 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.437     ; 112.948    ;
; -112.856 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.449     ; 112.892    ;
; -112.843 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.411     ; 112.917    ;
; -112.809 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.437     ; 112.857    ;
; -112.786 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.449     ; 112.822    ;
; -112.783 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.449     ; 112.819    ;
; -112.763 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.822    ;
; -112.758 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.457     ; 112.786    ;
; -112.752 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.411     ; 112.826    ;
; -112.739 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.437     ; 112.787    ;
; -112.736 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.437     ; 112.784    ;
; -112.715 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.739    ;
; -112.715 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.739    ;
; -112.682 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.411     ; 112.756    ;
; -112.681 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.762     ; 112.404    ;
; -112.679 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.697    ;
; -112.679 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.411     ; 112.753    ;
; -112.672 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.731    ;
; -112.667 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.457     ; 112.695    ;
; -112.632 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.464     ; 112.653    ;
; -112.624 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.648    ;
; -112.624 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.648    ;
; -112.622 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.326    ;
; -112.622 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.326    ;
; -112.622 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.779     ; 112.328    ;
; -112.621 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.429     ; 112.677    ;
; -112.620 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.331    ;
; -112.619 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.330    ;
; -112.612 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.782     ; 112.315    ;
; -112.602 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.661    ;
; -112.601 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.312    ;
; -112.599 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.658    ;
; -112.597 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.457     ; 112.625    ;
; -112.595 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.758     ; 112.322    ;
; -112.594 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.457     ; 112.622    ;
; -112.591 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.449     ; 112.627    ;
; -112.590 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.608    ;
; -112.588 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.606    ;
; -112.585 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.603    ;
; -112.575 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[46] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.458     ; 112.602    ;
; -112.573 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[27] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.458     ; 112.600    ;
; -112.573 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.758     ; 112.300    ;
; -112.573 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.758     ; 112.300    ;
; -112.570 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.629    ;
; -112.559 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[30] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.437     ; 112.607    ;
; -112.554 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.578    ;
; -112.554 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.578    ;
; -112.551 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.575    ;
; -112.551 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.461     ; 112.575    ;
; -112.545 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.784     ; 112.246    ;
; -112.544 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.437     ; 112.592    ;
; -112.541 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.464     ; 112.562    ;
; -112.539 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.456     ; 112.568    ;
; -112.531 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.235    ;
; -112.531 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.235    ;
; -112.531 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.779     ; 112.237    ;
; -112.530 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.429     ; 112.586    ;
; -112.529 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.240    ;
; -112.528 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.239    ;
; -112.521 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.782     ; 112.224    ;
; -112.518 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.536    ;
; -112.515 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[16] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.430     ; 112.570    ;
; -112.515 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.533    ;
; -112.510 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.221    ;
; -112.508 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[41] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.567    ;
; -112.506 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[31] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.565    ;
; -112.504 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.758     ; 112.231    ;
; -112.499 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[49] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.438     ; 112.546    ;
; -112.499 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.517    ;
; -112.494 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.467     ; 112.512    ;
; -112.487 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.411     ; 112.561    ;
; -112.484 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[46] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.458     ; 112.511    ;
; -112.482 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[27] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.458     ; 112.509    ;
; -112.482 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.758     ; 112.209    ;
; -112.482 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.758     ; 112.209    ;
; -112.479 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.426     ; 112.538    ;
; -112.474 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[48] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 112.540    ;
; -112.471 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.464     ; 112.492    ;
; -112.468 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[30] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.437     ; 112.516    ;
; -112.468 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.464     ; 112.489    ;
; -112.466 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[3]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.454     ; 112.497    ;
; -112.461 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.165    ;
; -112.461 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.165    ;
; -112.461 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.779     ; 112.167    ;
; -112.460 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.429     ; 112.516    ;
; -112.459 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.170    ;
; -112.458 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.169    ;
; -112.458 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.162    ;
; -112.458 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.781     ; 112.162    ;
; -112.458 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.779     ; 112.164    ;
; -112.457 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.429     ; 112.513    ;
; -112.456 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.167    ;
; -112.455 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 112.166    ;
; -112.454 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.784     ; 112.155    ;
+----------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -7.784 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.713      ;
; -7.773 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.702      ;
; -7.736 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.665      ;
; -7.733 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.662      ;
; -7.674 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.603      ;
; -7.656 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.585      ;
; -7.626 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.555      ;
; -7.610 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.539      ;
; -7.599 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.528      ;
; -7.588 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.517      ;
; -7.565 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.494      ;
; -7.554 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.483      ;
; -7.551 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.480      ;
; -7.547 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.476      ;
; -7.536 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.465      ;
; -7.517 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.446      ;
; -7.499 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.428      ;
; -7.471 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.400      ;
; -7.437 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.366      ;
; -7.419 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.348      ;
; -7.389 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.318      ;
; -7.348 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.277      ;
; -7.343 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.272      ;
; -7.330 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.259      ;
; -7.298 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 8.222      ;
; -7.282 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.211      ;
; -7.266 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.195      ;
; -7.238 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.167      ;
; -7.233 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.162      ;
; -7.199 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 8.123      ;
; -7.175 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 8.099      ;
; -7.163 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.092      ;
; -7.158 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.087      ;
; -7.129 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.058      ;
; -7.124 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.053      ;
; -7.111 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.040      ;
; -7.106 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 8.035      ;
; -7.068 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.997      ;
; -7.065 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.989      ;
; -6.958 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.887      ;
; -6.894 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.823      ;
; -6.889 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.818      ;
; -6.883 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.812      ;
; -6.849 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.778      ;
; -6.831 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.760      ;
; -6.754 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.678      ;
; -6.681 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.605      ;
; -6.633 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.557      ;
; -6.629 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.553      ;
; -6.626 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.550      ;
; -6.624 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.548      ;
; -6.614 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.543      ;
; -6.490 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.419      ;
; -6.474 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.398      ;
; -6.401 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.325      ;
; -6.380 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.309      ;
; -6.353 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.277      ;
; -6.349 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.273      ;
; -6.305 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.234      ;
; -6.289 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.218      ;
; -6.281 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.205      ;
; -6.271 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.200      ;
; -6.253 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.182      ;
; -6.179 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.103      ;
; -6.179 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.108      ;
; -6.174 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 7.098      ;
; -6.104 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 7.033      ;
; -6.070 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.999      ;
; -6.052 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.981      ;
; -6.036 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.965      ;
; -6.003 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.670      ;
; -5.992 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.659      ;
; -5.955 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.622      ;
; -5.923 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.590      ;
; -5.912 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.579      ;
; -5.909 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.838      ;
; -5.899 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 6.823      ;
; -5.897 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 6.821      ;
; -5.892 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 6.816      ;
; -5.875 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.542      ;
; -5.875 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.542      ;
; -5.835 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.764      ;
; -5.799 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.728      ;
; -5.795 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.462      ;
; -5.771 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 6.695      ;
; -5.736 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.403      ;
; -5.725 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.392      ;
; -5.724 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.653      ;
; -5.709 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.376      ;
; -5.690 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.619      ;
; -5.688 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.355      ;
; -5.672 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.066     ; 6.601      ;
; -5.653 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.320      ;
; -5.623 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.290      ;
; -5.617 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.071     ; 6.541      ;
; -5.608 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.275      ;
; -5.608 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.275      ;
; -5.605 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.272      ;
; -5.598 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.265      ;
; -5.581 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.252      ; 8.248      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.573  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 3.336      ;
; 14.573  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 3.336      ;
; 14.582  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.328      ;
; 14.582  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.328      ;
; 14.582  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.328      ;
; 14.582  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.328      ;
; 14.582  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.328      ;
; 14.582  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.328      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 14.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.035     ; 3.012      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.294  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.036     ; 2.615      ;
; 15.622  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.278      ;
; 15.622  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.278      ;
; 15.647  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 2.252      ;
; 15.662  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 2.235      ;
; 15.662  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 2.235      ;
; 15.662  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 2.235      ;
; 15.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.002      ;
; 15.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.002      ;
; 15.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.002      ;
; 15.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.002      ;
; 15.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.002      ;
; 15.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.002      ;
; 15.898  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.002      ;
; 16.373  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.523      ;
; 16.647  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.249      ;
; 496.471 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.468      ;
; 496.471 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.468      ;
; 496.480 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.460      ;
; 496.480 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.460      ;
; 496.480 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.460      ;
; 496.480 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.460      ;
; 496.480 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.460      ;
; 496.480 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.460      ;
; 496.513 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.426      ;
; 496.513 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.426      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.418      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.418      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.418      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.418      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.418      ;
; 496.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.418      ;
; 496.566 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.373      ;
; 496.566 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.373      ;
; 496.575 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.365      ;
; 496.575 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.365      ;
; 496.575 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.365      ;
; 496.575 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.365      ;
; 496.575 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.365      ;
; 496.575 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.365      ;
; 496.586 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 3.361      ;
; 496.586 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.048     ; 3.361      ;
; 496.600 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.339      ;
; 496.600 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.339      ;
; 496.611 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 3.335      ;
; 496.614 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.326      ;
; 496.614 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.326      ;
; 496.614 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.326      ;
; 496.614 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.326      ;
; 496.614 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.326      ;
; 496.614 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.326      ;
; 496.626 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.318      ;
; 496.626 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.318      ;
; 496.626 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.318      ;
; 496.709 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.230      ;
; 496.709 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.230      ;
; 496.718 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.222      ;
; 496.718 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.222      ;
; 496.718 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.222      ;
; 496.718 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.222      ;
; 496.718 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.222      ;
; 496.718 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.222      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.796 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.144      ;
; 496.838 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.102      ;
; 496.838 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.102      ;
; 496.838 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.102      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.218 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 2.239      ;
; -0.106 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 2.351      ;
; -0.075 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 2.382      ;
; -0.050 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 2.407      ;
; -0.040 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 2.417      ;
; 0.049  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 2.506      ;
; 0.258  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 2.715      ;
; 0.744  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 0.935      ;
; 1.151  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.342      ;
; 1.251  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.708      ;
; 1.279  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|sign_g_y        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.723      ;
; 1.304  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.495      ;
; 1.305  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.496      ;
; 1.334  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.796      ;
; 1.337  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.794      ;
; 1.339  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.796      ;
; 1.342  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.804      ;
; 1.360  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.822      ;
; 1.363  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.807      ;
; 1.370  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.827      ;
; 1.372  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.834      ;
; 1.383  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.840      ;
; 1.384  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.841      ;
; 1.387  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.578      ;
; 1.395  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.857      ;
; 1.396  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[2]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.853      ;
; 1.396  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.587      ;
; 1.399  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.861      ;
; 1.399  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.590      ;
; 1.404  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[6]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.595      ;
; 1.407  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.869      ;
; 1.417  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.879      ;
; 1.420  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.864      ;
; 1.424  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.868      ;
; 1.431  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.888      ;
; 1.433  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.877      ;
; 1.436  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.893      ;
; 1.436  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.898      ;
; 1.438  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.882      ;
; 1.442  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.886      ;
; 1.450  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.912      ;
; 1.451  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.895      ;
; 1.452  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.896      ;
; 1.454  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.898      ;
; 1.455  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.917      ;
; 1.457  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.901      ;
; 1.461  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.905      ;
; 1.467  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.929      ;
; 1.470  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.914      ;
; 1.470  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.914      ;
; 1.471  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.915      ;
; 1.472  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.934      ;
; 1.472  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.916      ;
; 1.475  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.937      ;
; 1.475  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.919      ;
; 1.476  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.933      ;
; 1.476  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.667      ;
; 1.477  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.668      ;
; 1.478  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.669      ;
; 1.483  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.674      ;
; 1.484  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.928      ;
; 1.488  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.932      ;
; 1.488  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.932      ;
; 1.489  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.933      ;
; 1.491  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.935      ;
; 1.493  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.937      ;
; 1.496  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.958      ;
; 1.496  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.940      ;
; 1.496  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.953      ;
; 1.497  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.941      ;
; 1.500  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.944      ;
; 1.500  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.691      ;
; 1.503  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.947      ;
; 1.505  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.949      ;
; 1.506  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.950      ;
; 1.506  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.950      ;
; 1.509  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 3.966      ;
; 1.509  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.953      ;
; 1.515  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.977      ;
; 1.523  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.967      ;
; 1.524  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.715      ;
; 1.525  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.969      ;
; 1.525  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.969      ;
; 1.527  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.971      ;
; 1.528  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.972      ;
; 1.529  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.991      ;
; 1.530  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.974      ;
; 1.533  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 3.995      ;
; 1.539  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.983      ;
; 1.539  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.983      ;
; 1.541  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 4.003      ;
; 1.545  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.736      ;
; 1.545  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[6]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.736      ;
; 1.550  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.994      ;
; 1.551  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 4.008      ;
; 1.552  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.748      ; 4.014      ;
; 1.552  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[6]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.047      ; 1.743      ;
; 1.554  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 3.998      ;
; 1.560  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.743      ; 4.017      ;
; 1.561  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.730      ; 4.005      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.228 ; vga:u_vga|v_sync                   ; vga:u_vga|tmp_random[0]                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.520      ;
; 0.282 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[5]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.560      ;
; 0.291 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[3]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.569      ;
; 0.297 ; vga:u_vga|submarines[48]           ; vga:u_vga|submarines[48]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; vga:u_vga|submarines[10]           ; vga:u_vga|submarines[10]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; vga:u_vga|submarines[21]           ; vga:u_vga|submarines[21]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[49]           ; vga:u_vga|submarines[49]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[16]           ; vga:u_vga|submarines[16]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[41]           ; vga:u_vga|submarines[41]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[31]           ; vga:u_vga|submarines[31]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[18]           ; vga:u_vga|submarines[18]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[8]            ; vga:u_vga|submarines[8]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[14]           ; vga:u_vga|submarines[14]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[25]           ; vga:u_vga|submarines[25]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[15]           ; vga:u_vga|submarines[15]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[30]           ; vga:u_vga|submarines[30]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[43]           ; vga:u_vga|submarines[43]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[23]           ; vga:u_vga|submarines[23]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; vga:u_vga|submarines[7]            ; vga:u_vga|submarines[7]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[40]           ; vga:u_vga|submarines[40]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|nb_submarines[2]         ; vga:u_vga|nb_submarines[2]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|nb_submarines[1]         ; vga:u_vga|nb_submarines[1]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[2]            ; vga:u_vga|submarines[2]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[5]            ; vga:u_vga|submarines[5]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[27]           ; vga:u_vga|submarines[27]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[11]           ; vga:u_vga|submarines[11]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[6]            ; vga:u_vga|submarines[6]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[46]           ; vga:u_vga|submarines[46]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[33]           ; vga:u_vga|submarines[33]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[29]           ; vga:u_vga|submarines[29]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[4]            ; vga:u_vga|submarines[4]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[20]           ; vga:u_vga|submarines[20]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[39]           ; vga:u_vga|submarines[39]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[35]           ; vga:u_vga|submarines[35]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[47]           ; vga:u_vga|submarines[47]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[28]           ; vga:u_vga|submarines[28]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[13]           ; vga:u_vga|submarines[13]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; vga:u_vga|submarines[9]            ; vga:u_vga|submarines[9]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; vga:u_vga|submarines[45]           ; vga:u_vga|submarines[45]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; vga:u_vga|submarines[19]           ; vga:u_vga|submarines[19]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; vga:u_vga|submarines[44]           ; vga:u_vga|submarines[44]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[1]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.920      ; 2.581      ;
; 0.307 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[3]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.920      ; 2.581      ;
; 0.307 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[4]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.920      ; 2.581      ;
; 0.307 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[5]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.920      ; 2.581      ;
; 0.309 ; vga:u_vga|address_b[3]             ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.337      ; 0.815      ;
; 0.311 ; vga:u_vga|submarines[38]           ; vga:u_vga|submarines[38]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[22]           ; vga:u_vga|submarines[22]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[36]           ; vga:u_vga|submarines[36]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; vga:u_vga|address_b[0]             ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.337      ; 0.818      ;
; 0.312 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[0]         ; vga:u_vga|nb_submarines[0]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[0]            ; vga:u_vga|submarines[0]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[24]           ; vga:u_vga|submarines[24]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[32]           ; vga:u_vga|submarines[32]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[42]           ; vga:u_vga|submarines[42]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[34]           ; vga:u_vga|submarines[34]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[12]           ; vga:u_vga|submarines[12]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[37]           ; vga:u_vga|submarines[37]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[3]            ; vga:u_vga|submarines[3]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[3]         ; vga:u_vga|nb_submarines[3]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vga:u_vga|rd_en_b                  ; vga:u_vga|rd_en_b                                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[17]           ; vga:u_vga|submarines[17]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[26]           ; vga:u_vga|submarines[26]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[1]            ; vga:u_vga|submarines[1]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.316 ; vga:u_vga|v_sync                   ; vga:u_vga|out_v_sync                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.947      ; 2.617      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.346 ; vga:u_vga|cnt_fast[12]             ; vga:u_vga|cnt_fast[12]                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.350 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[6]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.919      ; 2.623      ;
; 0.350 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[0]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.919      ; 2.623      ;
; 0.350 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[2]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.919      ; 2.623      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[1]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[0]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[2]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[3]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[5]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[4]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[7]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[6]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[12]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[8]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[9]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[10]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.387 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[11]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.928      ; 2.669      ;
; 0.426 ; vga:u_vga|nb_submarines[3]         ; vga:u_vga|tmp_random[0]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.625      ;
; 0.440 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[0]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.718      ;
; 0.453 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[1]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.731      ;
; 0.458 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[4]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.736      ;
; 0.464 ; vga:u_vga|v_cnt[8]                 ; vga:u_vga|v_sync                                                                                            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[6]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.742      ;
; 0.486 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[2]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.764      ;
; 0.492 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.053      ; 0.692      ;
; 0.495 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[17]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.349 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.356 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.365 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.366 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.388 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.587      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.593      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.482 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.502 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.504 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.510 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.710      ;
; 0.513 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.532 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.543 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.741      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.744      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.745      ;
; 0.548 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.746      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.748      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.754      ;
; 0.573 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.772      ;
; 0.578 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.776      ;
; 0.591 ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.790      ;
; 0.602 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.801      ;
; 0.627 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.827      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.649 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.849      ;
; 0.653 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.853      ;
; 0.654 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.854      ;
; 0.656 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.855      ;
; 0.675 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.874      ;
; 0.686 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.884      ;
; 0.690 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.888      ;
; 0.691 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.889      ;
; 0.696 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.894      ;
; 0.697 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.896      ;
; 0.717 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.916      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.939      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.946      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.947      ;
; 0.746 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.746 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.949      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.951      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.716 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.178      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.186 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.708      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.343 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.553      ;
; 16.389 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 1.508      ;
; 16.389 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 1.508      ;
; 16.389 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 1.508      ;
; 16.389 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 1.508      ;
; 16.389 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.048     ; 1.508      ;
; 16.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.482      ;
; 16.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.482      ;
; 16.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.482      ;
; 16.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.482      ;
; 16.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.482      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.753 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.383      ;
; 2.753 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.383      ;
; 2.753 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.383      ;
; 2.753 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.383      ;
; 2.753 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.383      ;
; 2.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.399      ;
; 2.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.399      ;
; 2.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.399      ;
; 2.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.399      ;
; 2.772 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.399      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.793 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 1.420      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 2.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.587      ;
; 3.423 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.047      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[6]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[7]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[8]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[5]|clk  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[6]|clk  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_re_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[0]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[11]                         ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[1]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[2]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[3]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[4]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[5]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[6]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[7]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[8]                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[9]                          ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[28]                                                                                    ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[20]                                                                                    ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[44]                                                                                    ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[45]                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[10]                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[21]                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[35]                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[39]                                                                                    ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[25]                                                                                    ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[27]                                                                                    ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[43]                                                                                    ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[46]                                                                                    ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[47]                                                                                    ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[5]                                                                                     ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[1]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[3]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[14]                                                                                    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[23]                                                                                    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[3]                                                                                     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[4]                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[3]                                                                                         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[1]                                                                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[2]                                                                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[1]                                                                                     ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[26]                                                                                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[40]                                                                                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[42]                                                                                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[0]                                                                                      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[2]                                                                                      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[5]                                                                                      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[11]                                                                                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[15]                                                                                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[19]                                                                                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[29]                                                                                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[2]                                                                                     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[30]                                                                                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[33]                                                                                    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[4]                                                                                     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[6]                                                                                     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[7]                                                                                     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[8]                                                                                     ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[0]                                                                                      ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[1]                                                                                      ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[2]                                                                                      ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[3]                                                                                      ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[4]                                                                                      ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[5]                                                                                      ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[16]                                                                                    ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[18]                                                                                    ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[48]                                                                                    ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|wr_en_a                                                                                           ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[0]                                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[1]                                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[2]                                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[3]                                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[4]                                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[5]                                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[6]                                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[0]                                                                                  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[3]                                                                                  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[31]                                                                                    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[41]                                                                                    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|timer_lauch_rockets[0]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|timer_lauch_rockets[1]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|timer_lauch_rockets[2]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|timer_lauch_rockets[3]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|timer_lauch_rockets[4]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|timer_lauch_rockets[5]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|timer_lauch_rockets[6]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[0]                                                                                     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.283 ; -193.858 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -196.360 ; -195.925 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.859 ; 195.410 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.984 ; 196.564 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.982   ; 5.946   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.330   ; 6.246   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.980   ; 5.922   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.751   ; 5.719   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.285   ; 5.173   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.398 ; 204.487 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.283 ; 205.151 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 206.989 ; 206.906 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.310 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.128 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.766   ; 5.728   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.102   ; 6.017   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.765   ; 5.706   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.546   ; 5.511   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.099   ; 4.988   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.890 ; 203.979 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.712 ; 204.591 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.411 ; 204.312 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.848 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.671 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.134 ; 204.992 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.470 ; 204.328 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.055   ; 205.197   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.223   ; 204.365   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; -71.971 ; -4508.541     ;
; vga:u_vga|v_sync                                     ; -4.576  ; -67.899       ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.355  ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.383 ; -0.383        ;
; CLOCK_50                                             ; 0.106  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.188  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 17.109 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 1.745 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -30.000       ;
; CLOCK_50                                             ; 9.208   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                               ;
+---------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                  ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+
; -71.971 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.688     ; 71.760     ;
; -71.937 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.688     ; 71.726     ;
; -71.873 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.688     ; 71.662     ;
; -71.870 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.688     ; 71.659     ;
; -71.782 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.498     ; 71.761     ;
; -71.759 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.688     ; 71.548     ;
; -71.753 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.734     ;
; -71.748 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.498     ; 71.727     ;
; -71.719 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.700     ;
; -71.684 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.498     ; 71.663     ;
; -71.681 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.498     ; 71.660     ;
; -71.661 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.650     ;
; -71.655 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.636     ;
; -71.652 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.688     ; 71.441     ;
; -71.652 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.633     ;
; -71.642 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.505     ; 71.614     ;
; -71.635 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.478     ; 71.634     ;
; -71.627 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.616     ;
; -71.608 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.505     ; 71.580     ;
; -71.601 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.478     ; 71.600     ;
; -71.572 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.510     ; 71.539     ;
; -71.570 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.498     ; 71.549     ;
; -71.563 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.552     ;
; -71.561 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.532     ;
; -71.561 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.532     ;
; -71.560 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.549     ;
; -71.544 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.505     ; 71.516     ;
; -71.541 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.522     ;
; -71.541 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.505     ; 71.513     ;
; -71.538 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.502     ;
; -71.538 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.510     ; 71.505     ;
; -71.537 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.526     ;
; -71.537 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.478     ; 71.536     ;
; -71.536 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.500     ;
; -71.534 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.478     ; 71.533     ;
; -71.533 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.497     ;
; -71.527 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.498     ;
; -71.527 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.498     ;
; -71.521 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.698     ; 71.300     ;
; -71.521 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.698     ; 71.300     ;
; -71.518 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.701     ; 71.294     ;
; -71.518 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.703     ; 71.292     ;
; -71.517 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.702     ; 71.292     ;
; -71.516 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.702     ; 71.291     ;
; -71.504 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.468     ;
; -71.503 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[46] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.474     ;
; -71.503 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.492     ;
; -71.502 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[27] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.473     ;
; -71.502 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.466     ;
; -71.501 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.698     ; 71.280     ;
; -71.499 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.463     ;
; -71.487 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.698     ; 71.266     ;
; -71.487 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.698     ; 71.266     ;
; -71.486 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.685     ; 71.278     ;
; -71.485 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[16] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.493     ; 71.469     ;
; -71.485 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[30] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.466     ;
; -71.484 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.701     ; 71.260     ;
; -71.484 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.703     ; 71.258     ;
; -71.483 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.702     ; 71.258     ;
; -71.482 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.702     ; 71.257     ;
; -71.479 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.505     ; 71.451     ;
; -71.478 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.491     ; 71.464     ;
; -71.474 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.510     ; 71.441     ;
; -71.471 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[29] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.510     ; 71.438     ;
; -71.469 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[46] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.440     ;
; -71.468 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[27] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.439     ;
; -71.467 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.685     ; 71.259     ;
; -71.467 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.698     ; 71.246     ;
; -71.466 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.685     ; 71.258     ;
; -71.463 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[28] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.498     ; 71.442     ;
; -71.463 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.434     ;
; -71.463 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.434     ;
; -71.460 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[5]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.431     ;
; -71.460 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|address_a[2]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.506     ; 71.431     ;
; -71.458 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.705     ; 71.230     ;
; -71.453 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[41] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.490     ; 71.440     ;
; -71.453 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[31] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.490     ; 71.440     ;
; -71.452 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.685     ; 71.244     ;
; -71.451 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[16] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.493     ; 71.435     ;
; -71.451 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[30] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.432     ;
; -71.449 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[21] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.438     ;
; -71.445 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.505     ; 71.417     ;
; -71.444 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|address_a[1]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.491     ; 71.430     ;
; -71.441 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[49] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.492     ; 71.426     ;
; -71.440 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.404     ;
; -71.439 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.428     ;
; -71.438 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.402     ;
; -71.437 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.401     ;
; -71.436 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.488     ; 71.425     ;
; -71.435 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.399     ;
; -71.435 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|wr_en_a        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.399     ;
; -71.434 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.496     ; 71.415     ;
; -71.433 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.685     ; 71.225     ;
; -71.432 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.685     ; 71.224     ;
; -71.432 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[45] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.513     ; 71.396     ;
; -71.430 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[48] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.485     ; 71.422     ;
; -71.430 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.505     ; 71.402     ;
; -71.424 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.705     ; 71.196     ;
; -71.423 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|address_a[4]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.478     ; 71.422     ;
; -71.423 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.698     ; 71.202     ;
+---------+-----------------------+--------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -4.576 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.515      ;
; -4.552 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.491      ;
; -4.540 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.479      ;
; -4.518 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.457      ;
; -4.516 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.455      ;
; -4.495 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.434      ;
; -4.482 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.421      ;
; -4.459 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.398      ;
; -4.416 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.355      ;
; -4.392 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.331      ;
; -4.385 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.324      ;
; -4.362 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.301      ;
; -4.361 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.300      ;
; -4.358 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.297      ;
; -4.338 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.277      ;
; -4.337 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.276      ;
; -4.335 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.274      ;
; -4.327 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.266      ;
; -4.313 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.252      ;
; -4.304 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.243      ;
; -4.304 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.243      ;
; -4.294 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.233      ;
; -4.281 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.220      ;
; -4.279 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.218      ;
; -4.273 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.212      ;
; -4.258 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.197      ;
; -4.256 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.195      ;
; -4.237 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.176      ;
; -4.175 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 5.111      ;
; -4.147 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 5.083      ;
; -4.134 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.073      ;
; -4.113 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.052      ;
; -4.106 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 5.042      ;
; -4.103 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.042      ;
; -4.090 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 5.026      ;
; -4.082 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.021      ;
; -4.080 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.019      ;
; -4.077 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 5.016      ;
; -4.059 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.998      ;
; -4.055 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.994      ;
; -4.041 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.980      ;
; -4.034 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.973      ;
; -3.917 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.856      ;
; -3.886 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.825      ;
; -3.863 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.802      ;
; -3.843 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.779      ;
; -3.838 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.777      ;
; -3.822 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.758      ;
; -3.790 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.726      ;
; -3.773 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.712      ;
; -3.771 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.707      ;
; -3.737 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.673      ;
; -3.737 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.676      ;
; -3.709 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.645      ;
; -3.692 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.631      ;
; -3.656 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.595      ;
; -3.636 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.572      ;
; -3.626 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.562      ;
; -3.617 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.553      ;
; -3.613 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.552      ;
; -3.583 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.519      ;
; -3.582 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.521      ;
; -3.559 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.498      ;
; -3.555 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.491      ;
; -3.534 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.473      ;
; -3.532 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.471      ;
; -3.501 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.440      ;
; -3.478 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.417      ;
; -3.472 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.408      ;
; -3.453 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.392      ;
; -3.451 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.387      ;
; -3.407 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.346      ;
; -3.371 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.310      ;
; -3.335 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.440      ;
; -3.322 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.258      ;
; -3.318 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.254      ;
; -3.311 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.416      ;
; -3.297 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.233      ;
; -3.286 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.391      ;
; -3.277 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.382      ;
; -3.262 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.367      ;
; -3.255 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.191      ;
; -3.254 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.359      ;
; -3.247 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.186      ;
; -3.228 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.333      ;
; -3.216 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.155      ;
; -3.205 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.310      ;
; -3.193 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.132      ;
; -3.173 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.278      ;
; -3.168 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.048     ; 4.107      ;
; -3.159 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.095      ;
; -3.152 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.257      ;
; -3.149 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.254      ;
; -3.137 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.242      ;
; -3.128 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.233      ;
; -3.115 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.220      ;
; -3.113 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.218      ;
; -3.101 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.051     ; 4.037      ;
; -3.094 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.199      ;
; -3.092 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.698      ; 5.197      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.355  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 2.198      ;
; 16.355  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 2.198      ;
; 16.360  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 2.194      ;
; 16.360  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 2.194      ;
; 16.360  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 2.194      ;
; 16.360  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 2.194      ;
; 16.360  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 2.194      ;
; 16.360  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 2.194      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.594  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.383     ; 1.960      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 16.849  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.384     ; 1.704      ;
; 17.090  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.457      ;
; 17.090  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.457      ;
; 17.108  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.439      ;
; 17.115  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.430      ;
; 17.115  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.430      ;
; 17.115  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.430      ;
; 17.276  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.271      ;
; 17.276  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.271      ;
; 17.276  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.271      ;
; 17.276  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.271      ;
; 17.276  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.271      ;
; 17.276  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.271      ;
; 17.276  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.271      ;
; 17.568  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.976      ;
; 17.729  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.815      ;
; 497.689 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.260      ;
; 497.689 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.260      ;
; 497.694 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.256      ;
; 497.694 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.256      ;
; 497.694 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.256      ;
; 497.694 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.256      ;
; 497.694 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.256      ;
; 497.694 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.256      ;
; 497.719 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.230      ;
; 497.719 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.230      ;
; 497.724 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.226      ;
; 497.724 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.226      ;
; 497.724 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.226      ;
; 497.724 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.226      ;
; 497.724 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.226      ;
; 497.724 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.226      ;
; 497.754 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.195      ;
; 497.754 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.195      ;
; 497.759 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.191      ;
; 497.759 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.191      ;
; 497.759 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.191      ;
; 497.759 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.191      ;
; 497.759 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.191      ;
; 497.759 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.191      ;
; 497.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.116      ;
; 497.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.116      ;
; 497.843 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.106      ;
; 497.843 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.106      ;
; 497.845 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.104      ;
; 497.845 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.104      ;
; 497.848 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.102      ;
; 497.848 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.102      ;
; 497.848 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.102      ;
; 497.848 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.102      ;
; 497.848 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.102      ;
; 497.848 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.102      ;
; 497.850 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.100      ;
; 497.850 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.100      ;
; 497.850 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.100      ;
; 497.850 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.100      ;
; 497.850 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.100      ;
; 497.850 ; spi_ee_config:u_spi_ee_config|spi_go              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.100      ;
; 497.860 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.098      ;
; 497.867 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.031     ; 2.089      ;
; 497.867 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.031     ; 2.089      ;
; 497.867 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.031     ; 2.089      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.928 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 2.022      ;
; 497.958 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 1.992      ;
; 497.958 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 1.992      ;
; 497.958 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 1.992      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.383 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 1.306      ;
; -0.328 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 1.361      ;
; -0.281 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 1.408      ;
; -0.271 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 1.418      ;
; -0.269 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 1.420      ;
; -0.215 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 1.474      ;
; -0.063 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[3]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 1.626      ;
; 0.437  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.033      ; 0.554      ;
; 0.527  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.216      ;
; 0.580  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.269      ;
; 0.588  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.277      ;
; 0.601  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.293      ;
; 0.611  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.289      ;
; 0.618  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.310      ;
; 0.622  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.311      ;
; 0.624  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.313      ;
; 0.629  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.321      ;
; 0.630  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.322      ;
; 0.636  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.328      ;
; 0.637  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.329      ;
; 0.641  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[2]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.330      ;
; 0.641  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.330      ;
; 0.644  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.333      ;
; 0.647  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.339      ;
; 0.649  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.327      ;
; 0.652  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.330      ;
; 0.653  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.331      ;
; 0.655  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.333      ;
; 0.657  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.346      ;
; 0.658  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.350      ;
; 0.660  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[4]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.349      ;
; 0.660  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.352      ;
; 0.664  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.356      ;
; 0.665  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.357      ;
; 0.665  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.357      ;
; 0.666  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.344      ;
; 0.666  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.358      ;
; 0.666  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.344      ;
; 0.667  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.345      ;
; 0.668  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.357      ;
; 0.669  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.347      ;
; 0.670  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.348      ;
; 0.673  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.365      ;
; 0.677  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.355      ;
; 0.680  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.358      ;
; 0.681  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.359      ;
; 0.683  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.361      ;
; 0.684  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.362      ;
; 0.684  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.362      ;
; 0.685  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.363      ;
; 0.687  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.365      ;
; 0.688  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.366      ;
; 0.688  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.366      ;
; 0.689  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.367      ;
; 0.689  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.381      ;
; 0.690  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.368      ;
; 0.691  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|sign_g_y        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.369      ;
; 0.692  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.033      ; 0.809      ;
; 0.694  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.386      ;
; 0.694  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.372      ;
; 0.695  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.373      ;
; 0.696  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.388      ;
; 0.701  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.393      ;
; 0.701  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.379      ;
; 0.702  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.394      ;
; 0.702  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.380      ;
; 0.702  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.380      ;
; 0.703  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.381      ;
; 0.704  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.382      ;
; 0.707  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.385      ;
; 0.708  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.386      ;
; 0.711  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.389      ;
; 0.712  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.390      ;
; 0.713  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.391      ;
; 0.713  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.391      ;
; 0.716  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.394      ;
; 0.717  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.395      ;
; 0.718  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.396      ;
; 0.721  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.399      ;
; 0.724  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.402      ;
; 0.724  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.416      ;
; 0.725  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.403      ;
; 0.725  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.403      ;
; 0.725  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.403      ;
; 0.726  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.404      ;
; 0.726  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.404      ;
; 0.730  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.408      ;
; 0.730  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.419      ;
; 0.731  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.409      ;
; 0.731  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.423      ;
; 0.732  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.424      ;
; 0.737  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[1]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.426      ;
; 0.738  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.416      ;
; 0.738  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.416      ;
; 0.739  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.417      ;
; 0.740  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.429      ;
; 0.742  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[5]     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.035      ; 2.431      ;
; 0.749  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.427      ;
; 0.754  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.024      ; 2.432      ;
; 0.755  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.038      ; 2.447      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.106 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[5]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.141      ; 1.466      ;
; 0.108 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[3]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.141      ; 1.468      ;
; 0.148 ; vga:u_vga|address_b[0]             ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.473      ;
; 0.153 ; vga:u_vga|address_b[3]             ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.177 ; vga:u_vga|submarines[48]           ; vga:u_vga|submarines[48]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; vga:u_vga|submarines[41]           ; vga:u_vga|submarines[41]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; vga:u_vga|submarines[31]           ; vga:u_vga|submarines[31]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[16]           ; vga:u_vga|submarines[16]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|nb_submarines[2]         ; vga:u_vga|nb_submarines[2]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|nb_submarines[1]         ; vga:u_vga|nb_submarines[1]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[2]            ; vga:u_vga|submarines[2]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[8]            ; vga:u_vga|submarines[8]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[10]           ; vga:u_vga|submarines[10]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[11]           ; vga:u_vga|submarines[11]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[6]            ; vga:u_vga|submarines[6]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[25]           ; vga:u_vga|submarines[25]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[29]           ; vga:u_vga|submarines[29]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[4]            ; vga:u_vga|submarines[4]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[15]           ; vga:u_vga|submarines[15]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[30]           ; vga:u_vga|submarines[30]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[20]           ; vga:u_vga|submarines[20]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[43]           ; vga:u_vga|submarines[43]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[7]            ; vga:u_vga|submarines[7]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:u_vga|submarines[21]           ; vga:u_vga|submarines[21]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[40]           ; vga:u_vga|submarines[40]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[49]           ; vga:u_vga|submarines[49]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[18]           ; vga:u_vga|submarines[18]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[5]            ; vga:u_vga|submarines[5]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[27]           ; vga:u_vga|submarines[27]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[45]           ; vga:u_vga|submarines[45]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[14]           ; vga:u_vga|submarines[14]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[46]           ; vga:u_vga|submarines[46]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[33]           ; vga:u_vga|submarines[33]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[39]           ; vga:u_vga|submarines[39]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[19]           ; vga:u_vga|submarines[19]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[44]           ; vga:u_vga|submarines[44]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[35]           ; vga:u_vga|submarines[35]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[47]           ; vga:u_vga|submarines[47]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[28]           ; vga:u_vga|submarines[28]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[23]           ; vga:u_vga|submarines[23]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[13]           ; vga:u_vga|submarines[13]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:u_vga|submarines[9]            ; vga:u_vga|submarines[9]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[38]           ; vga:u_vga|submarines[38]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[22]           ; vga:u_vga|submarines[22]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[36]           ; vga:u_vga|submarines[36]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[0]         ; vga:u_vga|nb_submarines[0]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[32]           ; vga:u_vga|submarines[32]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[42]           ; vga:u_vga|submarines[42]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[34]           ; vga:u_vga|submarines[34]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[3]            ; vga:u_vga|submarines[3]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[3]         ; vga:u_vga|nb_submarines[3]                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:u_vga|rd_en_b                  ; vga:u_vga|rd_en_b                                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[0]            ; vga:u_vga|submarines[0]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[24]           ; vga:u_vga|submarines[24]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[12]           ; vga:u_vga|submarines[12]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[37]           ; vga:u_vga|submarines[37]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[17]           ; vga:u_vga|submarines[17]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[26]           ; vga:u_vga|submarines[26]                                                                                    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[1]            ; vga:u_vga|submarines[1]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[0]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.141      ; 1.555      ;
; 0.203 ; vga:u_vga|v_sync                   ; vga:u_vga|out_v_sync                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.159      ; 1.581      ;
; 0.204 ; vga:u_vga|cnt_fast[12]             ; vga:u_vga|cnt_fast[12]                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[1]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.141      ; 1.564      ;
; 0.206 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[6]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.141      ; 1.566      ;
; 0.207 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[4]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.141      ; 1.567      ;
; 0.211 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[1]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.138      ; 1.568      ;
; 0.211 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[3]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.138      ; 1.568      ;
; 0.211 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[4]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.138      ; 1.568      ;
; 0.211 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[5]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.138      ; 1.568      ;
; 0.219 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[2]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.141      ; 1.579      ;
; 0.220 ; vga:u_vga|v_sync                   ; vga:u_vga|tmp_random[0]                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.151      ; 1.590      ;
; 0.242 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[6]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.137      ; 1.598      ;
; 0.242 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[0]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.137      ; 1.598      ;
; 0.242 ; vga:u_vga|v_sync                   ; vga:u_vga|timer_lauch_rockets[2]                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.137      ; 1.598      ;
; 0.254 ; vga:u_vga|nb_submarines[3]         ; vga:u_vga|tmp_random[0]                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.375      ;
; 0.274 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; vga:u_vga|v_cnt[8]                 ; vga:u_vga|v_sync                                                                                            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[1]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[0]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[2]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[3]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[5]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[4]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[7]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[6]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[12]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[8]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[9]                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[10]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.275 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[11]                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.144      ; 1.638      ;
; 0.288 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|oRST_xhdl1                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.408      ;
; 0.292 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]                                                                           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
+-------+------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.188 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.211 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.225 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.344      ;
; 0.228 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.347      ;
; 0.234 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.353      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.271 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.276 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.285 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.414      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.298 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.298 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.302 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.307 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.425      ;
; 0.308 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.426      ;
; 0.321 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.328 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.447      ;
; 0.329 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.448      ;
; 0.329 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.448      ;
; 0.331 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.450      ;
; 0.333 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.348 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.468      ;
; 0.353 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.353 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.472      ;
; 0.363 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.366 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.367 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.390 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.522      ;
; 0.404 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.523      ;
; 0.405 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.524      ;
; 0.405 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.524      ;
; 0.409 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.528      ;
; 0.420 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.539      ;
; 0.434 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.438 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.559      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.446 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.446 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.446 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.446 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.572      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.573      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 17.109 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.433      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.418 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.124      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.527 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.017      ;
; 17.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.985      ;
; 17.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.985      ;
; 17.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.985      ;
; 17.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.985      ;
; 17.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.985      ;
; 17.574 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 0.973      ;
; 17.574 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 0.973      ;
; 17.574 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 0.973      ;
; 17.574 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 0.973      ;
; 17.574 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 0.973      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.832      ;
; 1.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.832      ;
; 1.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.832      ;
; 1.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.832      ;
; 1.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.832      ;
; 1.760 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.845      ;
; 1.760 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.845      ;
; 1.760 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.845      ;
; 1.760 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.845      ;
; 1.760 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.845      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.777 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.861      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 1.875 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.956      ;
; 2.143 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 1.224      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]     ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]     ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]     ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]     ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]     ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]     ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[0]|clk     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[1]|clk     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[2]|clk     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[3]|clk     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[4]|clk     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[5]|clk     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[6]|clk ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[7]|clk ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[8]|clk ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[5]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[6]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[7]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[8]|clk  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[9]|clk  ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|sign_g_y|clk        ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.411  ; 0.595        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[0]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[11]                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[1]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[2]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[3]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[4]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[5]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[6]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[7]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[8]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|q_b[9]                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_re_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram2:u_ram_2|altsyncram:altsyncram_component|altsyncram_r3o3:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.241 ; 9.425        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[28]                                                                                    ;
; 9.242 ; 9.426        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[1]                                                                                      ;
; 9.242 ; 9.426        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[4]                                                                                      ;
; 9.242 ; 9.426        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[10]                                                                                    ;
; 9.242 ; 9.426        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[21]                                                                                    ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[14]                                                                                    ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[20]                                                                                    ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[23]                                                                                    ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[44]                                                                                    ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[45]                                                                                    ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[48]                                                                                    ;
; 9.244 ; 9.428        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[3]                                                                                         ;
; 9.244 ; 9.428        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[25]                                                                                    ;
; 9.244 ; 9.428        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[35]                                                                                    ;
; 9.244 ; 9.428        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[39]                                                                                    ;
; 9.244 ; 9.428        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[43]                                                                                    ;
; 9.245 ; 9.429        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[11]                                                                                    ;
; 9.245 ; 9.429        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[15]                                                                                    ;
; 9.245 ; 9.429        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[2]                                                                                     ;
; 9.245 ; 9.429        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[30]                                                                                    ;
; 9.245 ; 9.429        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[7]                                                                                     ;
; 9.245 ; 9.429        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[8]                                                                                     ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[3]                                                                                      ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[1]                                                                                  ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[2]                                                                                  ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[16]                                                                                    ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[27]                                                                                    ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[46]                                                                                    ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[0]                                                                                      ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[31]                                                                                    ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[41]                                                                                    ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[47]                                                                                    ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[5]                                                                                     ;
; 9.248 ; 9.432        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[2]                                                                                      ;
; 9.248 ; 9.432        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_a[5]                                                                                      ;
; 9.248 ; 9.432        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[33]                                                                                    ;
; 9.248 ; 9.432        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[40]                                                                                    ;
; 9.248 ; 9.432        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[4]                                                                                     ;
; 9.248 ; 9.432        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[6]                                                                                     ;
; 9.248 ; 9.432        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|wr_en_a                                                                                           ;
; 9.249 ; 9.433        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[18]                                                                                    ;
; 9.249 ; 9.433        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[19]                                                                                    ;
; 9.249 ; 9.433        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[29]                                                                                    ;
; 9.249 ; 9.433        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[49]                                                                                    ;
; 9.251 ; 9.435        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[13]                                                                                    ;
; 9.251 ; 9.435        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[9]                                                                                     ;
; 9.256 ; 9.440        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                       ;
; 9.256 ; 9.440        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                                                                      ;
; 9.256 ; 9.440        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[3]                                                                                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[0]                                                                                  ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[22]                                                                                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[36]                                                                                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[38]                                                                                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[0]                                                                                      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[1]                                                                                      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[2]                                                                                      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[3]                                                                                      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[4]                                                                                      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|address_b[5]                                                                                      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[0]                                                                                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[1]                                                                                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[2]                                                                                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[3]                                                                                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[4]                                                                                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[5]                                                                                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[6]                                                                                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[3]                                                                                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                                                                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rd_en_b                                                                                           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[1]                                                                                     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[26]                                                                                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[42]                                                                                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[0]                                                                                     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[3]                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[4]                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[5]                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[6]                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[8]                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en                                                                                       ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[0]                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -196.293 ; -195.553 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.570 ; -196.777 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.251 ; 196.560 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.983 ; 197.205 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.883   ; 3.981   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 4.079   ; 4.182   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.879   ; 3.982   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.753   ; 3.834   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.420   ; 3.424   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.901 ; 202.786 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.389 ; 203.295 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.447 ; 204.537 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.964 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.998 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.748   ; 3.840   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.936   ; 4.034   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.744   ; 3.841   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.623   ; 3.699   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.304   ; 3.306   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.566 ; 202.457 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.012 ; 202.927 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.784 ; 202.855 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.662 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.693 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.216 ; 203.123 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.791 ; 202.698 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.335   ; 203.428   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.786   ; 202.879   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -127.826  ; -0.420 ; 15.215   ; 1.745   ; -1.000              ;
;  CLOCK_50                                             ; -127.826  ; 0.106  ; N/A      ; N/A     ; 9.208               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.888    ; 0.188  ; 15.215   ; 1.745   ; 249.743             ;
;  vga:u_vga|v_sync                                     ; -8.828    ; -0.420 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                       ; -8156.092 ; -0.42  ; 0.0      ; 0.0     ; -30.0               ;
;  CLOCK_50                                             ; -8016.677 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  vga:u_vga|v_sync                                     ; -139.415  ; -0.420 ; N/A      ; N/A     ; -30.000             ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.489 ; -193.004 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.810 ; -195.291 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.251 ; 196.560 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.983 ; 197.205 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.617   ; 6.655   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.993   ; 6.983   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.620   ; 6.624   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.365   ; 6.406   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.857   ; 5.772   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.872 ; 204.863 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.827 ; 205.715 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.735 ; 207.737 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.666 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.568 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.748   ; 3.840   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.936   ; 4.034   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.744   ; 3.841   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.623   ; 3.699   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.304   ; 3.306   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.566 ; 202.457 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.012 ; 202.927 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.784 ; 202.855 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.662 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.693 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+----------+--------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths     ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+--------------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 6517224  ; 0            ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 42       ; > 2147483647 ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0            ; 630909   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0            ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+----------+--------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths     ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+--------------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 6517224  ; 0            ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 42       ; > 2147483647 ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0            ; 630909   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0            ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Apr 15 16:40:13 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga:u_vga|v_sync vga:u_vga|v_sync
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -127.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -127.826           -8016.677 CLOCK_50 
    Info (332119):    -8.828            -139.415 vga:u_vga|v_sync 
    Info (332119):    13.888               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.420              -0.420 vga:u_vga|v_sync 
    Info (332119):     0.256               0.000 CLOCK_50 
    Info (332119):     0.359               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.215               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.115               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -30.000 vga:u_vga|v_sync 
    Info (332119):     9.487               0.000 CLOCK_50 
    Info (332119):   249.746               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -113.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -113.260           -7103.644 CLOCK_50 
    Info (332119):    -7.784            -121.946 vga:u_vga|v_sync 
    Info (332119):    14.573               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.218              -0.218 vga:u_vga|v_sync 
    Info (332119):     0.228               0.000 CLOCK_50 
    Info (332119):     0.312               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.716               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.753               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -30.000 vga:u_vga|v_sync 
    Info (332119):     9.486               0.000 CLOCK_50 
    Info (332119):   249.743               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -71.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -71.971           -4508.541 CLOCK_50 
    Info (332119):    -4.576             -67.899 vga:u_vga|v_sync 
    Info (332119):    16.355               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.383              -0.383 vga:u_vga|v_sync 
    Info (332119):     0.106               0.000 CLOCK_50 
    Info (332119):     0.188               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.109               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.745               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -30.000 vga:u_vga|v_sync 
    Info (332119):     9.208               0.000 CLOCK_50 
    Info (332119):   249.781               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 759 megabytes
    Info: Processing ended: Wed Apr 15 16:40:20 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


