#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun May 18 17:23:07 2025
# Process ID: 77529
# Current directory: /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1
# Command line: vivado -log convolutionSystem_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source convolutionSystem_wrapper.tcl -notrace
# Log file: /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper.vdi
# Journal file: /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/vivado.jou
# Running On: niranjan-asus, OS: Linux, CPU Frequency: 1223.538 MHz, CPU Physical cores: 12, Host memory: 16361 MB
#-----------------------------------------------------------
source convolutionSystem_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.438 ; gain = 0.023 ; free physical = 2761 ; free virtual = 12399
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top convolutionSystem_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0.dcp' for cell 'convolutionSystem_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axis_dwidth_converter_0_0/convolutionSystem_axis_dwidth_converter_0_0.dcp' for cell 'convolutionSystem_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_processing_system7_0_0/convolutionSystem_processing_system7_0_0.dcp' for cell 'convolutionSystem_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_rst_ps7_0_100M_0/convolutionSystem_rst_ps7_0_100M_0.dcp' for cell 'convolutionSystem_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_system_ila_0_0/convolutionSystem_system_ila_0_0.dcp' for cell 'convolutionSystem_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_topConv_0_0/convolutionSystem_topConv_0_0.dcp' for cell 'convolutionSystem_i/topConv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_xbar_0/convolutionSystem_xbar_0.dcp' for cell 'convolutionSystem_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_pc_1/convolutionSystem_auto_pc_1.dcp' for cell 'convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_us_0/convolutionSystem_auto_us_0.dcp' for cell 'convolutionSystem_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_us_1/convolutionSystem_auto_us_1.dcp' for cell 'convolutionSystem_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_pc_0/convolutionSystem_auto_pc_0.dcp' for cell 'convolutionSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1776.273 ; gain = 0.000 ; free physical = 2323 ; free virtual = 11993
INFO: [Netlist 29-17] Analyzing 623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: convolutionSystem_i/system_ila_0/inst/ila_lib UUID: 19a264f0-3652-5976-9705-ab0eb4d6276b 
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_processing_system7_0_0/convolutionSystem_processing_system7_0_0.xdc] for cell 'convolutionSystem_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_processing_system7_0_0/convolutionSystem_processing_system7_0_0.xdc] for cell 'convolutionSystem_i/processing_system7_0/inst'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0.xdc] for cell 'convolutionSystem_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0.xdc] for cell 'convolutionSystem_i/axi_dma_0/U0'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_topConv_0_0/src/testing.xdc] for cell 'convolutionSystem_i/topConv_0/inst'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_topConv_0_0/src/testing.xdc] for cell 'convolutionSystem_i/topConv_0/inst'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_rst_ps7_0_100M_0/convolutionSystem_rst_ps7_0_100M_0_board.xdc] for cell 'convolutionSystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_rst_ps7_0_100M_0/convolutionSystem_rst_ps7_0_100M_0_board.xdc] for cell 'convolutionSystem_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_rst_ps7_0_100M_0/convolutionSystem_rst_ps7_0_100M_0.xdc] for cell 'convolutionSystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_rst_ps7_0_100M_0/convolutionSystem_rst_ps7_0_100M_0.xdc] for cell 'convolutionSystem_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'convolutionSystem_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'convolutionSystem_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'convolutionSystem_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'convolutionSystem_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0_clocks.xdc] for cell 'convolutionSystem_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_axi_dma_0_0/convolutionSystem_axi_dma_0_0_clocks.xdc] for cell 'convolutionSystem_i/axi_dma_0/U0'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_us_0/convolutionSystem_auto_us_0_clocks.xdc] for cell 'convolutionSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_us_0/convolutionSystem_auto_us_0_clocks.xdc] for cell 'convolutionSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_us_1/convolutionSystem_auto_us_1_clocks.xdc] for cell 'convolutionSystem_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.gen/sources_1/bd/convolutionSystem/ip/convolutionSystem_auto_us_1/convolutionSystem_auto_us_1_clocks.xdc] for cell 'convolutionSystem_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 2177 ; free virtual = 11854
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 386 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 92 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 288 instances

23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2144.699 ; gain = 768.457 ; free physical = 2177 ; free virtual = 11854
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 2154 ; free virtual = 11830

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1545bb351

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2547.246 ; gain = 402.547 ; free physical = 1714 ; free virtual = 11401

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 181e5747e4930e78.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2854.949 ; gain = 0.000 ; free physical = 1110 ; free virtual = 10796
Phase 1 Generate And Synthesize Debug Cores | Checksum: 18266c96c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2854.949 ; gain = 19.844 ; free physical = 1109 ; free virtual = 10796

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 56 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: bc2b7653

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2854.949 ; gain = 19.844 ; free physical = 1063 ; free virtual = 10783
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 3 Constant propagation | Checksum: 125a73302

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2854.949 ; gain = 19.844 ; free physical = 1063 ; free virtual = 10783
INFO: [Opt 31-389] Phase Constant propagation created 228 cells and removed 636 cells
INFO: [Opt 31-1021] In phase Constant propagation, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14ab43018

Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2854.949 ; gain = 19.844 ; free physical = 1062 ; free virtual = 10782
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 291 cells
INFO: [Opt 31-1021] In phase Sweep, 1062 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14ab43018

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2886.965 ; gain = 51.859 ; free physical = 1069 ; free virtual = 10781
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1ac1c3de7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2886.965 ; gain = 51.859 ; free physical = 1068 ; free virtual = 10780
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 195660f6e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2886.965 ; gain = 51.859 ; free physical = 1068 ; free virtual = 10780
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |             107  |                                             93  |
|  Constant propagation         |             228  |             636  |                                             76  |
|  Sweep                        |               0  |             291  |                                           1062  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2886.965 ; gain = 0.000 ; free physical = 1068 ; free virtual = 10780
Ending Logic Optimization Task | Checksum: 1357e3dfe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2886.965 ; gain = 51.859 ; free physical = 1068 ; free virtual = 10780

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 1 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1cb9f985a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 921 ; free virtual = 10632
Ending Power Optimization Task | Checksum: 1cb9f985a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3177.816 ; gain = 290.852 ; free physical = 921 ; free virtual = 10632

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cb9f985a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 921 ; free virtual = 10632

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 921 ; free virtual = 10632
Ending Netlist Obfuscation Task | Checksum: 15e02525a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 921 ; free virtual = 10632
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 3177.816 ; gain = 1033.117 ; free physical = 921 ; free virtual = 10632
INFO: [runtcl-4] Executing : report_drc -file convolutionSystem_wrapper_drc_opted.rpt -pb convolutionSystem_wrapper_drc_opted.pb -rpx convolutionSystem_wrapper_drc_opted.rpx
Command: report_drc -file convolutionSystem_wrapper_drc_opted.rpt -pb convolutionSystem_wrapper_drc_opted.pb -rpx convolutionSystem_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 932 ; free virtual = 10630
INFO: [Common 17-1381] The checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 848 ; free virtual = 10576
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1217fb8af

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 847 ; free virtual = 10576
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 847 ; free virtual = 10576

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 81d49e33

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 855 ; free virtual = 10581

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f45d518b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 906 ; free virtual = 10615

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f45d518b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 906 ; free virtual = 10615
Phase 1 Placer Initialization | Checksum: 1f45d518b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 906 ; free virtual = 10615

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a37e6f11

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 852 ; free virtual = 10583

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 195e0975d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 853 ; free virtual = 10579

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 195e0975d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 853 ; free virtual = 10578

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24b93b780

Time (s): cpu = 00:01:58 ; elapsed = 00:00:28 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 875 ; free virtual = 10611

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 49 LUTNM shape to break, 598 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 20, two critical 29, total 49, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 246 nets or LUTs. Breaked 49 LUTs, combined 197 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 869 ; free virtual = 10608

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           49  |            197  |                   246  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           49  |            197  |                   246  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1886c75c7

Time (s): cpu = 00:02:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 859 ; free virtual = 10599
Phase 2.4 Global Placement Core | Checksum: 1a319d2a7

Time (s): cpu = 00:02:07 ; elapsed = 00:00:31 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 871 ; free virtual = 10611
Phase 2 Global Placement | Checksum: 1a319d2a7

Time (s): cpu = 00:02:07 ; elapsed = 00:00:31 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 871 ; free virtual = 10611

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a0a25b52

Time (s): cpu = 00:02:11 ; elapsed = 00:00:32 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 871 ; free virtual = 10611

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1847e4231

Time (s): cpu = 00:02:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 865 ; free virtual = 10606

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15275084e

Time (s): cpu = 00:02:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 865 ; free virtual = 10606

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cfc5443b

Time (s): cpu = 00:02:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 865 ; free virtual = 10606

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15ba193ce

Time (s): cpu = 00:02:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 839 ; free virtual = 10580

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 25e04e69e

Time (s): cpu = 00:02:37 ; elapsed = 00:00:43 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 760 ; free virtual = 10530

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17ab2ca10

Time (s): cpu = 00:02:37 ; elapsed = 00:00:43 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 759 ; free virtual = 10532

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21c34902b

Time (s): cpu = 00:02:37 ; elapsed = 00:00:43 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 758 ; free virtual = 10532

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 185cabe46

Time (s): cpu = 00:02:49 ; elapsed = 00:00:46 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 754 ; free virtual = 10528
Phase 3 Detail Placement | Checksum: 185cabe46

Time (s): cpu = 00:02:49 ; elapsed = 00:00:46 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 754 ; free virtual = 10527

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2016bb11f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.322 | TNS=-1.094 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b7b8303

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 815 ; free virtual = 10589
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17b7b8303

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 815 ; free virtual = 10589
Phase 4.1.1.1 BUFG Insertion | Checksum: 2016bb11f

Time (s): cpu = 00:03:02 ; elapsed = 00:00:51 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 815 ; free virtual = 10589

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ccc0e615

Time (s): cpu = 00:03:40 ; elapsed = 00:01:21 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 734 ; free virtual = 10514

Time (s): cpu = 00:03:40 ; elapsed = 00:01:21 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 734 ; free virtual = 10514
Phase 4.1 Post Commit Optimization | Checksum: 1ccc0e615

Time (s): cpu = 00:03:40 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ccc0e615

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ccc0e615

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523
Phase 4.3 Placer Reporting | Checksum: 1ccc0e615

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eeb6ce5b

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523
Ending Placer Task | Checksum: 162944440

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:47 ; elapsed = 00:01:24 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 768 ; free virtual = 10523
INFO: [runtcl-4] Executing : report_io -file convolutionSystem_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 766 ; free virtual = 10521
INFO: [runtcl-4] Executing : report_utilization -file convolutionSystem_wrapper_utilization_placed.rpt -pb convolutionSystem_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file convolutionSystem_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 771 ; free virtual = 10526
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 678 ; free virtual = 10465
INFO: [Common 17-1381] The checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 719 ; free virtual = 10473
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 738 ; free virtual = 10494
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 702 ; free virtual = 10469
INFO: [Common 17-1381] The checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7237b84c ConstDB: 0 ShapeSum: f05c8bf4 RouteDB: 0
Post Restoration Checksum: NetGraph: 1fdeeaad | NumContArr: 488650c3 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 816f911d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 527 ; free virtual = 10396

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 816f911d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 527 ; free virtual = 10396

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 816f911d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 527 ; free virtual = 10395
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d43fe12d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 504 ; free virtual = 10374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.289  | TNS=0.000  | WHS=-0.270 | THS=-277.516|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 11ab2a80d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3177.816 ; gain = 0.000 ; free physical = 444 ; free virtual = 10326
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.289  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 19815215f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 445 ; free virtual = 10327

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11641
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11641
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11289253c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 445 ; free virtual = 10327

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11289253c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 445 ; free virtual = 10327
Phase 3 Initial Routing | Checksum: c1a4f5a9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 448 ; free virtual = 10328

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1209
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.159 | TNS=-0.860 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11aa85009

Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 500 ; free virtual = 10341

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.089 | TNS=-0.230 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bbba7d2a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:05 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 497 ; free virtual = 10338

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 385
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1754d889c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:15 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 355 ; free virtual = 10269

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 462
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.104 | TNS=-0.104 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: e462146d

Time (s): cpu = 00:02:37 ; elapsed = 00:01:27 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 448 ; free virtual = 10301
Phase 4 Rip-up And Reroute | Checksum: e462146d

Time (s): cpu = 00:02:37 ; elapsed = 00:01:27 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 448 ; free virtual = 10301

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f236e7ce

Time (s): cpu = 00:02:41 ; elapsed = 00:01:28 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 447 ; free virtual = 10301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9af43d0f

Time (s): cpu = 00:02:41 ; elapsed = 00:01:28 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 447 ; free virtual = 10301

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9af43d0f

Time (s): cpu = 00:02:41 ; elapsed = 00:01:28 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 447 ; free virtual = 10301
Phase 5 Delay and Skew Optimization | Checksum: 9af43d0f

Time (s): cpu = 00:02:41 ; elapsed = 00:01:28 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 447 ; free virtual = 10301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c3c13533

Time (s): cpu = 00:02:45 ; elapsed = 00:01:30 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 429 ; free virtual = 10285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1280ca1ac

Time (s): cpu = 00:02:45 ; elapsed = 00:01:30 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 429 ; free virtual = 10285
Phase 6 Post Hold Fix | Checksum: 1280ca1ac

Time (s): cpu = 00:02:45 ; elapsed = 00:01:30 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 429 ; free virtual = 10285

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.42917 %
  Global Horizontal Routing Utilization  = 2.91607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12e9a9ecb

Time (s): cpu = 00:02:46 ; elapsed = 00:01:30 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 427 ; free virtual = 10283

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12e9a9ecb

Time (s): cpu = 00:02:46 ; elapsed = 00:01:30 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 426 ; free virtual = 10282

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1903a09e6

Time (s): cpu = 00:02:48 ; elapsed = 00:01:31 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 330 ; free virtual = 10225

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.081  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1903a09e6

Time (s): cpu = 00:02:53 ; elapsed = 00:01:33 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 312 ; free virtual = 10231
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1004412dd

Time (s): cpu = 00:02:53 ; elapsed = 00:01:33 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 312 ; free virtual = 10231

Time (s): cpu = 00:02:53 ; elapsed = 00:01:33 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 312 ; free virtual = 10231

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:35 . Memory (MB): peak = 3181.969 ; gain = 4.152 ; free physical = 312 ; free virtual = 10231
INFO: [runtcl-4] Executing : report_drc -file convolutionSystem_wrapper_drc_routed.rpt -pb convolutionSystem_wrapper_drc_routed.pb -rpx convolutionSystem_wrapper_drc_routed.rpx
Command: report_drc -file convolutionSystem_wrapper_drc_routed.rpt -pb convolutionSystem_wrapper_drc_routed.pb -rpx convolutionSystem_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file convolutionSystem_wrapper_methodology_drc_routed.rpt -pb convolutionSystem_wrapper_methodology_drc_routed.pb -rpx convolutionSystem_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file convolutionSystem_wrapper_methodology_drc_routed.rpt -pb convolutionSystem_wrapper_methodology_drc_routed.pb -rpx convolutionSystem_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3277.949 ; gain = 0.000 ; free physical = 358 ; free virtual = 10249
INFO: [runtcl-4] Executing : report_power -file convolutionSystem_wrapper_power_routed.rpt -pb convolutionSystem_wrapper_power_summary_routed.pb -rpx convolutionSystem_wrapper_power_routed.rpx
Command: report_power -file convolutionSystem_wrapper_power_routed.rpt -pb convolutionSystem_wrapper_power_summary_routed.pb -rpx convolutionSystem_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3283.832 ; gain = 5.883 ; free physical = 308 ; free virtual = 10206
INFO: [runtcl-4] Executing : report_route_status -file convolutionSystem_wrapper_route_status.rpt -pb convolutionSystem_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file convolutionSystem_wrapper_timing_summary_routed.rpt -pb convolutionSystem_wrapper_timing_summary_routed.pb -rpx convolutionSystem_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file convolutionSystem_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file convolutionSystem_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file convolutionSystem_wrapper_bus_skew_routed.rpt -pb convolutionSystem_wrapper_bus_skew_routed.pb -rpx convolutionSystem_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3283.832 ; gain = 0.000 ; free physical = 396 ; free virtual = 10278
INFO: [Common 17-1381] The checkpoint '/home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun May 18 17:28:32 2025...
#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun May 18 17:28:45 2025
# Process ID: 135145
# Current directory: /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1
# Command line: vivado -log convolutionSystem_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source convolutionSystem_wrapper.tcl -notrace
# Log file: /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/convolutionSystem_wrapper.vdi
# Journal file: /home/niranjan/BTech_Project/ProjectSources/newGenProject5/convolutionSystem.xpr/convolutionSystem/convolutionSystem.runs/impl_1/vivado.jou
# Running On: niranjan-asus, OS: Linux, CPU Frequency: 1051.648 MHz, CPU Physical cores: 12, Host memory: 16361 MB
#-----------------------------------------------------------
source convolutionSystem_wrapper.tcl -notrace
Command: open_checkpoint convolutionSystem_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1286.352 ; gain = 3.969 ; free physical = 1992 ; free virtual = 11902
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 1673.859 ; gain = 0.000 ; free physical = 1558 ; free virtual = 11492
INFO: [Netlist 29-17] Analyzing 638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.023 ; gain = 7.938 ; free physical = 896 ; free virtual = 10845
Restored from archive | CPU: 1.750000 secs | Memory: 16.304520 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.023 ; gain = 7.938 ; free physical = 896 ; free virtual = 10845
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2387.023 ; gain = 0.000 ; free physical = 901 ; free virtual = 10850
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 395 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 92 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 288 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2391.023 ; gain = 1108.641 ; free physical = 901 ; free virtual = 10850
INFO: [Memdata 28-208] The XPM instance: <convolutionSystem_i/topConv_0/inst/CB1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <convolutionSystem_i/topConv_0/inst/CB1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block convolutionSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the convolutionSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <convolutionSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <convolutionSystem_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <convolutionSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <convolutionSystem_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force convolutionSystem_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/multData_reg[2] input convolutionSystem_i/topConv_0/inst/conv/multData_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/multData_reg[5] input convolutionSystem_i/topConv_0/inst/conv/multData_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/multData_reg[8] input convolutionSystem_i/topConv_0/inst/conv/multData_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sum0120 input convolutionSystem_i/topConv_0/inst/conv/sum0120/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sum012_reg input convolutionSystem_i/topConv_0/inst/conv/sum012_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sum3450 input convolutionSystem_i/topConv_0/inst/conv/sum3450/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sum345_reg input convolutionSystem_i/topConv_0/inst/conv/sum345_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sum6780 input convolutionSystem_i/topConv_0/inst/conv/sum6780/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sum678_reg input convolutionSystem_i/topConv_0/inst/conv/sum678_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sumData_reg input convolutionSystem_i/topConv_0/inst/conv/sumData_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sumData_reg input convolutionSystem_i/topConv_0/inst/conv/sumData_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP convolutionSystem_i/topConv_0/inst/conv/sumData_reg input convolutionSystem_i/topConv_0/inst/conv/sumData_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 58 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], convolutionSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 44 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 19 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./convolutionSystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.973 ; gain = 585.105 ; free physical = 489 ; free virtual = 10387
INFO: [Common 17-206] Exiting Vivado at Sun May 18 17:29:51 2025...
