/*
 * STM32407xx_driver.h
 *
 *  Created on: Jul 27, 2024
 *      Author: balaji
 */

#ifndef INC_STM32407XX_DRIVER_H_
#define INC_STM32407XX_DRIVER_H_


#include <stdint.h>
#define __vo volatile

/*
 * BASE ADDRESSES OF MEMORY UNITS IN STM32F4xx
 */
#define FLASH_BASEADDR			0x08000000U
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			0x20010000U
#define SYSTEM_BASEADDR			0x1FFF0000U
#define SRAM_BASEADDR			SRAM1_BASEADDR

/*
 * BASE ADDRESSES OF BUS (AHBx and APBx)
 */
#define PERIPH_BASEADDR					0x04000000U
#define APB1PERIPH_BASEADDR				PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR				0x40010000U
#define AHB1PERIPH_BASEADDR				0x40020000U
#define AHB2PERIPH_BASEADDR				0x50000000U

/*
 * BASE ADDRESSES OF PERIPHERALS HANGING ON AHB1 BUS
 */
#define GPIOA_BASEADDR		(AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR		(AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR		(AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR		(AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR		(AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR		(AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR		(AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR		(AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR		(AHB1PERIPH_BASEADDR + 0x2000)
#define RCC_BASEADDR		(AHB1PERIPH_BASEADDR + 0x3800)

/*
 * BASE ADDRESSES OF PERIPHERALS HANGING ON APB1 BUS
 */
#define I2C1_BASEADDR		(APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR		(APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR		(APB1PERIPH_BASEADDR + 0x5C00)

#define SPI2_BASEADDR		(APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR		(APB1PERIPH_BASEADDR + 0x3C00)

#define USART2_BASEADDR		(APB1PERIPH_BASEADDR + 0x4400)
#define USART3_BASEADDR		(APB1PERIPH_BASEADDR + 0x4800)

#define UART4_BASEADDR		(APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR		(APB1PERIPH_BASEADDR + 0x5000)

/*
 * BASE ADDRESSES OF PERIPHERALS HANGING ON APB2 BUS
 */

#define EXTI_BASEADDR		(APB2PERIPH_BASEADDR + 0x3C00)

#define SPI1_BASEADDR		(APB2PERIPH_BASEADDR + 0x3000)

#define SYSCFG_BASEADDR		(APB2PERIPH_BASEADDR + 0x3800)

#define USART1_BASEADDR		(APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR		(APB2PERIPH_BASEADDR + 0x1400)


/*
 * PERIPHERAL REGISTER DEFINITIONS
 */

typedef struct

{
	__vo uint32_t MODER;
	__vo uint32_t OTYPER;
	__vo uint32_t OSPEEDR;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR[2];

}	GPIO_RegDef_t;










































































































































































#endif /* INC_STM32407XX_DRIVER_H_ */
