INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/13_priority_encoder_4x2/13_priority_encoder_4x2.srcs/sources_1/new/priority_encoder_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/13_priority_encoder_4x2/13_priority_encoder_4x2.srcs/sim_1/new/priority_encoder_4x2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_4x2bit_tb
