Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May  1 01:41:18 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -file synth_timing_report_aes.txt -max 20
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.461        0.000                      0                  609        0.073        0.000                      0                  609        3.000        0.000                       0                   601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 14.925}     29.851          33.500          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen        22.461        0.000                      0                  609        0.073        0.000                      0                  609       13.945        0.000                       0                   597  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack       22.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.495ns (20.965%)  route 5.636ns (79.035%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[74]_i_18/O
                         net (fo=43, unplaced)        0.981     1.718    gcm_aes_instance/p_0_in434_out[83]
                         LUT5 (Prop_lut5_I1_O)        0.124     1.842 r  gcm_aes_instance/r_s8_sblock[88]_i_20/O
                         net (fo=5, unplaced)         0.930     2.772    gcm_aes_instance/r_s8_sblock[88]_i_20_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.896 r  gcm_aes_instance/r_s8_sblock[88]_i_8/O
                         net (fo=4, unplaced)         0.926     3.822    gcm_aes_instance/r_s8_sblock[88]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.946 r  gcm_aes_instance/r_s8_sblock[80]_i_11/O
                         net (fo=1, unplaced)         0.902     4.848    gcm_aes_instance/r_s8_sblock[80]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.972 r  gcm_aes_instance/r_s8_sblock[80]_i_4/O
                         net (fo=1, unplaced)         0.449     5.421    gcm_aes_instance/Z334_in[47]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  gcm_aes_instance/r_s8_sblock[80]_i_1/O
                         net (fo=1, unplaced)         0.000     5.545    gcm_aes_instance/fn_product_return[80]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[80]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[80]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.495ns (21.012%)  route 5.620ns (78.988%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[0]_i_41/O
                         net (fo=48, unplaced)        0.983     1.720    gcm_aes_instance/p_0_in434_out[126]
                         LUT4 (Prop_lut4_I0_O)        0.124     1.844 r  gcm_aes_instance/r_s8_sblock[13]_i_31/O
                         net (fo=8, unplaced)         1.149     2.993    gcm_aes_instance/r_s8_sblock[13]_i_31_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.117 r  gcm_aes_instance/r_s8_sblock[37]_i_23/O
                         net (fo=4, unplaced)         0.926     4.043    gcm_aes_instance/r_s8_sblock[37]_i_23_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.167 r  gcm_aes_instance/r_s8_sblock[45]_i_16/O
                         net (fo=1, unplaced)         0.665     4.832    gcm_aes_instance/r_s8_sblock[45]_i_16_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.956 r  gcm_aes_instance/r_s8_sblock[45]_i_5/O
                         net (fo=1, unplaced)         0.449     5.405    gcm_aes_instance/r_s8_sblock[45]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  gcm_aes_instance/r_s8_sblock[45]_i_1/O
                         net (fo=1, unplaced)         0.000     5.529    gcm_aes_instance/fn_product_return[45]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[45]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[45]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.501ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 1.743ns (24.580%)  route 5.348ns (75.420%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[14]_i_10/O
                         net (fo=84, unplaced)        1.206     1.943    gcm_aes_instance/p_0_in434_out[18]
                         LUT6 (Prop_lut6_I0_O)        0.124     2.067 r  gcm_aes_instance/r_s8_sblock[66]_i_36/O
                         net (fo=1, unplaced)         0.449     2.516    gcm_aes_instance/r_s8_sblock[66]_i_36_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.640 r  gcm_aes_instance/r_s8_sblock[66]_i_35/O
                         net (fo=1, unplaced)         0.449     3.089    gcm_aes_instance/r_s8_sblock[66]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.213 r  gcm_aes_instance/r_s8_sblock[66]_i_30/O
                         net (fo=1, unplaced)         0.449     3.662    gcm_aes_instance/r_s8_sblock[66]_i_30_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.786 r  gcm_aes_instance/r_s8_sblock[66]_i_25/O
                         net (fo=1, unplaced)         0.449     4.235    gcm_aes_instance/r_s8_sblock[66]_i_25_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.359 r  gcm_aes_instance/r_s8_sblock[66]_i_15/O
                         net (fo=1, unplaced)         0.449     4.808    gcm_aes_instance/r_s8_sblock[66]_i_15_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.932 r  gcm_aes_instance/r_s8_sblock[66]_i_5/O
                         net (fo=1, unplaced)         0.449     5.381    gcm_aes_instance/r_s8_sblock[66]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.505 r  gcm_aes_instance/r_s8_sblock[66]_i_1/O
                         net (fo=1, unplaced)         0.000     5.505    gcm_aes_instance/fn_product_return[66]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[66]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[66]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                 22.501    

Slack (MET) :             22.568ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_cipher_text_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.495ns (21.284%)  route 5.529ns (78.716%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s8_cipher_text_reg[34]/Q
                         net (fo=37, unplaced)        1.040    -0.090    gcm_aes_instance/r_s8_cipher_text[34]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.205 r  gcm_aes_instance/r_s8_sblock[46]_i_31/O
                         net (fo=3, unplaced)         0.467     0.672    gcm_aes_instance/r_s8_sblock[46]_i_31_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.796 r  gcm_aes_instance/r_s8_sblock[54]_i_31/O
                         net (fo=1, unplaced)         0.902     1.698    gcm_aes_instance/r_s8_sblock[54]_i_31_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     1.822 r  gcm_aes_instance/r_s8_sblock[54]_i_20/O
                         net (fo=1, unplaced)         1.111     2.933    gcm_aes_instance/r_s8_sblock[54]_i_20_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.057 r  gcm_aes_instance/r_s8_sblock[54]_i_12/O
                         net (fo=1, unplaced)         1.111     4.168    gcm_aes_instance/r_s8_sblock[54]_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.292 r  gcm_aes_instance/r_s8_sblock[54]_i_9/O
                         net (fo=1, unplaced)         0.449     4.741    gcm_aes_instance/r_s8_sblock[54]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.865 r  gcm_aes_instance/r_s8_sblock[54]_i_3/O
                         net (fo=1, unplaced)         0.449     5.314    gcm_aes_instance/r_s8_sblock[54]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.438 r  gcm_aes_instance/r_s8_sblock[54]_i_1/O
                         net (fo=1, unplaced)         0.000     5.438    gcm_aes_instance/fn_product_return[54]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[54]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[54]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                 22.568    

Slack (MET) :             22.581ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/o_tag_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.495ns (21.324%)  route 5.516ns (78.676%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[5]_i_50/O
                         net (fo=1, unplaced)         0.902     1.639    gcm_aes_instance/r_s8_sblock[5]_i_50_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.763 r  gcm_aes_instance/r_s8_sblock[5]_i_38/O
                         net (fo=1, unplaced)         0.902     2.665    gcm_aes_instance/r_s8_sblock[5]_i_38_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.789 r  gcm_aes_instance/r_s8_sblock[5]_i_23/O
                         net (fo=1, unplaced)         0.902     3.691    gcm_aes_instance/Z76_in[122]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.815 r  gcm_aes_instance/r_s8_sblock[5]_i_8/O
                         net (fo=1, unplaced)         0.902     4.717    gcm_aes_instance/r_s8_sblock[5]_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.841 r  gcm_aes_instance/r_s8_sblock[5]_i_2/O
                         net (fo=2, unplaced)         0.460     5.301    gcm_aes_instance/Z334_in[122]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.425 r  gcm_aes_instance/o_tag[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.425    gcm_aes_instance/o_tag0[122]
                         FDRE                                         r  gcm_aes_instance/o_tag_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/o_tag_reg[5]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/o_tag_reg[5]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 22.581    

Slack (MET) :             22.581ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.495ns (21.324%)  route 5.516ns (78.676%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[5]_i_50/O
                         net (fo=1, unplaced)         0.902     1.639    gcm_aes_instance/r_s8_sblock[5]_i_50_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.763 r  gcm_aes_instance/r_s8_sblock[5]_i_38/O
                         net (fo=1, unplaced)         0.902     2.665    gcm_aes_instance/r_s8_sblock[5]_i_38_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.789 r  gcm_aes_instance/r_s8_sblock[5]_i_23/O
                         net (fo=1, unplaced)         0.902     3.691    gcm_aes_instance/Z76_in[122]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.815 r  gcm_aes_instance/r_s8_sblock[5]_i_8/O
                         net (fo=1, unplaced)         0.902     4.717    gcm_aes_instance/r_s8_sblock[5]_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.841 r  gcm_aes_instance/r_s8_sblock[5]_i_2/O
                         net (fo=2, unplaced)         0.460     5.301    gcm_aes_instance/Z334_in[122]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.425 r  gcm_aes_instance/r_s8_sblock[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.425    gcm_aes_instance/fn_product_return[5]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[5]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[5]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 22.581    

Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 1.867ns (26.683%)  route 5.130ns (73.317%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[3]_i_31/O
                         net (fo=43, unplaced)        0.528     1.265    gcm_aes_instance/p_0_in434_out[125]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.389 r  gcm_aes_instance/r_s8_sblock[28]_i_37/O
                         net (fo=2, unplaced)         0.460     1.849    gcm_aes_instance/r_s8_sblock[28]_i_37_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.973 r  gcm_aes_instance/r_s8_sblock[12]_i_48/O
                         net (fo=1, unplaced)         0.449     2.422    gcm_aes_instance/r_s8_sblock[12]_i_48_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.546 r  gcm_aes_instance/r_s8_sblock[12]_i_45/O
                         net (fo=1, unplaced)         0.449     2.995    gcm_aes_instance/r_s8_sblock[12]_i_45_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.119 r  gcm_aes_instance/r_s8_sblock[12]_i_39/O
                         net (fo=1, unplaced)         0.449     3.568    gcm_aes_instance/Z76_in[115]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.692 r  gcm_aes_instance/r_s8_sblock[12]_i_26/O
                         net (fo=1, unplaced)         0.449     4.141    gcm_aes_instance/r_s8_sblock[12]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.265 r  gcm_aes_instance/r_s8_sblock[12]_i_14/O
                         net (fo=1, unplaced)         0.449     4.714    gcm_aes_instance/r_s8_sblock[12]_i_14_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.838 r  gcm_aes_instance/r_s8_sblock[12]_i_5/O
                         net (fo=1, unplaced)         0.449     5.287    gcm_aes_instance/Z334_in[115]
                         LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  gcm_aes_instance/r_s8_sblock[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.411    gcm_aes_instance/fn_product_return[12]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[12]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[12]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.596ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.743ns (24.914%)  route 5.253ns (75.086%))
  Logic Levels:           9  (LUT5=4 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[29]_i_50/O
                         net (fo=1, unplaced)         1.111     1.848    gcm_aes_instance/r_s8_sblock[29]_i_50_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  gcm_aes_instance/r_s8_sblock[29]_i_49/O
                         net (fo=1, unplaced)         0.449     2.421    gcm_aes_instance/r_s8_sblock[29]_i_49_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     2.545 r  gcm_aes_instance/r_s8_sblock[29]_i_43/O
                         net (fo=1, unplaced)         0.449     2.994    gcm_aes_instance/r_s8_sblock[29]_i_43_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.118 r  gcm_aes_instance/r_s8_sblock[29]_i_36/O
                         net (fo=1, unplaced)         0.449     3.567    gcm_aes_instance/r_s8_sblock[29]_i_36_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  gcm_aes_instance/r_s8_sblock[29]_i_20/O
                         net (fo=1, unplaced)         0.449     4.140    gcm_aes_instance/r_s8_sblock[29]_i_20_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.264 r  gcm_aes_instance/r_s8_sblock[29]_i_11/O
                         net (fo=1, unplaced)         0.449     4.713    gcm_aes_instance/r_s8_sblock[29]_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.837 r  gcm_aes_instance/r_s8_sblock[29]_i_6/O
                         net (fo=1, unplaced)         0.449     5.286    gcm_aes_instance/r_s8_sblock[29]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.410 r  gcm_aes_instance/r_s8_sblock[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.410    gcm_aes_instance/fn_product_return[29]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[29]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[29]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 22.596    

Slack (MET) :             22.686ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 1.743ns (25.239%)  route 5.163ns (74.761%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 f  gcm_aes_instance/r_s8_sblock[88]_i_12/O
                         net (fo=70, unplaced)        0.540     1.277    gcm_aes_instance/p_0_in434_out[35]
                         LUT5 (Prop_lut5_I0_O)        0.124     1.401 r  gcm_aes_instance/r_s8_sblock[9]_i_36/O
                         net (fo=5, unplaced)         0.930     2.331    gcm_aes_instance/r_s8_sblock[9]_i_36_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     2.455 r  gcm_aes_instance/r_s8_sblock[25]_i_55/O
                         net (fo=1, unplaced)         0.449     2.904    gcm_aes_instance/r_s8_sblock[25]_i_55_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.028 r  gcm_aes_instance/r_s8_sblock[25]_i_49/O
                         net (fo=1, unplaced)         0.449     3.477    gcm_aes_instance/r_s8_sblock[25]_i_49_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.601 r  gcm_aes_instance/r_s8_sblock[25]_i_29/O
                         net (fo=1, unplaced)         0.449     4.050    gcm_aes_instance/r_s8_sblock[25]_i_29_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  gcm_aes_instance/r_s8_sblock[25]_i_14/O
                         net (fo=1, unplaced)         0.449     4.623    gcm_aes_instance/r_s8_sblock[25]_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.747 r  gcm_aes_instance/r_s8_sblock[25]_i_3/O
                         net (fo=1, unplaced)         0.449     5.196    gcm_aes_instance/Z334_in[102]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  gcm_aes_instance/r_s8_sblock[25]_i_1/O
                         net (fo=1, unplaced)         0.000     5.320    gcm_aes_instance/fn_product_return[25]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[25]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[25]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 22.686    

Slack (MET) :             22.703ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.495ns (21.701%)  route 5.394ns (78.299%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[89]_i_10/O
                         net (fo=53, unplaced)        0.986     1.723    gcm_aes_instance/p_0_in434_out[61]
                         LUT5 (Prop_lut5_I0_O)        0.124     1.847 r  gcm_aes_instance/r_s8_sblock[117]_i_13/O
                         net (fo=4, unplaced)         0.689     2.536    gcm_aes_instance/r_s8_sblock[117]_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     2.660 r  gcm_aes_instance/r_s8_sblock[117]_i_3/O
                         net (fo=3, unplaced)         0.920     3.580    gcm_aes_instance/r_s8_sblock[117]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     3.704 r  gcm_aes_instance/r_s8_sblock[125]_i_9/O
                         net (fo=1, unplaced)         0.902     4.606    gcm_aes_instance/r_s8_sblock[125]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  gcm_aes_instance/r_s8_sblock[125]_i_4/O
                         net (fo=1, unplaced)         0.449     5.179    gcm_aes_instance/Z334_in[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.303 r  gcm_aes_instance/r_s8_sblock[125]_i_1/O
                         net (fo=1, unplaced)         0.000     5.303    gcm_aes_instance/fn_product_return[125]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[125]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[125]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 22.703    

Slack (MET) :             22.710ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.769ns (25.705%)  route 5.113ns (74.295%))
  Logic Levels:           9  (LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[6]_i_47/O
                         net (fo=48, unplaced)        0.500     1.237    gcm_aes_instance/p_0_in434_out[114]
                         LUT4 (Prop_lut4_I1_O)        0.150     1.387 r  gcm_aes_instance/r_s8_sblock[107]_i_33/O
                         net (fo=3, unplaced)         0.920     2.307    gcm_aes_instance/r_s8_sblock[107]_i_33_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.431 r  gcm_aes_instance/r_s8_sblock[103]_i_26/O
                         net (fo=1, unplaced)         0.449     2.880    gcm_aes_instance/Z76_in[24]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.004 r  gcm_aes_instance/r_s8_sblock[103]_i_17/O
                         net (fo=1, unplaced)         0.449     3.453    gcm_aes_instance/r_s8_sblock[103]_i_17_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     3.577 r  gcm_aes_instance/r_s8_sblock[103]_i_10/O
                         net (fo=1, unplaced)         0.449     4.026    gcm_aes_instance/r_s8_sblock[103]_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.150 r  gcm_aes_instance/r_s8_sblock[103]_i_7/O
                         net (fo=1, unplaced)         0.449     4.599    gcm_aes_instance/r_s8_sblock[103]_i_7_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.723 r  gcm_aes_instance/r_s8_sblock[103]_i_2/O
                         net (fo=1, unplaced)         0.449     5.172    gcm_aes_instance/r_s8_sblock[103]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.296 r  gcm_aes_instance/r_s8_sblock[103]_i_1/O
                         net (fo=1, unplaced)         0.000     5.296    gcm_aes_instance/fn_product_return[103]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[103]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[103]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 22.710    

Slack (MET) :             22.723ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.495ns (21.764%)  route 5.374ns (78.236%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[0]_i_41/O
                         net (fo=48, unplaced)        0.983     1.720    gcm_aes_instance/p_0_in434_out[126]
                         LUT4 (Prop_lut4_I0_O)        0.124     1.844 r  gcm_aes_instance/r_s8_sblock[13]_i_31/O
                         net (fo=8, unplaced)         1.149     2.993    gcm_aes_instance/r_s8_sblock[13]_i_31_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.117 r  gcm_aes_instance/r_s8_sblock[37]_i_23/O
                         net (fo=4, unplaced)         0.926     4.043    gcm_aes_instance/r_s8_sblock[37]_i_23_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.167 r  gcm_aes_instance/r_s8_sblock[61]_i_15/O
                         net (fo=1, unplaced)         0.419     4.586    gcm_aes_instance/r_s8_sblock[61]_i_15_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.710 r  gcm_aes_instance/r_s8_sblock[61]_i_4/O
                         net (fo=1, unplaced)         0.449     5.159    gcm_aes_instance/r_s8_sblock[61]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.283 r  gcm_aes_instance/r_s8_sblock[61]_i_1/O
                         net (fo=1, unplaced)         0.000     5.283    gcm_aes_instance/fn_product_return[61]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[61]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[61]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 22.723    

Slack (MET) :             22.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_cipher_text_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 1.495ns (21.796%)  route 5.364ns (78.204%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s8_cipher_text_reg[39]/Q
                         net (fo=106, unplaced)       1.066    -0.064    gcm_aes_instance/r_s8_cipher_text[39]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/r_s8_sblock[1]_i_59/O
                         net (fo=9, unplaced)         0.706     0.937    gcm_aes_instance/r_s8_sblock[1]_i_59_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.061 r  gcm_aes_instance/r_s8_sblock[30]_i_38/O
                         net (fo=3, unplaced)         0.920     1.981    gcm_aes_instance/r_s8_sblock[30]_i_38_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.105 r  gcm_aes_instance/r_s8_sblock[38]_i_33/O
                         net (fo=1, unplaced)         0.902     3.007    gcm_aes_instance/r_s8_sblock[38]_i_33_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.131 r  gcm_aes_instance/r_s8_sblock[38]_i_19/O
                         net (fo=1, unplaced)         0.419     3.550    gcm_aes_instance/Z76_in[89]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.674 r  gcm_aes_instance/r_s8_sblock[38]_i_9/O
                         net (fo=1, unplaced)         0.902     4.576    gcm_aes_instance/r_s8_sblock[38]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.700 r  gcm_aes_instance/r_s8_sblock[38]_i_3/O
                         net (fo=1, unplaced)         0.449     5.149    gcm_aes_instance/Z334_in[89]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.273 r  gcm_aes_instance/r_s8_sblock[38]_i_1/O
                         net (fo=1, unplaced)         0.000     5.273    gcm_aes_instance/fn_product_return[38]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[38]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[38]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 22.733    

Slack (MET) :             22.740ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.495ns (21.818%)  route 5.357ns (78.182%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[108]_i_6/O
                         net (fo=86, unplaced)        0.998     1.735    gcm_aes_instance/p_0_in434_out[22]
                         LUT6 (Prop_lut6_I1_O)        0.124     1.859 r  gcm_aes_instance/r_s8_sblock[71]_i_26/O
                         net (fo=1, unplaced)         0.449     2.308    gcm_aes_instance/r_s8_sblock[71]_i_26_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     2.432 r  gcm_aes_instance/r_s8_sblock[71]_i_14/O
                         net (fo=1, unplaced)         1.111     3.543    gcm_aes_instance/r_s8_sblock[71]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  gcm_aes_instance/r_s8_sblock[71]_i_9/O
                         net (fo=1, unplaced)         0.902     4.569    gcm_aes_instance/r_s8_sblock[71]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  gcm_aes_instance/r_s8_sblock[71]_i_4/O
                         net (fo=1, unplaced)         0.449     5.142    gcm_aes_instance/r_s8_sblock[71]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.266 r  gcm_aes_instance/r_s8_sblock[71]_i_1/O
                         net (fo=1, unplaced)         0.000     5.266    gcm_aes_instance/fn_product_return[71]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[71]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[71]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 22.740    

Slack (MET) :             22.747ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 1.495ns (21.841%)  route 5.350ns (78.159%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[58]_i_12/O
                         net (fo=65, unplaced)        0.991     1.728    gcm_aes_instance/p_0_in434_out[51]
                         LUT5 (Prop_lut5_I0_O)        0.124     1.852 r  gcm_aes_instance/r_s8_sblock[41]_i_29/O
                         net (fo=1, unplaced)         0.902     2.754    gcm_aes_instance/r_s8_sblock[41]_i_29_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.878 r  gcm_aes_instance/r_s8_sblock[41]_i_18/O
                         net (fo=1, unplaced)         1.111     3.989    gcm_aes_instance/r_s8_sblock[41]_i_18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.113 r  gcm_aes_instance/r_s8_sblock[41]_i_13/O
                         net (fo=1, unplaced)         0.449     4.562    gcm_aes_instance/r_s8_sblock[41]_i_13_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.686 r  gcm_aes_instance/r_s8_sblock[41]_i_4/O
                         net (fo=1, unplaced)         0.449     5.135    gcm_aes_instance/r_s8_sblock[41]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.259 r  gcm_aes_instance/r_s8_sblock[41]_i_1/O
                         net (fo=1, unplaced)         0.000     5.259    gcm_aes_instance/fn_product_return[41]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[41]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[41]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 22.747    

Slack (MET) :             22.836ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.495ns (22.128%)  route 5.261ns (77.872%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[98]_i_39/O
                         net (fo=1, unplaced)         1.111     1.848    gcm_aes_instance/r_s8_sblock[98]_i_39_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.972 r  gcm_aes_instance/r_s8_sblock[98]_i_27/O
                         net (fo=1, unplaced)         0.902     2.874    gcm_aes_instance/r_s8_sblock[98]_i_27_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.998 r  gcm_aes_instance/r_s8_sblock[98]_i_16/O
                         net (fo=1, unplaced)         0.449     3.447    gcm_aes_instance/r_s8_sblock[98]_i_16_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.571 r  gcm_aes_instance/r_s8_sblock[98]_i_9/O
                         net (fo=1, unplaced)         0.902     4.473    gcm_aes_instance/r_s8_sblock[98]_i_9_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.597 r  gcm_aes_instance/r_s8_sblock[98]_i_3/O
                         net (fo=1, unplaced)         0.449     5.046    gcm_aes_instance/r_s8_sblock[98]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  gcm_aes_instance/r_s8_sblock[98]_i_1/O
                         net (fo=1, unplaced)         0.000     5.170    gcm_aes_instance/fn_product_return[98]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[98]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[98]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 22.836    

Slack (MET) :             22.842ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.495ns (22.148%)  route 5.255ns (77.852%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[9]_i_42/O
                         net (fo=4, unplaced)         0.926     1.663    gcm_aes_instance/r_s8_sblock[9]_i_42_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.787 r  gcm_aes_instance/r_s8_sblock[10]_i_38/O
                         net (fo=1, unplaced)         1.111     2.898    gcm_aes_instance/r_s8_sblock[10]_i_38_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.022 r  gcm_aes_instance/r_s8_sblock[10]_i_24/O
                         net (fo=1, unplaced)         0.419     3.441    gcm_aes_instance/r_s8_sblock[10]_i_24_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.565 r  gcm_aes_instance/r_s8_sblock[10]_i_13/O
                         net (fo=1, unplaced)         0.902     4.467    gcm_aes_instance/r_s8_sblock[10]_i_13_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.591 r  gcm_aes_instance/r_s8_sblock[10]_i_4/O
                         net (fo=1, unplaced)         0.449     5.040    gcm_aes_instance/Z334_in[117]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  gcm_aes_instance/r_s8_sblock[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.164    gcm_aes_instance/fn_product_return[10]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[10]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[10]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 22.842    

Slack (MET) :             22.864ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 1.495ns (22.221%)  route 5.233ns (77.779%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[48]_i_43/O
                         net (fo=1, unplaced)         1.111     1.848    gcm_aes_instance/r_s8_sblock[48]_i_43_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  gcm_aes_instance/r_s8_sblock[48]_i_35/O
                         net (fo=1, unplaced)         1.111     3.083    gcm_aes_instance/r_s8_sblock[48]_i_35_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.207 r  gcm_aes_instance/r_s8_sblock[48]_i_18/O
                         net (fo=1, unplaced)         0.449     3.656    gcm_aes_instance/Z76_in[79]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.780 r  gcm_aes_instance/r_s8_sblock[48]_i_9/O
                         net (fo=1, unplaced)         0.665     4.445    gcm_aes_instance/r_s8_sblock[48]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.569 r  gcm_aes_instance/r_s8_sblock[48]_i_4/O
                         net (fo=1, unplaced)         0.449     5.018    gcm_aes_instance/Z334_in[79]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.142 r  gcm_aes_instance/r_s8_sblock[48]_i_1/O
                         net (fo=1, unplaced)         0.000     5.142    gcm_aes_instance/fn_product_return[48]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[48]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[48]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 22.864    

Slack (MET) :             22.914ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 1.495ns (22.387%)  route 5.183ns (77.613%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[74]_i_18/O
                         net (fo=43, unplaced)        0.981     1.718    gcm_aes_instance/p_0_in434_out[83]
                         LUT5 (Prop_lut5_I1_O)        0.124     1.842 r  gcm_aes_instance/r_s8_sblock[88]_i_20/O
                         net (fo=5, unplaced)         0.930     2.772    gcm_aes_instance/r_s8_sblock[88]_i_20_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.896 r  gcm_aes_instance/r_s8_sblock[88]_i_8/O
                         net (fo=4, unplaced)         0.473     3.369    gcm_aes_instance/r_s8_sblock[88]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.493 r  gcm_aes_instance/r_s8_sblock[56]_i_8/O
                         net (fo=1, unplaced)         0.902     4.395    gcm_aes_instance/r_s8_sblock[56]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  gcm_aes_instance/r_s8_sblock[56]_i_2/O
                         net (fo=1, unplaced)         0.449     4.968    gcm_aes_instance/r_s8_sblock[56]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.092 r  gcm_aes_instance/r_s8_sblock[56]_i_1/O
                         net (fo=1, unplaced)         0.000     5.092    gcm_aes_instance/fn_product_return[56]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[56]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[56]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 22.914    

Slack (MET) :             22.917ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.495ns (22.397%)  route 5.180ns (77.603%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s8_counter_reg[0]/Q
                         net (fo=15, unplaced)        0.859    -0.271    gcm_aes_instance/r_s8_counter[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.024 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, unplaced)       0.589     0.613    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.737 r  gcm_aes_instance/r_s8_sblock[58]_i_11/O
                         net (fo=42, unplaced)        0.980     1.717    gcm_aes_instance/p_0_in434_out[67]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.841 r  gcm_aes_instance/r_s8_sblock[126]_i_12/O
                         net (fo=3, unplaced)         0.920     2.761    gcm_aes_instance/r_s8_sblock[126]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.885 r  gcm_aes_instance/r_s8_sblock[9]_i_19/O
                         net (fo=1, unplaced)         0.419     3.304    gcm_aes_instance/r_s8_sblock[9]_i_19_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.428 r  gcm_aes_instance/r_s8_sblock[9]_i_10/O
                         net (fo=1, unplaced)         0.964     4.392    gcm_aes_instance/r_s8_sblock[9]_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.516 r  gcm_aes_instance/r_s8_sblock[9]_i_4/O
                         net (fo=1, unplaced)         0.449     4.965    gcm_aes_instance/Z334_in[118]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.089 r  gcm_aes_instance/r_s8_sblock[9]_i_1/O
                         net (fo=1, unplaced)         0.000     5.089    gcm_aes_instance/fn_product_return[9]
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.439    27.590    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[9]/C
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         FDRE (Setup_fdre_C_D)        0.029    28.006    gcm_aes_instance/r_s8_sblock_reg[9]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 22.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg_n_0_[0]
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[1]/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg_n_0_[1]
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[2]/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg_n_0_[2]
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[3]/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg_n_0_[3]
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[3]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s7_new_instance_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.571%)  route 0.175ns (55.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_new_instance_reg/Q
                         net (fo=49, unplaced)        0.175    -0.642    gcm_aes_instance/r_s3_new_instance
                         SRL16E                                       r  gcm_aes_instance/r_s7_new_instance_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.765    gcm_aes_instance/r_s7_new_instance_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[107]/Q
                         net (fo=1, unplaced)         0.126    -0.692    gcm_aes_instance/r_s3_cb[107]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[107]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[107]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  gcm_aes_instance/r_s3_cb_reg[107]_i_1/O[3]
                         net (fo=2, unplaced)         0.000    -0.584    gcm_aes_instance/r_s3_cb_reg[107]_i_1_n_4
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[107]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[107]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[111]/Q
                         net (fo=1, unplaced)         0.126    -0.692    gcm_aes_instance/r_s3_cb[111]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[111]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[111]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  gcm_aes_instance/r_s3_cb_reg[111]_i_1/O[3]
                         net (fo=2, unplaced)         0.000    -0.584    gcm_aes_instance/r_s3_cb_reg[111]_i_1_n_4
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[111]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[111]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[115]/Q
                         net (fo=1, unplaced)         0.126    -0.692    gcm_aes_instance/r_s3_cb[115]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[115]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[115]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  gcm_aes_instance/r_s3_cb_reg[115]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    gcm_aes_instance/r_s3_cb_reg[115]_i_1_n_4
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[115]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[115]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[119]/Q
                         net (fo=1, unplaced)         0.126    -0.692    gcm_aes_instance/r_s3_cb[119]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[119]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[119]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  gcm_aes_instance/r_s3_cb_reg[119]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    gcm_aes_instance/r_s3_cb_reg[119]_i_1_n_4
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[119]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[119]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[123]/Q
                         net (fo=1, unplaced)         0.126    -0.692    gcm_aes_instance/r_s3_cb[123]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[123]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[123]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  gcm_aes_instance/r_s3_cb_reg[123]_i_1/O[3]
                         net (fo=2, unplaced)         0.000    -0.584    gcm_aes_instance/r_s3_cb_reg[123]_i_1_n_4
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[123]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[123]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[15]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[3]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[7]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[106]/Q
                         net (fo=1, unplaced)         0.125    -0.692    gcm_aes_instance/r_s3_cb[106]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[104]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[104]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  gcm_aes_instance/r_s3_cb_reg[104]_i_1/O[0]
                         net (fo=2, unplaced)         0.000    -0.577    gcm_aes_instance/r_s3_cb_reg[104]_i_1_n_7
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[106]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[106]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[110]/Q
                         net (fo=1, unplaced)         0.125    -0.692    gcm_aes_instance/r_s3_cb[110]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[107]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[107]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  gcm_aes_instance/r_s3_cb_reg[107]_i_1/O[0]
                         net (fo=2, unplaced)         0.000    -0.577    gcm_aes_instance/r_s3_cb_reg[107]_i_1_n_7
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[110]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[110]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[114]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[114]/Q
                         net (fo=1, unplaced)         0.125    -0.692    gcm_aes_instance/r_s3_cb[114]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[111]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[111]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  gcm_aes_instance/r_s3_cb_reg[111]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/r_s3_cb_reg[111]_i_1_n_7
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[114]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[114]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[118]/Q
                         net (fo=1, unplaced)         0.125    -0.692    gcm_aes_instance/r_s3_cb[118]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[115]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[115]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  gcm_aes_instance/r_s3_cb_reg[115]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/r_s3_cb_reg[115]_i_1_n_7
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[118]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[118]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_cb_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s3_cb_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_cb_reg[122]/Q
                         net (fo=1, unplaced)         0.125    -0.692    gcm_aes_instance/r_s3_cb[122]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  gcm_aes_instance/r_s3_cb[119]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    gcm_aes_instance/r_s3_cb[119]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  gcm_aes_instance/r_s3_cb_reg[119]_i_1/O[0]
                         net (fo=2, unplaced)         0.000    -0.577    gcm_aes_instance/r_s3_cb_reg[119]_i_1_n_7
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_cb_reg[122]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/r_s3_cb_reg[122]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 14.925 }
Period(ns):         29.851
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         29.851      27.696               clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         29.851      28.602               clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/o_cipher_text_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/o_cipher_text_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s4_h_reg[96]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s4_key_schedule_reg[1024]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s4_key_schedule_reg[1158]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s4_key_schedule_reg[1281]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s4_key_schedule_reg[405]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s4_key_schedule_reg[407]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s4_key_schedule_reg[614]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s7_h_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/o_cipher_text_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/o_cipher_text_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/o_cipher_text_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/o_cipher_text_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s5_encrypted_cb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s5_encrypted_cb_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s5_encrypted_cb_reg[109]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851               gcm_aes_instance/r_s5_encrypted_cb_reg[126]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       29.851      183.509              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/o_cipher_text_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/o_cipher_text_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/o_cipher_text_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/o_cipher_text_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_h_reg[96]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_h_reg[96]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_key_schedule_reg[1024]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_key_schedule_reg[1024]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/o_cipher_text_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/o_cipher_text_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_h_reg[96]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_key_schedule_reg[1024]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_key_schedule_reg[1158]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_key_schedule_reg[1281]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_key_schedule_reg[405]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425               gcm_aes_instance/r_s4_key_schedule_reg[407]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



