
5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_3_full_dsp_16      1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_3_full_dsp_16      1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   10
     $logic_not_1                    5
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         22
     $mux_16                         7
     $mux_2                          2
     $mux_3                          4
     $not_1                          1
     $reduce_bool_2                  3
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        5
     $sdffe_16                       1
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore      2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hmul_2_max_dsp_16      1

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          54
   Number of public wire bits:     301
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   10
     $logic_not_1                    5
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         22
     $mux_16                         7
     $mux_2                          2
     $mux_5                          4
     $not_1                          1
     $reduce_bool_2                  3
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        5
     $sdffe_16                       1
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore      2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_5                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore      2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore      1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux_25                         1
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq_2                           3
     $logic_not_2                    1
     $mux_11                         1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq_2                           6
     $logic_not_2                    2
     $pmux_1                         2
     $pmux_13                        1
     $pmux_2                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_or_2                    4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_21                         1
     $mux_23                         1
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub_32                         2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== td_fused_top_Block_entry_proc_proc397 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPAddSub                        1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928 ===

   Number of wires:                278
   Number of wire bits:           1694
   Number of public wires:         253
   Number of public wire bits:    1669
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and_1                         20
     $not_1                          9
     $or_1                           2
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0      1
     $reduce_or_2                    1
     $sdff_1                         2
     td_fused_top_Block_entry_proc_proc397      1
     td_fused_top_fifo_w12_d7_S      1
     td_fused_top_fifo_w16_d2_S_x0      5
     td_fused_top_fifo_w4_d2_S_x      1
     td_fused_top_fifo_w4_d7_S       1
     td_fused_top_fifo_w6_d7_S       1
     td_fused_top_start_for_tdf3_readFilters30_U0      1
     td_fused_top_tdf3_accum_1       1
     td_fused_top_tdf3_accum_2       1
     td_fused_top_tdf3_adjust        1
     td_fused_top_tdf3_dot_product      1
     td_fused_top_tdf3_get_next_ijk      1
     td_fused_top_tdf3_readFilters30      1
     td_fused_top_tdf3_readInputs      1
     td_fused_top_tdf3_writeOutputs_unaligned      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe_16                        1
     $memrd                          1
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_3                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             64
   Number of public wires:          11
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            227
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 16
     $dffe_16                        1
     $memrd                          1
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_5                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             63
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            168
   Number of public wires:           9
   Number of public wire bits:      62
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_5                          2

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             82
   Number of public wires:          12
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            265
   Number of public wires:          11
   Number of public wire bits:      81
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_6                          4

=== td_fused_top_fifo_w12_d7_S ===

   Number of wires:                 46
   Number of wire bits:            169
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w12_d7_S_shiftReg      1

=== td_fused_top_fifo_w12_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:            119
   Number of public wires:          12
   Number of public wire bits:     113
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe_12                        7
     $eq_3                           5
     $logic_not_3                    1
     $pmux_12                        1

=== td_fused_top_fifo_w16_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w16_d2_S_x0_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        2
     $not_1                          1
     $pmux_16                        1

=== td_fused_top_fifo_w4_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w4_d2_S_x_shiftReg      1

=== td_fused_top_fifo_w4_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_4                         2
     $not_1                          1
     $pmux_4                         1

=== td_fused_top_fifo_w4_d7_S ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w4_d7_S_shiftReg      1

=== td_fused_top_fifo_w4_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             47
   Number of public wires:          12
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe_4                         7
     $eq_3                           5
     $logic_not_3                    1
     $pmux_4                         1

=== td_fused_top_fifo_w6_d7_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w6_d7_S_shiftReg      1

=== td_fused_top_fifo_w6_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             65
   Number of public wires:          12
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe_6                         7
     $eq_3                           5
     $logic_not_3                    1
     $pmux_6                         1

=== td_fused_top_start_for_tdf3_readFilters30_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg      1

=== td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_1                         2
     $not_1                          1
     $pmux_1                         1

=== td_fused_top_tdf3_accum_1 ===

   Number of wires:                200
   Number of wire bits:           1517
   Number of public wires:         114
   Number of public wire bits:    1211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $add_4                          1
     $add_6                          1
     $and_1                         29
     $dffe_1                         2
     $dffe_16                        8
     $dffe_5                         1
     $dffe_6                         2
     $eq_3                           5
     $eq_8                           8
     $logic_not_3                    1
     $mux_1                         12
     $mux_16                        16
     $mux_5                         10
     $mux_6                          3
     $mux_8                          4
     $not_1                         10
     $or_1                           5
     $or_3                           1
     $or_5                           7
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      2
     $pmux_8                         1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         1
     $sdff_8                         1
     $sdffe_1                        3
     $sdffe_4                        1

=== td_fused_top_tdf3_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add_4                          1
     $and_1                          3
     $dffe_4                         1
     $eq_4                           1
     $eq_7                           7
     $mux_1                          5
     $mux_16                         1
     $mux_7                          2
     $not_1                          2
     $or_1                           1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $pmux_7                         1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1
     $sdff_7                         1
     $sdffe_16                       1
     $sdffe_4                        1

=== td_fused_top_tdf3_adjust ===

   Number of wires:                 70
   Number of wire bits:            444
   Number of public wires:          42
   Number of public wire bits:     400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and_1                          2
     $dffe_16                        4
     $eq_17                         17
     $mux_1                          5
     $mux_16                         1
     $mux_17                         1
     $not_1                          3
     $or_1                           5
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $pmux_17                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_17                        1

=== td_fused_top_tdf3_dot_product ===

   Number of wires:                 85
   Number of wire bits:            323
   Number of public wires:          53
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     $add_6                          1
     $and_1                         12
     $dff_1                          2
     $dff_5                          2
     $dffe_1                         2
     $dffe_5                         2
     $eq_3                           3
     $eq_6                           1
     $mux_1                          9
     $mux_3                          3
     $not_1                          9
     $or_1                           2
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                         5
     $sdff_3                         1
     $sdffe_1                        1
     $sdffe_6                        1

=== td_fused_top_tdf3_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            263
   Number of public wires:          42
   Number of public wire bits:     201
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add_16                         3
     $and_1                          8
     $dffe_16                        2
     $eq_16                          3
     $mux_1                         12
     $mux_16                         4
     $not_1                          9
     $or_1                           6
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf3_readFilters30 ===

   Number of wires:                 92
   Number of wire bits:            345
   Number of public wires:          52
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $add_6                          1
     $add_9                          1
     $and_1                         12
     $dff_1                          1
     $dff_6                          1
     $dffe_1                         2
     $dffe_4                         1
     $dffe_6                         3
     $eq_3                           3
     $eq_6                           1
     $mux_1                         10
     $mux_3                          3
     $mux_6                          3
     $not_1                         10
     $or_1                           6
     $pmux_3                         1
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                         4
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf3_readInputs ===

   Number of wires:                171
   Number of wire bits:           1105
   Number of public wires:         105
   Number of public wire bits:     979
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add_14                         1
     $add_6                          1
     $and_1                         20
     $dffe_1                         3
     $dffe_14                        1
     $dffe_16                        1
     $dffe_5                         1
     $dffe_6                         4
     $eq_5                           5
     $eq_6                           1
     $gt_16                          2
     $mux_1                         13
     $mux_16                         6
     $mux_5                          7
     $mux_6                          5
     $not_1                         11
     $or_1                          13
     $or_5                           3
     $pmux_5                         1
     $reduce_bool_2                  2
     $reduce_or_2                    3
     $sdff_1                         1
     $sdff_5                         1
     $sdffce_16                      2
     $sdffe_1                        3
     $sub_13                         1

=== td_fused_top_tdf3_writeOutputs_unaligned ===

   Number of wires:                 88
   Number of wire bits:            669
   Number of public wires:          60
   Number of public wire bits:     639
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add_14                         2
     $add_16                         2
     $and_1                          9
     $dff_16                         4
     $dffe_1                         1
     $dffe_12                        1
     $eq_16                          2
     $eq_2                           3
     $eq_3                           3
     $logic_not_2                    1
     $mux_1                          8
     $mux_16                         4
     $mux_3                          1
     $not_1                          5
     $or_1                           4
     $pmux_3                         1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_3                         1
     $sdffce_16                      2
     $sdffe_16                       1
     $sub_13                         1

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP37928      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore_ram      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore_ram      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore_ram      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore_ram      1
     td_fused_top_Block_entry_proc_proc397      1
     td_fused_top_fifo_w12_d7_S      1
       td_fused_top_fifo_w12_d7_S_shiftReg      1
     td_fused_top_fifo_w16_d2_S_x0      5
       td_fused_top_fifo_w16_d2_S_x0_shiftReg      1
     td_fused_top_fifo_w4_d2_S_x      1
       td_fused_top_fifo_w4_d2_S_x_shiftReg      1
     td_fused_top_fifo_w4_d7_S       1
       td_fused_top_fifo_w4_d7_S_shiftReg      1
     td_fused_top_fifo_w6_d7_S       1
       td_fused_top_fifo_w6_d7_S_shiftReg      1
     td_fused_top_start_for_tdf3_readFilters30_U0      1
       td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg      1
     td_fused_top_tdf3_accum_1       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      2
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf3_accum_2       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf3_adjust        1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf3_dot_product      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf3_get_next_ijk      1
     td_fused_top_tdf3_readFilters30      1
     td_fused_top_tdf3_readInputs      1
     td_fused_top_tdf3_writeOutputs_unaligned      1

   Number of wires:               3774
   Number of wire bits:          23882
   Number of public wires:        2434
   Number of public wire bits:   18822
   Number of memories:               7
   Number of memory bits:         3328
   Number of processes:              0
   Number of cells:               2249
     $add_1                          8
     $add_14                         3
     $add_16                         5
     $add_17                         5
     $add_2                         11
     $add_32                        25
     $add_4                          5
     $add_6                         18
     $add_9                          1
     $and_1                        256
     $and_32                        20
     $dff_1                         10
     $dff_16                        11
     $dff_5                          2
     $dff_6                          1
     $dffe_1                        12
     $dffe_12                        8
     $dffe_14                        1
     $dffe_16                       70
     $dffe_4                        11
     $dffe_5                         4
     $dffe_6                        16
     $eq_16                          5
     $eq_17                         17
     $eq_2                          67
     $eq_3                          29
     $eq_32                         20
     $eq_4                           4
     $eq_5                           5
     $eq_6                           3
     $eq_7                           7
     $eq_8                           8
     $gt_16                          2
     $logic_and_1                   58
     $logic_not_1                   44
     $logic_not_2                   32
     $logic_not_3                    4
     $logic_not_32                  20
     $logic_not_4                    3
     $logic_or_1                     4
     $lt_15                          5
     $memrd                         10
     $memwr_v2                      12
     $mul_22                         2
     $mux_1                        221
     $mux_10                        17
     $mux_11                         9
     $mux_16                        86
     $mux_17                        11
     $mux_2                         22
     $mux_21                         2
     $mux_23                         2
     $mux_25                         5
     $mux_3                         22
     $mux_32                         2
     $mux_33                         5
     $mux_36                         5
     $mux_38                        10
     $mux_39                         5
     $mux_4                          6
     $mux_40                         5
     $mux_41                         7
     $mux_48                         7
     $mux_5                        112
     $mux_6                         27
     $mux_7                          2
     $mux_8                          4
     $ne_2                          10
     $not_1                        119
     $not_32                        10
     $or_1                         138
     $or_3                           1
     $or_5                          10
     $pmux_1                       121
     $pmux_12                        1
     $pmux_13                        5
     $pmux_16                        5
     $pmux_17                        1
     $pmux_2                         5
     $pmux_3                         3
     $pmux_4                        17
     $pmux_5                         6
     $pmux_6                         1
     $pmux_7                         1
     $pmux_8                         1
     $reduce_and_2                  20
     $reduce_and_5                  19
     $reduce_bool_2                 28
     $reduce_or_10                  14
     $reduce_or_17                   5
     $reduce_or_2                   59
     $reduce_or_3                   15
     $reduce_or_4                    5
     $reduce_or_5                    9
     $sdff_1                        24
     $sdff_16                        2
     $sdff_17                        1
     $sdff_3                         3
     $sdff_5                         1
     $sdff_7                         1
     $sdff_8                         1
     $sdffce_16                      5
     $sdffe_1                       49
     $sdffe_16                       6
     $sdffe_2                       11
     $sdffe_4                        5
     $sdffe_6                        1
     $sub_13                         2
     $sub_17                         5
     $sub_2                         11
     $sub_32                         4
     $sub_4                          3
     $sub_6                          5
     $xor_1                         22

