$date
	Thu Oct 29 11:39:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y4 [3:0] $end
$var wire 2 " Y2 [1:0] $end
$var wire 1 # Y1 $end
$var reg 1 $ D1 $end
$var reg 2 % D2 [1:0] $end
$var reg 4 & D4 [3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( enable $end
$var reg 1 ) reset $end
$scope module FF1B $end
$var wire 1 $ D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 # Y $end
$upscope $end
$scope module FF2B $end
$var wire 2 * D [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 + Y [1:0] $end
$scope module bit1 $end
$var wire 1 , D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 - Y $end
$upscope $end
$scope module bit2 $end
$var wire 1 . D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 / Y $end
$upscope $end
$upscope $end
$scope module FF4B $end
$var wire 4 0 D [3:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 4 1 Y [3:0] $end
$scope module bit1 $end
$var wire 1 2 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 3 Y $end
$upscope $end
$scope module bit2 $end
$var wire 1 4 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 5 Y $end
$upscope $end
$scope module bit3 $end
$var wire 1 6 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 7 Y $end
$upscope $end
$scope module bit4 $end
$var wire 1 8 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 9 Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
x8
x7
x6
x5
x4
x3
x2
bx 1
bx 0
x/
x.
x-
x,
bx +
bx *
x)
x(
0'
bx &
bx %
x$
x#
bx "
bx !
$end
#1
0#
0-
b0 "
b0 +
0/
03
05
07
b0 !
b0 1
09
02
04
06
08
0,
0.
b0 &
b0 0
b0 %
b0 *
0$
0(
1)
1'
#2
1$
0)
0'
#3
1'
#4
0'
#5
1'
#6
0'
1(
#7
1#
1'
#8
0'
0$
#9
0#
1,
1.
1'
b11 %
b11 *
0(
1)
#10
0'
0)
#11
1'
#12
0'
1(
#13
1-
b11 "
b11 +
1/
1'
#14
0'
#15
1'
#16
0,
0'
b10 %
b10 *
#17
b10 "
b10 +
0-
1'
#18
0'
#19
1'
#20
1,
0.
0'
b1 %
b1 *
#21
1-
b1 "
b1 +
0/
1'
#22
0'
0(
#23
1'
#24
0,
0'
b0 %
b0 *
#25
1'
#26
1,
1.
0'
b11 %
b11 *
#27
b0 "
b0 +
0-
12
14
1'
b11 &
b11 0
1)
#28
0'
0)
#29
1'
#30
0'
#31
1'
#32
0'
1(
#33
1-
b11 "
b11 +
1/
13
b11 !
b11 1
15
1'
#34
0'
#35
1'
#36
02
16
0'
b110 &
b110 0
#37
03
b110 !
b110 1
17
1'
#38
0'
#39
1'
#40
06
18
0'
b1010 &
b1010 0
#41
07
b1010 !
b1010 1
19
1'
#42
0'
#43
1'
#44
12
16
0'
b1111 &
b1111 0
#45
13
b1111 !
b1111 1
17
1'
#46
0'
#47
1'
#48
02
04
0'
b1100 &
b1100 0
#49
03
b1100 !
b1100 1
05
1'
#50
0'
0(
#51
1'
#52
0'
#53
1'
#54
14
08
0'
b110 &
b110 0
#55
1'
#56
0'
#57
1'
#58
06
18
0'
b1010 &
b1010 0
#59
1'
#60
0'
#61
1'
#62
12
16
0'
b1111 &
b1111 0
#63
1'
#64
0'
#65
1'
#66
0'
#67
1'
#68
0'
#69
1'
#70
0'
#71
1'
#72
0'
#73
1'
#74
0'
#75
1'
#76
0'
#77
1'
#78
0'
#79
1'
#80
0'
#81
1'
#82
0'
#83
1'
#84
0'
#85
1'
#86
0'
#87
1'
#88
0'
#89
1'
#90
0'
#91
1'
#92
0'
#93
1'
#94
0'
#95
1'
#96
0'
#97
1'
#98
0'
#99
1'
#100
0'
