

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_pGRYai
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_q31VL1"
Running: cat _ptx_q31VL1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FdVTmL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FdVTmL --output-file  /dev/null 2> _ptx_q31VL1info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_q31VL1 _ptx2_FdVTmL _ptx_q31VL1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 29065 (inst/sec)
gpgpu_simulation_rate = 2394 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=51459

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 3 sec (183 sec)
gpgpu_simulation_rate = 51459 (inst/sec)
gpgpu_simulation_rate = 3474 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=39967

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f7cbc67e740 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 0 sec (360 sec)
gpgpu_simulation_rate = 39967 (inst/sec)
gpgpu_simulation_rate = 3013 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=50768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 11 sec (371 sec)
gpgpu_simulation_rate = 50768 (inst/sec)
gpgpu_simulation_rate = 3532 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=26485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f7cc04ad5b0 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 59 sec (899 sec)
gpgpu_simulation_rate = 26485 (inst/sec)
gpgpu_simulation_rate = 2549 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=31019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 11 sec (911 sec)
gpgpu_simulation_rate = 31019 (inst/sec)
gpgpu_simulation_rate = 2763 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 698960
gpu_sim_insn = 4995458
gpu_ipc =       7.1470
gpu_tot_sim_cycle = 3443912
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.6559
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 15377120
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.9528
partiton_reqs_in_parallel_util = 15377120
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 698960
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.1031 GB/Sec
L2_BW_total  =       1.8508 GB/Sec
gpu_total_sim_rate=23173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 988, 844, 844, 977, 1076, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 893, 775, 775, 775, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 980, 597, 597, 793, 597, 597, 612, 597, 597, 597, 597, 597, 597, 597, 597, 597, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153306	W0_Idle:89886264	W0_Scoreboard:9883144	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1150 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 3443911 
mrq_lat_table:4955 	271 	281 	1258 	354 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51025 	11136 	36 	0 	900 	133 	2576 	1214 	7 	24 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35288 	441 	109 	3 	26471 	51 	0 	0 	0 	900 	133 	2576 	1214 	7 	24 	26 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50348 	9225 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	425 	70 	3 	4 	6 	5 	18 	18 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    164840    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    188331    657093    584344    643976    462951    664886    584514    656364    656749    190424    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    210163    569195    582057    568988    471074    657136    197815    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.888889  4.250000  3.416667  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  2.916667  3.363636  2.857143  3.000000  3.400000  2.666667  4.272727  5.000000  7.333333  5.571429  5.300000  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  2.923077  2.642857  2.714286  3.181818  3.235294  3.111111  4.142857  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.500000  3.000000  3.500000  2.846154  2.647059  2.800000  2.916667  2.500000  3.571429  2.736842  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.866667  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  2.875000  3.333333  4.500000  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.687500  2.625000  2.444444  3.636364  2.600000  3.444444  3.714286  3.222222  3.357143  3.352941  3.388889  3.769231  6.142857  3.450000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  3.100000  2.900000  2.533333  3.105263  2.842105  3.916667  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.545455  3.333333  3.714286  3.200000  2.500000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  3.000000  2.466667  4.600000  3.727273  3.642857  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  4.000000  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  3.133333  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2150 = 3.533023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15568     13354      1612      3184      1347      2816      1268      4206      6773      7081      9664     12796     22704     20964     15204     16019
dram[1]:      10551     11192      5363      1803      2782      2462      1750      1367      7275      9625     18596     13353     19729     22303     13396     13982
dram[2]:       9157     12149      7090      2094      6405      1495      1523      4066      6102      6573      9741     15420     21797     20249     18989     21808
dram[3]:      13523     10732      2064      1541      5690      2276      1641      1300      7568      9725     11993     11099     21939     22991     19028     14467
dram[4]:       9731     11456      8208      1906      1828      1783      1566      1237      6702      7396     13173     11060     25753     20661     16540     17609
dram[5]:      10029     10442      1656      1374      3440      1649      4713      1883      7103      6186      9813     11378     20315     14068     15924     15584
dram[6]:       9974     13727      5705      9307      4754      1707      6612      2109      5913      6230     11996     12444     18381     19221     16394     18684
dram[7]:      10665     10384      2206      3871      1306      4047      7049      3046      8540      8154     12343     19404     16141     20899     15671     24558
dram[8]:      12608     10417      1538      1571      1519      4912      3622      1553      7859      8749     11135     10270     20067     17111     19675     18765
dram[9]:      11801     13645      1539      1584      1426      1480      3123      1572      8251     15200     14659     11800     17398     16694     15200     20449
dram[10]:      10857      8224      1540     10758      2360      1321      2742      1056      7415      6851     14136     10871     16352     18225     15262     18808
maximum mf latency per bank:
dram[0]:     230680     18205       359     52123       412     84262       502     73682     12419     27397     10680     73384    195098     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18179     18175    213550     32738     98251       410       496     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691    463917     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     17026     30159     10678     13300     85125     18268     18300
dram[6]:      19207     18183     77721    213540     69001       444     73658     23263     14322     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701       489     10633     10673     10670     10703    195129     13301    248288     18242
dram[9]:      18177     18204       359       360       402       418     32618       501     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471469 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001442
n_activity=13495 dram_eff=0.3712
bk0: 136a 3473586i bk1: 112a 3473742i bk2: 116a 3473877i bk3: 116a 3473904i bk4: 132a 3473783i bk5: 144a 3473457i bk6: 156a 3473321i bk7: 108a 3473585i bk8: 172a 3473625i bk9: 172a 3473364i bk10: 200a 3473442i bk11: 188a 3473431i bk12: 168a 3473746i bk13: 156a 3473697i bk14: 168a 3473742i bk15: 152a 3473764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00259932
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471590 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.001392
n_activity=12904 dram_eff=0.3748
bk0: 136a 3473652i bk1: 124a 3473658i bk2: 116a 3473793i bk3: 112a 3473859i bk4: 116a 3473785i bk5: 132a 3473736i bk6: 124a 3473544i bk7: 128a 3473534i bk8: 168a 3473597i bk9: 180a 3473418i bk10: 176a 3473701i bk11: 172a 3473596i bk12: 152a 3473885i bk13: 148a 3473787i bk14: 172a 3473732i bk15: 168a 3473615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00239957
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471455 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.00145
n_activity=13848 dram_eff=0.3638
bk0: 156a 3473427i bk1: 124a 3473769i bk2: 132a 3473668i bk3: 144a 3473646i bk4: 124a 3473747i bk5: 128a 3473640i bk6: 128a 3473590i bk7: 124a 3473603i bk8: 188a 3473508i bk9: 192a 3473296i bk10: 200a 3473517i bk11: 176a 3473482i bk12: 148a 3473914i bk13: 164a 3473677i bk14: 140a 3473988i bk15: 160a 3473747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00231524
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471442 n_act=208 n_pre=192 n_req=714 n_rd=2416 n_write=110 bw_util=0.001454
n_activity=13709 dram_eff=0.3685
bk0: 152a 3473454i bk1: 128a 3473639i bk2: 128a 3473861i bk3: 120a 3473738i bk4: 148a 3473615i bk5: 132a 3473608i bk6: 128a 3473704i bk7: 140a 3473387i bk8: 172a 3473633i bk9: 176a 3473315i bk10: 164a 3473752i bk11: 180a 3473555i bk12: 164a 3473770i bk13: 160a 3473679i bk14: 148a 3473874i bk15: 176a 3473587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00224875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471594 n_act=181 n_pre=165 n_req=682 n_rd=2328 n_write=100 bw_util=0.001398
n_activity=12760 dram_eff=0.3806
bk0: 128a 3473647i bk1: 136a 3473649i bk2: 132a 3473837i bk3: 104a 3473895i bk4: 104a 3473926i bk5: 120a 3473815i bk6: 132a 3473560i bk7: 140a 3473383i bk8: 168a 3473551i bk9: 164a 3473565i bk10: 184a 3473566i bk11: 180a 3473493i bk12: 172a 3473728i bk13: 148a 3473750i bk14: 160a 3473758i bk15: 156a 3473674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00241051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc08cbd00, atomic=0 1 entries : 0x7f7cb4301100 :  mf: uid=1064119, sid01:w14, part=5, addr=0xc08cbd60, load , size=32, unknown  status = IN_PARTITION_DRAM (3443911), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471411 n_act=213 n_pre=197 n_req=719 n_rd=2438 n_write=109 bw_util=0.001466
n_activity=14121 dram_eff=0.3607
bk0: 140a 3473620i bk1: 136a 3473537i bk2: 140a 3473605i bk3: 128a 3473762i bk4: 122a 3473687i bk5: 104a 3473775i bk6: 96a 3473802i bk7: 108a 3473684i bk8: 164a 3473689i bk9: 188a 3473393i bk10: 212a 3473445i bk11: 180a 3473496i bk12: 156a 3473885i bk13: 216a 3473233i bk14: 172a 3473714i bk15: 176a 3473557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00256881
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471498 n_act=204 n_pre=188 n_req=687 n_rd=2388 n_write=90 bw_util=0.001426
n_activity=13770 dram_eff=0.3599
bk0: 144a 3473635i bk1: 112a 3473804i bk2: 128a 3473765i bk3: 108a 3473861i bk4: 128a 3473786i bk5: 112a 3473806i bk6: 112a 3473771i bk7: 128a 3473519i bk8: 192a 3473472i bk9: 180a 3473312i bk10: 172a 3473668i bk11: 188a 3473366i bk12: 188a 3473563i bk13: 164a 3473608i bk14: 168a 3473750i bk15: 164a 3473539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235093
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471600 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.001392
n_activity=12654 dram_eff=0.3822
bk0: 136a 3473736i bk1: 136a 3473658i bk2: 92a 3474026i bk3: 104a 3473837i bk4: 144a 3473554i bk5: 108a 3473770i bk6: 132a 3473496i bk7: 136a 3473608i bk8: 148a 3473792i bk9: 148a 3473652i bk10: 204a 3473494i bk11: 192a 3473344i bk12: 172a 3473704i bk13: 144a 3473797i bk14: 172a 3473672i bk15: 156a 3473697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0023187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471637 n_act=181 n_pre=165 n_req=660 n_rd=2300 n_write=85 bw_util=0.001373
n_activity=12418 dram_eff=0.3841
bk0: 100a 3473912i bk1: 124a 3473783i bk2: 128a 3473786i bk3: 140a 3473786i bk4: 116a 3473801i bk5: 96a 3473836i bk6: 124a 3473582i bk7: 124a 3473489i bk8: 164a 3473749i bk9: 152a 3473623i bk10: 188a 3473617i bk11: 188a 3473392i bk12: 172a 3473691i bk13: 164a 3473614i bk14: 172a 3473675i bk15: 148a 3473726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227754
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471668 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.001355
n_activity=12298 dram_eff=0.3828
bk0: 104a 3473894i bk1: 96a 3473880i bk2: 132a 3473728i bk3: 128a 3473773i bk4: 136a 3473650i bk5: 120a 3473767i bk6: 112a 3473667i bk7: 108a 3473653i bk8: 164a 3473628i bk9: 148a 3473666i bk10: 184a 3473641i bk11: 176a 3473537i bk12: 160a 3473815i bk13: 164a 3473639i bk14: 168a 3473740i bk15: 168a 3473589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00201619
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3474368 n_nop=3471443 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.00146
n_activity=13622 dram_eff=0.3725
bk0: 116a 3473906i bk1: 132a 3473640i bk2: 148a 3473693i bk3: 104a 3473923i bk4: 128a 3473792i bk5: 132a 3473606i bk6: 140a 3473427i bk7: 160a 3473169i bk8: 188a 3473477i bk9: 192a 3473321i bk10: 164a 3473739i bk11: 176a 3473432i bk12: 164a 3473794i bk13: 156a 3473662i bk14: 172a 3473662i bk15: 144a 3473747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12284
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.01364
	minimum = 6
	maximum = 28
Network latency average = 7.00577
	minimum = 6
	maximum = 26
Slowest packet = 103721
Flit latency average = 6.56684
	minimum = 6
	maximum = 25
Slowest flit = 183415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000443774
	minimum = 0.000295439 (at node 17)
	maximum = 0.000569418 (at node 38)
Accepted packet rate average = 0.000443774
	minimum = 0.000295439 (at node 17)
	maximum = 0.000569418 (at node 38)
Injected flit rate average = 0.000666334
	minimum = 0.000319761 (at node 17)
	maximum = 0.00109234 (at node 38)
Accepted flit rate average= 0.000666334
	minimum = 0.000534366 (at node 43)
	maximum = 0.00101651 (at node 21)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.893 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.52035 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.2857 (7 samples)
Flit latency average = 9.28119 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200277 (7 samples)
	minimum = 0.0168351 (7 samples)
	maximum = 0.0270189 (7 samples)
Accepted packet rate average = 0.0200277 (7 samples)
	minimum = 0.0168351 (7 samples)
	maximum = 0.0270189 (7 samples)
Injected flit rate average = 0.0301013 (7 samples)
	minimum = 0.0169188 (7 samples)
	maximum = 0.0509209 (7 samples)
Accepted flit rate average = 0.0301013 (7 samples)
	minimum = 0.0225983 (7 samples)
	maximum = 0.0397815 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 56 sec (1436 sec)
gpgpu_simulation_rate = 23157 (inst/sec)
gpgpu_simulation_rate = 2398 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3974
gpu_sim_insn = 4456084
gpu_ipc =    1121.3096
gpu_tot_sim_cycle = 3670036
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.2751
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 87428
partiton_reqs_in_parallel_total    = 41164221
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2401
partiton_reqs_in_parallel_util = 87428
partiton_reqs_in_parallel_util_total    = 41164221
gpu_sim_cycle_parition_util = 3974
gpu_tot_sim_cycle_parition_util    = 1871110
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     279.7965 GB/Sec
L2_BW_total  =       2.0397 GB/Sec
gpu_total_sim_rate=26006

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
994, 949, 948, 949, 948, 964, 1197, 964, 964, 979, 964, 979, 1093, 949, 949, 1082, 1181, 895, 895, 880, 895, 925, 895, 880, 910, 880, 895, 880, 1013, 880, 880, 895, 723, 738, 723, 723, 768, 768, 987, 723, 738, 945, 723, 923, 723, 723, 723, 738, 1079, 696, 681, 877, 681, 696, 711, 681, 681, 696, 681, 681, 696, 696, 696, 681, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7661
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1756
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1019
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171521	W0_Idle:89901915	W0_Scoreboard:9924659	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1006 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 3670035 
mrq_lat_table:4955 	271 	281 	1258 	354 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62676 	11213 	39 	0 	900 	133 	2576 	1214 	7 	24 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	44336 	980 	304 	268 	28074 	120 	12 	0 	0 	900 	133 	2576 	1214 	7 	24 	26 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57857 	9873 	3828 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	433 	70 	3 	4 	6 	5 	18 	18 	8 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    164840    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    188331    657093    584344    643976    462951    664886    584514    656364    656749    190424    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    210163    569195    582057    568988    471074    657136    197815    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.888889  4.250000  3.416667  2.722222  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  2.916667  3.363636  2.857143  3.000000  3.400000  2.666667  4.272727  5.000000  7.333333  5.571429  5.300000  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  2.923077  2.642857  2.714286  3.181818  3.235294  3.111111  4.142857  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.500000  3.000000  3.500000  2.846154  2.647059  2.800000  2.916667  2.500000  3.571429  2.736842  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.866667  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  2.875000  3.333333  4.500000  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.687500  2.625000  2.444444  3.636364  2.600000  3.444444  3.714286  3.222222  3.357143  3.352941  3.388889  3.769231  6.142857  3.450000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  3.100000  2.900000  2.533333  3.105263  2.842105  3.916667  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.545455  3.333333  3.714286  3.200000  2.500000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  3.000000  2.466667  4.600000  3.727273  3.642857  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  4.000000  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  3.133333  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2150 = 3.533023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15611     13425      1666      3250      1616      3002      1516      4566      7004      7315      9859     13040     22942     21261     15442     16290
dram[1]:      10650     11238      5406      1874      3030      2790      2032      1650      7491      9879     18863     13644     20014     22600     13610     14189
dram[2]:       9199     12254      7141      2149      6632      1733      1840      4400      6324      6794      9985     15677     22092     20490     19257     22068
dram[3]:      13562     10778      2133      1574      5907      2488      1985      1560      7840      9966     12243     11343     22172     23237     19273     14655
dram[4]:       9773     11537      8293      1954      2170      2105      1812      1466      6942      7674     13389     11327     25967     20905     16793     17856
dram[5]:      10090     10492      1699      1432      3688      1953      5131      2284      7368      6390     10015     11620     20549     14225     16179     15809
dram[6]:      10053     13829      5785      9382      5042      2036      7031      2435      6116      6473     12274     12689     18573     19438     16636     18926
dram[7]:      10766     10445      2260      3934      1504      4349      7374      3348      8815      8392     12571     19636     16407     21220     15900     24842
dram[8]:      12715     10516      1582      1633      1775      5219      3988      1887      8166      9030     11377     10480     22701     17340     19910     19039
dram[9]:      11896     13714      1605      1660      1676      1766      3496      1961      8508     15471     14877     12042     17643     16925     15392     20623
dram[10]:      10947      8295      1613     10845      2599      1551      2966      1286      7664      7072     14377     11062     16555     18469     15484     19092
maximum mf latency per bank:
dram[0]:     230680     18205       359     52123       412     84262       502     73682     12419     27397     10680     73384    195098     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18179     18175    213550     32738     98251       410       496     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691    463917     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     17026     30159     10678     13300     85125     18268     18300
dram[6]:      19207     18183     77721    213540     69001       444     73658     23263     14322     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701       511     10633     10673     10670     10703    195129     13301    248288     18242
dram[9]:      18177     18204       359       360       402       418     32618       512     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478847 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001439
n_activity=13495 dram_eff=0.3712
bk0: 136a 3480964i bk1: 112a 3481120i bk2: 116a 3481255i bk3: 116a 3481282i bk4: 132a 3481161i bk5: 144a 3480835i bk6: 156a 3480699i bk7: 108a 3480963i bk8: 172a 3481003i bk9: 172a 3480742i bk10: 200a 3480820i bk11: 188a 3480809i bk12: 168a 3481124i bk13: 156a 3481075i bk14: 168a 3481120i bk15: 152a 3481142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00259381
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478968 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.001389
n_activity=12904 dram_eff=0.3748
bk0: 136a 3481030i bk1: 124a 3481036i bk2: 116a 3481171i bk3: 112a 3481237i bk4: 116a 3481163i bk5: 132a 3481114i bk6: 124a 3480922i bk7: 128a 3480912i bk8: 168a 3480975i bk9: 180a 3480796i bk10: 176a 3481079i bk11: 172a 3480974i bk12: 152a 3481263i bk13: 148a 3481165i bk14: 172a 3481110i bk15: 168a 3480993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00239449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478833 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.001447
n_activity=13848 dram_eff=0.3638
bk0: 156a 3480805i bk1: 124a 3481147i bk2: 132a 3481046i bk3: 144a 3481024i bk4: 124a 3481125i bk5: 128a 3481018i bk6: 128a 3480968i bk7: 124a 3480981i bk8: 188a 3480886i bk9: 192a 3480674i bk10: 200a 3480895i bk11: 176a 3480860i bk12: 148a 3481292i bk13: 164a 3481055i bk14: 140a 3481366i bk15: 160a 3481125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00231034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478820 n_act=208 n_pre=192 n_req=714 n_rd=2416 n_write=110 bw_util=0.001451
n_activity=13709 dram_eff=0.3685
bk0: 152a 3480832i bk1: 128a 3481017i bk2: 128a 3481239i bk3: 120a 3481116i bk4: 148a 3480993i bk5: 132a 3480986i bk6: 128a 3481082i bk7: 140a 3480765i bk8: 172a 3481011i bk9: 176a 3480693i bk10: 164a 3481130i bk11: 180a 3480933i bk12: 164a 3481148i bk13: 160a 3481057i bk14: 148a 3481252i bk15: 176a 3480965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00224399
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478972 n_act=181 n_pre=165 n_req=682 n_rd=2328 n_write=100 bw_util=0.001395
n_activity=12760 dram_eff=0.3806
bk0: 128a 3481025i bk1: 136a 3481027i bk2: 132a 3481215i bk3: 104a 3481273i bk4: 104a 3481304i bk5: 120a 3481193i bk6: 132a 3480938i bk7: 140a 3480761i bk8: 168a 3480929i bk9: 164a 3480943i bk10: 184a 3480944i bk11: 180a 3480871i bk12: 172a 3481106i bk13: 148a 3481128i bk14: 160a 3481136i bk15: 156a 3481052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0024054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478787 n_act=213 n_pre=197 n_req=719 n_rd=2440 n_write=109 bw_util=0.001464
n_activity=14139 dram_eff=0.3606
bk0: 140a 3480998i bk1: 136a 3480915i bk2: 140a 3480983i bk3: 128a 3481140i bk4: 124a 3481062i bk5: 104a 3481153i bk6: 96a 3481180i bk7: 108a 3481062i bk8: 164a 3481067i bk9: 188a 3480771i bk10: 212a 3480823i bk11: 180a 3480874i bk12: 156a 3481263i bk13: 216a 3480611i bk14: 172a 3481092i bk15: 176a 3480935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00256337
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478876 n_act=204 n_pre=188 n_req=687 n_rd=2388 n_write=90 bw_util=0.001423
n_activity=13770 dram_eff=0.3599
bk0: 144a 3481013i bk1: 112a 3481182i bk2: 128a 3481143i bk3: 108a 3481239i bk4: 128a 3481164i bk5: 112a 3481184i bk6: 112a 3481149i bk7: 128a 3480897i bk8: 192a 3480850i bk9: 180a 3480690i bk10: 172a 3481046i bk11: 188a 3480744i bk12: 188a 3480941i bk13: 164a 3480986i bk14: 168a 3481128i bk15: 164a 3480917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234595
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478978 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.001389
n_activity=12654 dram_eff=0.3822
bk0: 136a 3481114i bk1: 136a 3481036i bk2: 92a 3481404i bk3: 104a 3481215i bk4: 144a 3480932i bk5: 108a 3481148i bk6: 132a 3480874i bk7: 136a 3480986i bk8: 148a 3481170i bk9: 148a 3481030i bk10: 204a 3480872i bk11: 192a 3480722i bk12: 172a 3481082i bk13: 144a 3481175i bk14: 172a 3481050i bk15: 156a 3481075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00231378
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3479015 n_act=181 n_pre=165 n_req=660 n_rd=2300 n_write=85 bw_util=0.00137
n_activity=12418 dram_eff=0.3841
bk0: 100a 3481290i bk1: 124a 3481161i bk2: 128a 3481164i bk3: 140a 3481164i bk4: 116a 3481179i bk5: 96a 3481214i bk6: 124a 3480960i bk7: 124a 3480867i bk8: 164a 3481127i bk9: 152a 3481001i bk10: 188a 3480995i bk11: 188a 3480770i bk12: 172a 3481069i bk13: 164a 3480992i bk14: 172a 3481053i bk15: 148a 3481104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227271
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3479046 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.001352
n_activity=12298 dram_eff=0.3828
bk0: 104a 3481272i bk1: 96a 3481258i bk2: 132a 3481106i bk3: 128a 3481151i bk4: 136a 3481028i bk5: 120a 3481145i bk6: 112a 3481045i bk7: 108a 3481031i bk8: 164a 3481006i bk9: 148a 3481044i bk10: 184a 3481019i bk11: 176a 3480915i bk12: 160a 3481193i bk13: 164a 3481017i bk14: 168a 3481118i bk15: 168a 3480967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00201192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3481746 n_nop=3478821 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001457
n_activity=13622 dram_eff=0.3725
bk0: 116a 3481284i bk1: 132a 3481018i bk2: 148a 3481071i bk3: 104a 3481301i bk4: 128a 3481170i bk5: 132a 3480984i bk6: 140a 3480805i bk7: 160a 3480547i bk8: 188a 3480855i bk9: 192a 3480699i bk10: 164a 3481117i bk11: 176a 3480810i bk12: 164a 3481172i bk13: 156a 3481040i bk14: 172a 3481040i bk15: 144a 3481125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12284
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6978
	minimum = 6
	maximum = 373
Network latency average = 9.55106
	minimum = 6
	maximum = 292
Slowest packet = 137258
Flit latency average = 9.35604
	minimum = 6
	maximum = 292
Slowest flit = 207347
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0590536
	minimum = 0.0458092 (at node 8)
	maximum = 0.174931 (at node 44)
Accepted packet rate average = 0.0590536
	minimum = 0.0458092 (at node 8)
	maximum = 0.174931 (at node 44)
Injected flit rate average = 0.0885804
	minimum = 0.0573874 (at node 8)
	maximum = 0.221621 (at node 44)
Accepted flit rate average= 0.0885804
	minimum = 0.0734961 (at node 47)
	maximum = 0.303171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8686 (8 samples)
	minimum = 6 (8 samples)
	maximum = 97.625 (8 samples)
Network latency average = 9.52419 (8 samples)
	minimum = 6 (8 samples)
	maximum = 75.25 (8 samples)
Flit latency average = 9.29055 (8 samples)
	minimum = 6 (8 samples)
	maximum = 74.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.024906 (8 samples)
	minimum = 0.0204568 (8 samples)
	maximum = 0.0455078 (8 samples)
Accepted packet rate average = 0.024906 (8 samples)
	minimum = 0.0204568 (8 samples)
	maximum = 0.0455078 (8 samples)
Injected flit rate average = 0.0374112 (8 samples)
	minimum = 0.0219774 (8 samples)
	maximum = 0.0722584 (8 samples)
Accepted flit rate average = 0.0374112 (8 samples)
	minimum = 0.0289605 (8 samples)
	maximum = 0.0727052 (8 samples)
Injected packet size average = 1.5021 (8 samples)
Accepted packet size average = 1.5021 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 10 sec (1450 sec)
gpgpu_simulation_rate = 26006 (inst/sec)
gpgpu_simulation_rate = 2531 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 878204
gpu_sim_insn = 5111858
gpu_ipc =       5.8208
gpu_tot_sim_cycle = 4775462
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       8.9671
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 19320488
partiton_reqs_in_parallel_total    = 41251649
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6840
partiton_reqs_in_parallel_util = 19320488
partiton_reqs_in_parallel_util_total    = 41251649
gpu_sim_cycle_parition_util = 878204
gpu_tot_sim_cycle_parition_util    = 1875084
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       5.2765 GB/Sec
L2_BW_total  =       2.5379 GB/Sec
gpu_total_sim_rate=19797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1280, 1064, 1063, 1510, 1234, 1224, 1312, 1275, 1079, 1094, 1079, 1094, 1379, 1064, 1156, 1197, 1467, 1179, 1232, 995, 1181, 1210, 1181, 995, 1222, 995, 1181, 1140, 1128, 1140, 995, 1377, 815, 830, 815, 815, 1057, 1030, 1302, 815, 830, 1037, 815, 1015, 815, 815, 815, 830, 1171, 788, 918, 969, 773, 788, 803, 981, 970, 788, 773, 773, 984, 1182, 1208, 1022, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8452
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2547
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1019
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196981	W0_Idle:111744748	W0_Scoreboard:36670092	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1093 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 4775461 
mrq_lat_table:11899 	284 	295 	4001 	412 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106693 	15421 	39 	0 	911 	159 	2610 	1274 	160 	276 	153 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	86507 	1027 	304 	268 	34080 	120 	12 	0 	0 	911 	159 	2610 	1274 	160 	276 	153 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95231 	10063 	3828 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	7257 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1810 	90 	8 	22 	60 	63 	120 	84 	28 	13 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    164840    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    197699    657093    584344    643976    462951    664886    584514    656364    656749    199411    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    210163    569195    582057    568988    471074    657136    197815    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  1.905660  2.351351  2.302325  2.562500  2.538461  2.148936  2.040816  2.090909  2.409091  2.017544  2.339623  2.565217  2.828571  2.409091  2.705882  2.969697 
dram[1]:  2.095238  1.914894  2.200000  2.071429  2.000000  2.150000  2.414634  2.400000  2.270833  2.304348  2.511111  2.967742  2.939394  2.594594  3.088235  2.823529 
dram[2]:  1.821429  2.342857  1.913043  2.113636  2.166667  2.152174  2.000000  2.000000  2.260870  2.265306  2.568182  2.279070  2.578947  2.937500  2.580645  2.638889 
dram[3]:  1.943396  2.105263  2.105263  1.909091  1.905660  2.418605  2.162791  2.175000  2.634146  2.157895  2.444444  2.439024  2.439024  2.666667  2.700000  2.694444 
dram[4]:  2.000000  2.400000  1.960000  1.847826  2.194444  2.088889  2.292683  2.212766  2.309524  2.309524  2.531915  2.265306  3.520000  3.129032  2.861111  2.628572 
dram[5]:  2.190476  2.081633  1.960000  2.542857  2.125000  2.340909  2.122449  1.976190  2.109091  2.292683  2.408163  2.348837  2.794118  2.609756  2.600000  2.650000 
dram[6]:  2.358974  1.956522  2.463415  2.081081  2.268293  2.163265  2.139535  2.150943  2.254902  2.122807  2.142857  2.200000  2.627907  2.611111  2.744186  2.722222 
dram[7]:  2.264706  2.365854  2.424242  1.978261  1.861538  2.157895  2.150000  2.578947  2.472222  2.441860  2.500000  2.413043  2.666667  3.125000  2.547619  2.473684 
dram[8]:  1.959184  2.238095  1.977778  2.484848  1.851064  2.222222  2.040000  2.065217  2.439024  2.109091  2.454545  2.634146  2.939394  2.702703  2.684211  3.322581 
dram[9]:  2.256410  2.065217  2.088889  1.959184  2.060000  2.285714  2.270270  2.388889  2.142857  2.272727  2.404762  2.916667  2.875000  2.942857  2.585366  2.560976 
dram[10]:  2.838710  2.139535  2.078947  2.000000  2.357143  2.476191  2.413043  2.125000  2.208333  2.380000  2.641026  2.666667  2.909091  2.937500  2.647059  2.771429 
average row locality = 17368/7436 = 2.335664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4457
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      10753      7296      3787      7107      1991      4813      2721      4032      4858      4322      5958     11184     13656      9631     10871     11585
dram[1]:       6240      7601      9395      3355      3209      1998      6048      1034      6040      7681     11934      9265     12397     12637      9692     10096
dram[2]:       6827      8129      8840      9529      4876      8618      4270      6128      7402      4281      9143     12135     14314     13072     14422     14228
dram[3]:      12691      8055      2848      7241      6762      2076      4384      2037      5414      7881      7547      9704     14404     13023      9023     14560
dram[4]:      10684      8211      7187     10769      4099      7784      6066      2073      7137      6441      9536      6677     21043     12706     14588     10653
dram[5]:       7183      6125      5881      6529      5151      1624      4393      6165      6187      6714      8333      7045     12826     13000     12771     10541
dram[6]:       8803      9161      7480      6554      9169      3005      4776      4176      6461      5743      9583     11446     11192     15890     13903     11298
dram[7]:       6124     11057      1177      1854      3107      7767      6726      5979      7505      5723      8525     13040     14892     11031     12415     12619
dram[8]:       7257      8335      3075      8849      5588      3246      3003      6133      8400      4967      5758      6590     18695     12824     13065      9428
dram[9]:       5603      7535      7435      4950      3647      6381      3102      4452      6211      7496      9029      8295     10313     11621     13896     13749
dram[10]:       5450      6594      3700      7401      7549      1574      6275      5379      6160      5405      8233      8303     15561     11251      9761     10577
maximum mf latency per bank:
dram[0]:     230680     91291    138014    106867     49738    151044     88587     88722     49643     65329     86059    161364    195098     52256    148443    161323
dram[1]:      86123    119861    156233    137913    145847     39187     96204       492    151043    153552    248804    130096    140633    143196    109287    117293
dram[2]:      80666    119759    213550    156183    150970    158381    137949    161326     96481     32067    132527    195109    101687    158721    158780    230279
dram[3]:     257915    104253    114489    158832    193082     62676    158709     47058    150977    171042    127654    156109    157904    208804    117192    163933
dram[4]:     135448     80865    240381    158839    132881    158722    166558     80934    153607    119862    151099    122407    463917     93750    158717    150999
dram[5]:      81896    130067    156088    156206    158394     73005    143207    138053    125061    163543    161405     78331    150907    132850    163927    140645
dram[6]:     135455    119894    153579    213540    145832    161327     78110    101406    153631     73040    125056    148417    143804    161328    151022    153636
dram[7]:      18158    148302       363     67274    161388    156123    219375    140646    119729    119766    137045    248157    158734    155284    163987    257910
dram[8]:      93889    104017    106768    153592    156243    104292     78108    101579    153588     93808     10670     91206    195129    161326    248288    148422
dram[9]:     109449    117258    153550    114654    156113    163908    109484     96355    117211    230458    195115    127661     52250    161325    158722    180433
dram[10]:      80829    143219    106873    258751    158367     60028    109381    143236    119803     75362     85985    130210    161201    125076     47141     65275
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5105904 n_act=691 n_pre=675 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002023
n_activity=40156 dram_eff=0.2575
bk0: 296a 5110349i bk1: 252a 5110783i bk2: 288a 5110645i bk3: 244a 5111016i bk4: 280a 5110761i bk5: 288a 5110468i bk6: 288a 5110321i bk7: 268a 5110421i bk8: 320a 5110568i bk9: 332a 5110090i bk10: 360a 5110175i bk11: 352a 5110211i bk12: 292a 5110782i bk13: 312a 5110449i bk14: 276a 5110865i bk15: 288a 5110739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00273353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5106218 n_act=645 n_pre=629 n_req=1538 n_rd=4548 n_write=401 bw_util=0.001936
n_activity=37772 dram_eff=0.262
bk0: 256a 5110724i bk1: 272a 5110545i bk2: 256a 5110818i bk3: 256a 5110739i bk4: 272a 5110607i bk5: 260a 5110713i bk6: 288a 5110537i bk7: 280a 5110536i bk8: 324a 5110426i bk9: 324a 5110347i bk10: 340a 5110460i bk11: 288a 5110758i bk12: 280a 5110911i bk13: 288a 5110710i bk14: 292a 5110836i bk15: 272a 5110763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00258663
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc09a9b80, atomic=0 1 entries : 0x7f7cb87052b0 :  mf: uid=1477326, sid09:w37, part=2, addr=0xc09a9bc0, load , size=32, unknown  status = IN_PARTITION_DRAM (4775461), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5106031 n_act=685 n_pre=669 n_req=1542 n_rd=4686 n_write=370 bw_util=0.001978
n_activity=39896 dram_eff=0.2535
bk0: 304a 5110323i bk1: 248a 5110862i bk2: 268a 5110658i bk3: 292a 5110666i bk4: 268a 5110714i bk5: 300a 5110480i bk6: 300a 5110237i bk7: 272a 5110428i bk8: 324a 5110482i bk9: 336a 5110193i bk10: 344a 5110454i bk11: 308a 5110502i bk12: 292a 5110790i bk13: 282a 5110797i bk14: 256a 5111130i bk15: 292a 5110769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00248864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5105907 n_act=695 n_pre=679 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002019
n_activity=39979 dram_eff=0.2581
bk0: 304a 5110341i bk1: 244a 5110802i bk2: 256a 5110926i bk3: 264a 5110714i bk4: 300a 5110386i bk5: 308a 5110494i bk6: 276a 5110585i bk7: 252a 5110597i bk8: 316a 5110616i bk9: 372a 5109949i bk10: 328a 5110484i bk11: 316a 5110556i bk12: 300a 5110716i bk13: 320a 5110462i bk14: 308a 5110606i bk15: 296a 5110727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00239729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5106144 n_act=655 n_pre=639 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001957
n_activity=38512 dram_eff=0.2598
bk0: 288a 5110523i bk1: 256a 5110855i bk2: 300a 5110538i bk3: 272a 5110685i bk4: 236a 5110945i bk5: 292a 5110568i bk6: 272a 5110572i bk7: 288a 5110259i bk8: 292a 5110626i bk9: 300a 5110476i bk10: 368a 5110296i bk11: 340a 5110198i bk12: 260a 5111125i bk13: 280a 5110801i bk14: 304a 5110764i bk15: 272a 5110768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00247357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5105804 n_act=707 n_pre=691 n_req=1627 n_rd=4816 n_write=423 bw_util=0.00205
n_activity=40719 dram_eff=0.2573
bk0: 268a 5110701i bk1: 296a 5110382i bk2: 292a 5110519i bk3: 264a 5110909i bk4: 304a 5110501i bk5: 276a 5110450i bk6: 300a 5110251i bk7: 256a 5110542i bk8: 352a 5110223i bk9: 292a 5110572i bk10: 360a 5110347i bk11: 316a 5110442i bk12: 280a 5110909i bk13: 316a 5110501i bk14: 336a 5110462i bk15: 308a 5110519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00270712
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5105736 n_act=714 n_pre=698 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002071
n_activity=41539 dram_eff=0.2548
bk0: 276a 5110742i bk1: 272a 5110569i bk2: 288a 5110674i bk3: 244a 5110894i bk4: 276a 5110757i bk5: 304a 5110355i bk6: 276a 5110560i bk7: 332a 5110035i bk8: 340a 5110322i bk9: 356a 5109969i bk10: 332a 5110362i bk11: 344a 5110155i bk12: 328a 5110531i bk13: 276a 5110716i bk14: 340a 5110529i bk15: 288a 5110584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025837
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5106088 n_act=657 n_pre=641 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001978
n_activity=38680 dram_eff=0.2614
bk0: 232a 5110970i bk1: 284a 5110612i bk2: 244a 5111064i bk3: 268a 5110598i bk4: 352a 5109925i bk5: 252a 5110760i bk6: 264a 5110578i bk7: 284a 5110635i bk8: 276a 5110891i bk9: 316a 5110476i bk10: 356a 5110426i bk11: 340a 5110264i bk12: 300a 5110681i bk13: 288a 5110759i bk14: 312a 5110594i bk15: 296a 5110675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0024503
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5106014 n_act=677 n_pre=661 n_req=1579 n_rd=4680 n_write=409 bw_util=0.001991
n_activity=39779 dram_eff=0.2559
bk0: 292a 5110518i bk1: 284a 5110577i bk2: 268a 5110725i bk3: 248a 5110968i bk4: 268a 5110649i bk5: 284a 5110455i bk6: 296a 5110199i bk7: 288a 5110342i bk8: 304a 5110640i bk9: 348a 5110072i bk10: 324a 5110524i bk11: 316a 5110448i bk12: 284a 5110928i bk13: 292a 5110702i bk14: 292a 5110779i bk15: 292a 5110790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00248903
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5106120 n_act=664 n_pre=648 n_req=1559 n_rd=4600 n_write=409 bw_util=0.00196
n_activity=38571 dram_eff=0.2597
bk0: 264a 5110787i bk1: 284a 5110514i bk2: 280a 5110660i bk3: 288a 5110506i bk4: 292a 5110457i bk5: 276a 5110548i bk6: 244a 5110725i bk7: 252a 5110653i bk8: 328a 5110421i bk9: 304a 5110456i bk10: 312a 5110632i bk11: 312a 5110551i bk12: 272a 5110974i bk13: 296a 5110720i bk14: 300a 5110720i bk15: 296a 5110593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00238907
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112441 n_nop=5106088 n_act=647 n_pre=631 n_req=1580 n_rd=4660 n_write=415 bw_util=0.001985
n_activity=38192 dram_eff=0.2658
bk0: 248a 5110959i bk1: 276a 5110587i bk2: 252a 5110974i bk3: 268a 5110704i bk4: 280a 5110657i bk5: 288a 5110520i bk6: 328a 5110223i bk7: 288a 5110230i bk8: 328a 5110441i bk9: 356a 5110156i bk10: 312a 5110688i bk11: 336a 5110349i bk12: 280a 5110921i bk13: 272a 5110817i bk14: 268a 5110952i bk15: 280a 5110694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0023922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12292
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.84194
	minimum = 6
	maximum = 23
Network latency average = 6.84115
	minimum = 6
	maximum = 21
Slowest packet = 183788
Flit latency average = 6.33767
	minimum = 6
	maximum = 20
Slowest flit = 276314
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00111336
	minimum = 0.000741286 (at node 21)
	maximum = 0.0013539 (at node 40)
Accepted packet rate average = 0.00111336
	minimum = 0.000741286 (at node 21)
	maximum = 0.0013539 (at node 40)
Injected flit rate average = 0.00167768
	minimum = 0.00090298 (at node 21)
	maximum = 0.00244306 (at node 35)
Accepted flit rate average= 0.00167768
	minimum = 0.00132088 (at node 21)
	maximum = 0.00219539 (at node 15)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4212 (9 samples)
	minimum = 6 (9 samples)
	maximum = 89.3333 (9 samples)
Network latency average = 9.22608 (9 samples)
	minimum = 6 (9 samples)
	maximum = 69.2222 (9 samples)
Flit latency average = 8.96245 (9 samples)
	minimum = 6 (9 samples)
	maximum = 68.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0222623 (9 samples)
	minimum = 0.0182662 (9 samples)
	maximum = 0.0406019 (9 samples)
Accepted packet rate average = 0.0222623 (9 samples)
	minimum = 0.0182662 (9 samples)
	maximum = 0.0406019 (9 samples)
Injected flit rate average = 0.0334408 (9 samples)
	minimum = 0.0196358 (9 samples)
	maximum = 0.0645012 (9 samples)
Accepted flit rate average = 0.0334408 (9 samples)
	minimum = 0.0258895 (9 samples)
	maximum = 0.0648708 (9 samples)
Injected packet size average = 1.50212 (9 samples)
Accepted packet size average = 1.50212 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 3 sec (2163 sec)
gpgpu_simulation_rate = 19797 (inst/sec)
gpgpu_simulation_rate = 2207 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7826
gpu_sim_insn = 4498644
gpu_ipc =     574.8331
gpu_tot_sim_cycle = 5005438
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.4538
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 172172
partiton_reqs_in_parallel_total    = 60572137
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1357
partiton_reqs_in_parallel_util = 172172
partiton_reqs_in_parallel_util_total    = 60572137
gpu_sim_cycle_parition_util = 7826
gpu_tot_sim_cycle_parition_util    = 2753288
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     287.0771 GB/Sec
L2_BW_total  =       2.8701 GB/Sec
gpu_total_sim_rate=21568

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1430, 1214, 1168, 1660, 1369, 1374, 1462, 1395, 1214, 1229, 1229, 1229, 1529, 1169, 1276, 1347, 1587, 1299, 1397, 1130, 1331, 1345, 1331, 1130, 1372, 1115, 1316, 1260, 1278, 1290, 1130, 1527, 995, 980, 980, 965, 1192, 1180, 1452, 965, 995, 1217, 950, 1135, 965, 950, 965, 980, 1300, 887, 1047, 1068, 857, 887, 917, 1080, 1084, 887, 887, 872, 1083, 1281, 1322, 1136, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 127162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120044
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2232
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385439	W0_Idle:111779984	W0_Scoreboard:36715906	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 954 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 5005437 
mrq_lat_table:11899 	284 	295 	4001 	412 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128527 	17141 	168 	20 	911 	159 	2610 	1274 	160 	276 	153 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	90561 	2032 	1752 	5514 	44047 	1878 	143 	83 	11 	911 	159 	2610 	1274 	160 	276 	153 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102455 	10998 	3840 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	22789 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1826 	90 	8 	22 	60 	63 	120 	84 	28 	13 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    164840    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    197699    657093    584344    643976    462951    664886    584514    656364    656749    199411    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    210163    569195    582057    568988    471074    657136    197815    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  1.905660  2.351351  2.302325  2.562500  2.538461  2.148936  2.040816  2.090909  2.409091  2.017544  2.339623  2.565217  2.828571  2.409091  2.705882  2.969697 
dram[1]:  2.095238  1.914894  2.200000  2.071429  2.000000  2.150000  2.414634  2.400000  2.270833  2.304348  2.511111  2.967742  2.939394  2.594594  3.088235  2.823529 
dram[2]:  1.821429  2.342857  1.913043  2.113636  2.166667  2.152174  2.000000  2.000000  2.260870  2.265306  2.568182  2.279070  2.578947  2.937500  2.580645  2.638889 
dram[3]:  1.943396  2.105263  2.105263  1.909091  1.905660  2.418605  2.162791  2.175000  2.634146  2.157895  2.444444  2.439024  2.439024  2.666667  2.700000  2.694444 
dram[4]:  2.000000  2.400000  1.960000  1.847826  2.194444  2.088889  2.292683  2.212766  2.309524  2.309524  2.531915  2.265306  3.520000  3.129032  2.861111  2.628572 
dram[5]:  2.190476  2.081633  1.960000  2.542857  2.125000  2.340909  2.122449  1.976190  2.109091  2.292683  2.408163  2.348837  2.794118  2.609756  2.600000  2.650000 
dram[6]:  2.358974  1.956522  2.463415  2.081081  2.268293  2.163265  2.139535  2.150943  2.254902  2.122807  2.142857  2.200000  2.627907  2.611111  2.744186  2.722222 
dram[7]:  2.264706  2.365854  2.424242  1.978261  1.861538  2.157895  2.150000  2.578947  2.472222  2.441860  2.500000  2.413043  2.666667  3.125000  2.547619  2.473684 
dram[8]:  1.959184  2.238095  1.977778  2.484848  1.851064  2.222222  2.040000  2.065217  2.439024  2.109091  2.454545  2.634146  2.939394  2.702703  2.684211  3.322581 
dram[9]:  2.256410  2.065217  2.088889  1.959184  2.060000  2.285714  2.270270  2.388889  2.142857  2.272727  2.404762  2.916667  2.875000  2.942857  2.585366  2.560976 
dram[10]:  2.838710  2.139535  2.078947  2.000000  2.357143  2.476191  2.413043  2.125000  2.208333  2.380000  2.641026  2.666667  2.909091  2.937500  2.647059  2.771429 
average row locality = 17368/7436 = 2.335664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4457
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      10858      7435      3898      7265      2189      5023      2947      4267      5102      4539      6191     11415     13933      9871     11116     11827
dram[1]:       6368      7752      9555      3516      3414      2194      6279      1256      6273      7951     12168      9570     12653     12910      9909     10316
dram[2]:       6945      8261      8962      9665      5083      8824      4481      6375      7649      4511      9388     12396     14548     13307     14690     14468
dram[3]:      12799      8213      2973      7396      6935      2244      4627      2265      5651      8102      7775      9989     14638     13237      9221     14808
dram[4]:      10830      8316      7295     10898      4337      7991      6270      2294      7422      6727      9771      6926     21300     12928     14806     10898
dram[5]:       7307      6255      5994      6684      5343      1798      4596      6418      6413      6986      8566      7333     13090     13198     12935     10753
dram[6]:       8957      9309      7600      6702      9361      3177      5010      4384      6718      5974      9826     11696     11396     16121     14095     11530
dram[7]:       6296     11189      1345      1982      3260      7983      6990      6220      7860      6005      8779     13313     15156     11298     12675     12891
dram[8]:       7405      8463      3244      9030      5805      3442      3244      6413      8720      5249      6102      6924     27563     13135     13344      9673
dram[9]:       5721      7679      7593      5068      3837      6588      3401      4741      6490      7778      9340      8588     10595     11864     14120     13981
dram[10]:       5589      6728      3874      7567      7755      1774      6472      5596      6414      5650      8529      8555     15783     11507     10031     10807
maximum mf latency per bank:
dram[0]:     230680     91291    138014    106867     49738    151044     88587     88722     49643     65329     86059    161364    195098     52256    148443    161323
dram[1]:      86123    119861    156233    137913    145847     39187     96204       492    151043    153552    248804    130096    140633    143196    109287    117293
dram[2]:      80666    119759    213550    156183    150970    158381    137949    161326     96481     32067    132527    195109    101687    158721    158780    230279
dram[3]:     257915    104253    114489    158832    193082     62676    158709     47058    150977    171042    127654    156109    157904    208804    117192    163933
dram[4]:     135448     80865    240381    158839    132881    158722    166558     80934    153607    119862    151099    122407    463917     93750    158717    150999
dram[5]:      81896    130067    156088    156206    158394     73005    143207    138053    125061    163543    161405     78331    150907    132850    163927    140645
dram[6]:     135455    119894    153579    213540    145832    161327     78110    101406    153631     73040    125056    148417    143804    161328    151022    153636
dram[7]:      18158    148302       609     67274    161388    156123    219375    140646    119729    119766    137045    248157    158734    155284    163987    257910
dram[8]:      93889    104017    106768    153592    156243    104292     78108    101579    153588     93808     10670     91206    195129    161326    248288    148422
dram[9]:     109449    117258    153550    114654    156113    163908    109484     96355    117211    230458    195115    127661     52250    161325    158722    180433
dram[10]:      80829    143219    106873    258751    158367     60028    109381    143236    119803     75362     85985    130210    161201    125076     47141     65275
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120434 n_act=691 n_pre=675 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002017
n_activity=40156 dram_eff=0.2575
bk0: 296a 5124879i bk1: 252a 5125313i bk2: 288a 5125175i bk3: 244a 5125546i bk4: 280a 5125291i bk5: 288a 5124998i bk6: 288a 5124851i bk7: 268a 5124951i bk8: 320a 5125098i bk9: 332a 5124620i bk10: 360a 5124705i bk11: 352a 5124741i bk12: 292a 5125312i bk13: 312a 5124979i bk14: 276a 5125395i bk15: 288a 5125269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00272578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120748 n_act=645 n_pre=629 n_req=1538 n_rd=4548 n_write=401 bw_util=0.001931
n_activity=37772 dram_eff=0.262
bk0: 256a 5125254i bk1: 272a 5125075i bk2: 256a 5125348i bk3: 256a 5125269i bk4: 272a 5125137i bk5: 260a 5125243i bk6: 288a 5125067i bk7: 280a 5125066i bk8: 324a 5124956i bk9: 324a 5124877i bk10: 340a 5124990i bk11: 288a 5125288i bk12: 280a 5125441i bk13: 288a 5125240i bk14: 292a 5125366i bk15: 272a 5125293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120559 n_act=685 n_pre=669 n_req=1542 n_rd=4688 n_write=370 bw_util=0.001973
n_activity=39914 dram_eff=0.2534
bk0: 304a 5124853i bk1: 248a 5125392i bk2: 268a 5125188i bk3: 292a 5125196i bk4: 268a 5125244i bk5: 300a 5125010i bk6: 300a 5124767i bk7: 272a 5124958i bk8: 324a 5125012i bk9: 336a 5124723i bk10: 344a 5124984i bk11: 308a 5125032i bk12: 292a 5125320i bk13: 284a 5125324i bk14: 256a 5125660i bk15: 292a 5125299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00248158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120437 n_act=695 n_pre=679 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002013
n_activity=39979 dram_eff=0.2581
bk0: 304a 5124871i bk1: 244a 5125332i bk2: 256a 5125456i bk3: 264a 5125244i bk4: 300a 5124916i bk5: 308a 5125024i bk6: 276a 5125115i bk7: 252a 5125127i bk8: 316a 5125146i bk9: 372a 5124479i bk10: 328a 5125014i bk11: 316a 5125086i bk12: 300a 5125246i bk13: 320a 5124992i bk14: 308a 5125136i bk15: 296a 5125257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0023905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120674 n_act=655 n_pre=639 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001952
n_activity=38512 dram_eff=0.2598
bk0: 288a 5125053i bk1: 256a 5125385i bk2: 300a 5125068i bk3: 272a 5125215i bk4: 236a 5125475i bk5: 292a 5125098i bk6: 272a 5125102i bk7: 288a 5124789i bk8: 292a 5125156i bk9: 300a 5125006i bk10: 368a 5124826i bk11: 340a 5124728i bk12: 260a 5125655i bk13: 280a 5125331i bk14: 304a 5125294i bk15: 272a 5125298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00246656
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120334 n_act=707 n_pre=691 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002044
n_activity=40719 dram_eff=0.2573
bk0: 268a 5125231i bk1: 296a 5124912i bk2: 292a 5125049i bk3: 264a 5125439i bk4: 304a 5125031i bk5: 276a 5124980i bk6: 300a 5124781i bk7: 256a 5125072i bk8: 352a 5124753i bk9: 292a 5125102i bk10: 360a 5124877i bk11: 316a 5124972i bk12: 280a 5125439i bk13: 316a 5125031i bk14: 336a 5124992i bk15: 308a 5125049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00269945
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120266 n_act=714 n_pre=698 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002065
n_activity=41539 dram_eff=0.2548
bk0: 276a 5125272i bk1: 272a 5125099i bk2: 288a 5125204i bk3: 244a 5125424i bk4: 276a 5125287i bk5: 304a 5124885i bk6: 276a 5125090i bk7: 332a 5124565i bk8: 340a 5124852i bk9: 356a 5124499i bk10: 332a 5124892i bk11: 344a 5124685i bk12: 328a 5125061i bk13: 276a 5125246i bk14: 340a 5125059i bk15: 288a 5125114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00257637
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120618 n_act=657 n_pre=641 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001972
n_activity=38680 dram_eff=0.2614
bk0: 232a 5125500i bk1: 284a 5125142i bk2: 244a 5125594i bk3: 268a 5125128i bk4: 352a 5124455i bk5: 252a 5125290i bk6: 264a 5125108i bk7: 284a 5125165i bk8: 276a 5125421i bk9: 316a 5125006i bk10: 356a 5124956i bk11: 340a 5124794i bk12: 300a 5125211i bk13: 288a 5125289i bk14: 312a 5125124i bk15: 296a 5125205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00244335
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120544 n_act=677 n_pre=661 n_req=1579 n_rd=4680 n_write=409 bw_util=0.001985
n_activity=39779 dram_eff=0.2559
bk0: 292a 5125048i bk1: 284a 5125107i bk2: 268a 5125255i bk3: 248a 5125498i bk4: 268a 5125179i bk5: 284a 5124985i bk6: 296a 5124729i bk7: 288a 5124872i bk8: 304a 5125170i bk9: 348a 5124602i bk10: 324a 5125054i bk11: 316a 5124978i bk12: 284a 5125458i bk13: 292a 5125232i bk14: 292a 5125309i bk15: 292a 5125320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00248197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120650 n_act=664 n_pre=648 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001954
n_activity=38571 dram_eff=0.2597
bk0: 264a 5125317i bk1: 284a 5125044i bk2: 280a 5125190i bk3: 288a 5125036i bk4: 292a 5124987i bk5: 276a 5125078i bk6: 244a 5125255i bk7: 252a 5125183i bk8: 328a 5124951i bk9: 304a 5124986i bk10: 312a 5125162i bk11: 312a 5125081i bk12: 272a 5125504i bk13: 296a 5125250i bk14: 300a 5125250i bk15: 296a 5125123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0023823
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5126971 n_nop=5120618 n_act=647 n_pre=631 n_req=1580 n_rd=4660 n_write=415 bw_util=0.00198
n_activity=38192 dram_eff=0.2658
bk0: 248a 5125489i bk1: 276a 5125117i bk2: 252a 5125504i bk3: 268a 5125234i bk4: 280a 5125187i bk5: 288a 5125050i bk6: 328a 5124753i bk7: 288a 5124760i bk8: 328a 5124971i bk9: 356a 5124686i bk10: 312a 5125218i bk11: 336a 5124879i bk12: 280a 5125451i bk13: 272a 5125347i bk14: 268a 5125482i bk15: 280a 5125224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00238542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12292
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29287
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.1886
	minimum = 6
	maximum = 588
Network latency average = 36.4539
	minimum = 6
	maximum = 363
Slowest packet = 258482
Flit latency average = 41.215
	minimum = 6
	maximum = 362
Slowest flit = 440984
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0605789
	minimum = 0.048048 (at node 15)
	maximum = 0.305987 (at node 44)
Accepted packet rate average = 0.0605789
	minimum = 0.048048 (at node 15)
	maximum = 0.305987 (at node 44)
Injected flit rate average = 0.0908683
	minimum = 0.0801227 (at node 34)
	maximum = 0.329691 (at node 44)
Accepted flit rate average= 0.0908683
	minimum = 0.0633825 (at node 15)
	maximum = 0.588269 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8979 (10 samples)
	minimum = 6 (10 samples)
	maximum = 139.2 (10 samples)
Network latency average = 11.9489 (10 samples)
	minimum = 6 (10 samples)
	maximum = 98.6 (10 samples)
Flit latency average = 12.1877 (10 samples)
	minimum = 6 (10 samples)
	maximum = 97.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.026094 (10 samples)
	minimum = 0.0212444 (10 samples)
	maximum = 0.0671403 (10 samples)
Accepted packet rate average = 0.026094 (10 samples)
	minimum = 0.0212444 (10 samples)
	maximum = 0.0671403 (10 samples)
Injected flit rate average = 0.0391836 (10 samples)
	minimum = 0.0256845 (10 samples)
	maximum = 0.0910202 (10 samples)
Accepted flit rate average = 0.0391836 (10 samples)
	minimum = 0.0296388 (10 samples)
	maximum = 0.117211 (10 samples)
Injected packet size average = 1.50163 (10 samples)
Accepted packet size average = 1.50163 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 34 sec (2194 sec)
gpgpu_simulation_rate = 21568 (inst/sec)
gpgpu_simulation_rate = 2281 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1647929
gpu_sim_insn = 5750033
gpu_ipc =       3.4892
gpu_tot_sim_cycle = 6880589
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       7.7131
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 208
gpu_stall_icnt2sh    = 18451
partiton_reqs_in_parallel = 36254429
partiton_reqs_in_parallel_total    = 60744309
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.0974
partiton_reqs_in_parallel_util = 36254429
partiton_reqs_in_parallel_util_total    = 60744309
gpu_sim_cycle_parition_util = 1647929
gpu_tot_sim_cycle_parition_util    = 2761114
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      12.5792 GB/Sec
L2_BW_total  =       5.1007 GB/Sec
gpu_total_sim_rate=14460

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2199, 1670, 1402, 2024, 2048, 2024, 1945, 2230, 1800, 1945, 1831, 2094, 1867, 1505, 1759, 2223, 2055, 1844, 1683, 1585, 2210, 2025, 2215, 1245, 1933, 1742, 2375, 1780, 1958, 2239, 1820, 2311, 1533, 1072, 1399, 1434, 1506, 2001, 1715, 1347, 1351, 2145, 1239, 1568, 1529, 1357, 1254, 1294, 1771, 1696, 1388, 1304, 1171, 1517, 1574, 1880, 1715, 1790, 1347, 1330, 1580, 1991, 1793, 1540, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157634
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150493
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2255
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:416776	W0_Idle:137209735	W0_Scoreboard:102614926	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1482 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 6880551 
mrq_lat_table:25818 	521 	615 	7410 	1424 	672 	204 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336948 	24865 	176 	20 	944 	266 	2736 	1531 	492 	742 	875 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	288626 	11200 	3267 	5514 	51430 	1895 	143 	83 	11 	944 	266 	2736 	1531 	492 	742 	875 	509 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	244144 	25232 	6102 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	83300 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4361 	94 	12 	34 	85 	136 	248 	279 	182 	51 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    239660    569195    582057    568988    471074    657136    197815    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  1.847619  2.009901  2.010309  2.186813  2.298851  1.981132  2.020202  1.952830  2.131313  1.863248  2.000000  2.082569  2.178218  2.097087  2.030303  2.469880 
dram[1]:  2.009709  1.871795  1.908163  2.052632  2.284091  2.151515  2.172414  2.212766  1.972973  2.109091  2.075472  2.322581  2.238095  2.168421  2.548780  2.352273 
dram[2]:  1.754098  2.030000  1.935484  2.142857  2.050505  2.140000  1.990654  2.134021  2.060000  1.884615  1.971698  2.045455  2.191011  2.454545  2.303371  2.238636 
dram[3]:  1.895161  1.989247  2.117647  1.932692  1.981818  2.195402  2.089109  1.970000  2.175926  2.147059  2.000000  2.055556  2.287356  2.261364  2.341463  2.494118 
dram[4]:  1.903846  2.164557  1.989583  2.000000  2.031579  1.935780  2.156250  2.204545  2.041237  2.080808  2.081633  2.090000  2.326087  2.211111  2.351648  2.406593 
dram[5]:  1.940000  2.197802  2.084211  2.494118  2.171717  2.136842  2.064516  2.061224  1.957265  2.193877  2.268041  1.990826  2.216495  2.232323  2.500000  2.278351 
dram[6]:  2.086539  1.909091  2.175258  2.128713  2.123595  1.958763  2.142857  2.108911  2.130841  1.982759  2.099099  2.055046  2.360465  2.140000  2.093750  2.290323 
dram[7]:  1.862745  2.000000  2.065217  2.102041  1.900000  2.000000  2.138298  2.402299  2.084112  2.188119  2.293478  2.198113  2.135417  2.227723  2.284210  2.235955 
dram[8]:  1.903846  2.020000  1.981982  2.134831  1.946429  1.980769  2.079208  1.981132  2.173077  1.899160  2.103774  2.156250  2.166667  2.130000  2.268817  2.560000 
dram[9]:  1.979167  1.941176  2.063830  1.852632  1.918919  2.178218  2.422222  2.101010  2.019802  1.990654  2.027523  2.182796  2.404255  2.171429  2.210526  2.291667 
dram[10]:  2.209302  1.948454  2.055556  2.150538  2.125000  2.134831  2.112245  2.168317  1.972973  2.116505  2.154639  2.175258  2.252874  2.148515  2.221053  2.163043 
average row locality = 36683/17396 = 2.108703
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       144       151       144       149       150       153       148       154       154       156       156       166       159       158       145       153 
dram[1]:       155       165       141       147       150       161       139       155       159       166       160       158       138       152       156       149 
dram[2]:       163       154       139       157       152       164       159       158       150       175       156       167       143       159       155       151 
dram[3]:       175       139       165       150       167       142       161       141       168       164       171       161       148       146       141       158 
dram[4]:       150       129       146       150       141       159       155       145       144       150       151       153       160       148       160       166 
dram[5]:       148       153       149       159       162       151       143       153       168       157       161       154       156       166       150       167 
dram[6]:       169       171       159       161       138       139       170       163       166       166       170       164       151       158       148       158 
dram[7]:       143       149       141       156       159       159       152       157       163       165       158       169       152       166       159       149 
dram[8]:       151       155       167       144       167       155       156       157       169       164       161       151       160       156       157       142 
dram[9]:       147       149       147       132       160       165       161       154       146       156       162       152       164       165       159       161 
dram[10]:       145       144       140       151       149       139       157       163       162       160       152       156       146       157       156       147 
total reads: 27258
bank skew: 175/129 = 1.36
chip skew: 2551/2407 = 1.06
number of total write accesses:
dram[0]:        50        52        51        50        50        57        52        53        57        62        54        61        61        58        56        52 
dram[1]:        52        54        46        48        51        52        50        53        60        66        60        58        50        54        53        58 
dram[2]:        51        49        41        53        51        50        54        49        56        70        53        58        52        57        50        46 
dram[3]:        60        46        51        51        51        49        50        56        67        55        61        61        51        53        51        54 
dram[4]:        48        42        45        44        52        52        52        49        54        56        53        56        54        51        54        53 
dram[5]:        46        47        49        53        53        52        49        49        61        58        59        63        59        55        50        54 
dram[6]:        48        60        52        54        51        51        55        50        62        64        63        60        52        56        53        55 
dram[7]:        47        51        49        50        50        55        49        52        60        56        53        64        53        59        58        50 
dram[8]:        47        47        53        46        51        51        54        53        57        62        62        56        61        57        54        50 
dram[9]:        43        49        47        44        53        55        57        54        58        57        59        51        62        63        51        59 
dram[10]:        45        45        45        49        55        51        50        56        57        58        57        55        50        60        55        52 
total reads: 9425
bank skew: 70/41 = 1.71
chip skew: 886/815 = 1.09
average mf latency per bank:
dram[0]:      18007     23733     11293     16678      6683     15606     13702      9758     15978      9986     11862     19549     14664     16199     18159     21079
dram[1]:      12706     11194     19636     17115      7766     10010     11437     13669     15387     10046     18835     21695     15208     11851     13843     16136
dram[2]:      18879     15968     18706     19579     13119     15664     15713     12665     14824     12287     14432     18563     15038     16434     15713     18665
dram[3]:      17804     15861     11678      9673     11933      8754     12469     14159      9995     15111     20453     16635     15951     11520     15598     24132
dram[4]:      18983     21764     15859     17653     13865      7919     13004     13920     17120     11752     15575     16166     28174     11638     16751     21184
dram[5]:      16012     11132     20853     11491      7135      9086     11615     11401     15698     12393     14025     12396     10473     16568     15703     16980
dram[6]:      18369     16990     22242     13936     10892     10696     13878      8405     14364      7731     12776     11856     11318     13914     18964     13685
dram[7]:      20319     16467      6937     20449     11073     11727     13461     16561     10526     19542     17154     11550     14874     17828     13371     13421
dram[8]:      12628     16851     17558      8959     14617     11184     12703     12163     18489     14563     13786     16955     25937     15843     18898     14290
dram[9]:      22462     14153     16749     18795     12611      6964      7996     19664     12341     17749     16280     19147     16332     18985     20872     19028
dram[10]:      24771     12387     11172     15546      7362     10467     15838     16095     14104     16022     17735     13996     17041     19024     14029     13992
maximum mf latency per bank:
dram[0]:     351473    348886    356701    322821    301585    346255    268122    252501    343669    278524    301980    319739    356677    335870    325420    356696
dram[1]:     351471    351468    346282    322822    301590    301569    288982    288945    322400    304589    354082    354078    354093    312011    348881    356698
dram[2]:     348872    348862    343669    317614    346255    359300    288941    341061    338447    325422    330628    328030    356697    354099    346281    312415
dram[3]:     348888    330640    317627    341059    283335    343673    288602    304197    338436    301974    354098    328047    356671    208804    351482    351470
dram[4]:     348873    354060    317604    348849    343685    158722    270255    338472    343674    338437    330627    328027    463917    246838    346259    361898
dram[5]:     351481    328039    348850    325429    229044    346262    338472    291558    296797    304169    330628    328044    233880    311965    338457    338453
dram[6]:     359295    330618    325416    346283    270718    361905    293744    184422    341054    247273    328036    259951    231384    285928    312423    312426
dram[7]:     359296    354069    306764    359302    359306    343683    288839    283371    338434    341055    260312    328039    335850    356689    341054    328028
dram[8]:     351466    343678    359289    194898    346247    346258    278173    304190    341056    343666    354082    330625    335870    354087    351475    335862
dram[9]:     348869    354044    343671    348851    346259    343673    293800    338475    335835    325411    322278    328046    351499    351501    338454    341057
dram[10]:     351463    354051    346270    348852    202692    346247    283355    291158    341072    335820    330618    322279    255079    356676    341058    314616
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172794 n_act=1609 n_pre=1593 n_req=3316 n_rd=9760 n_write=1176 bw_util=0.002672
n_activity=77334 dram_eff=0.2828
bk0: 576a 8182422i bk1: 604a 8182215i bk2: 576a 8182623i bk3: 596a 8182451i bk4: 600a 8182995i bk5: 612a 8182057i bk6: 592a 8182458i bk7: 616a 8182121i bk8: 616a 8182310i bk9: 624a 8181788i bk10: 624a 8182238i bk11: 664a 8181766i bk12: 636a 8182117i bk13: 632a 8182128i bk14: 580a 8182636i bk15: 612a 8182892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00301664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172873 n_act=1550 n_pre=1534 n_req=3316 n_rd=9804 n_write=1171 bw_util=0.002681
n_activity=75103 dram_eff=0.2923
bk0: 620a 8182358i bk1: 660a 8181647i bk2: 564a 8182423i bk3: 588a 8182050i bk4: 600a 8182881i bk5: 644a 8181847i bk6: 556a 8182979i bk7: 620a 8182388i bk8: 636a 8181958i bk9: 664a 8181192i bk10: 640a 8181713i bk11: 632a 8182039i bk12: 552a 8182831i bk13: 608a 8182410i bk14: 624a 8182722i bk15: 596a 8182462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00355591
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172616 n_act=1616 n_pre=1600 n_req=3342 n_rd=10008 n_write=1092 bw_util=0.002712
n_activity=79255 dram_eff=0.2801
bk0: 652a 8182004i bk1: 616a 8182110i bk2: 556a 8183066i bk3: 628a 8182511i bk4: 608a 8182735i bk5: 656a 8182322i bk6: 636a 8182393i bk7: 632a 8182265i bk8: 600a 8182498i bk9: 700a 8180890i bk10: 624a 8182215i bk11: 668a 8181690i bk12: 572a 8182961i bk13: 636a 8182549i bk14: 620a 8182899i bk15: 604a 8182710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00293113
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172617 n_act=1597 n_pre=1581 n_req=3364 n_rd=9988 n_write=1149 bw_util=0.002721
n_activity=77249 dram_eff=0.2883
bk0: 700a 8181476i bk1: 556a 8182413i bk2: 660a 8182221i bk3: 600a 8181940i bk4: 668a 8181957i bk5: 568a 8182725i bk6: 644a 8182094i bk7: 564a 8182231i bk8: 672a 8181550i bk9: 656a 8181751i bk10: 684a 8181338i bk11: 644a 8181914i bk12: 592a 8182599i bk13: 584a 8182731i bk14: 564a 8183058i bk15: 632a 8182535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00372972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8173266 n_act=1522 n_pre=1506 n_req=3222 n_rd=9628 n_write=1010 bw_util=0.002599
n_activity=75591 dram_eff=0.2815
bk0: 600a 8182478i bk1: 516a 8183454i bk2: 584a 8182891i bk3: 600a 8182777i bk4: 564a 8182845i bk5: 636a 8182241i bk6: 620a 8182493i bk7: 580a 8182749i bk8: 576a 8182452i bk9: 600a 8182362i bk10: 604a 8182647i bk11: 612a 8182210i bk12: 640a 8182686i bk13: 592a 8182742i bk14: 640a 8182675i bk15: 664a 8182568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00278859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172739 n_act=1550 n_pre=1534 n_req=3354 n_rd=9988 n_write=1121 bw_util=0.002714
n_activity=76067 dram_eff=0.2921
bk0: 592a 8182658i bk1: 612a 8182572i bk2: 596a 8182427i bk3: 636a 8182101i bk4: 648a 8181991i bk5: 604a 8182088i bk6: 572a 8182642i bk7: 612a 8181810i bk8: 672a 8181833i bk9: 628a 8182063i bk10: 644a 8182233i bk11: 616a 8181368i bk12: 624a 8182247i bk13: 664a 8181972i bk14: 600a 8182940i bk15: 668a 8182051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00357741
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172286 n_act=1633 n_pre=1617 n_req=3437 n_rd=10204 n_write=1192 bw_util=0.002784
n_activity=79108 dram_eff=0.2881
bk0: 676a 8182176i bk1: 684a 8180953i bk2: 636a 8181635i bk3: 644a 8181996i bk4: 552a 8182627i bk5: 556a 8182575i bk6: 680a 8181944i bk7: 652a 8181984i bk8: 664a 8181613i bk9: 664a 8181255i bk10: 680a 8181254i bk11: 656a 8181369i bk12: 604a 8182827i bk13: 632a 8182164i bk14: 592a 8182738i bk15: 632a 8182003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00339443
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172674 n_act=1577 n_pre=1561 n_req=3353 n_rd=9988 n_write=1132 bw_util=0.002717
n_activity=76393 dram_eff=0.2911
bk0: 572a 8182261i bk1: 596a 8182384i bk2: 564a 8182707i bk3: 624a 8182068i bk4: 636a 8182204i bk5: 636a 8181539i bk6: 608a 8182274i bk7: 628a 8182459i bk8: 652a 8182037i bk9: 660a 8181852i bk10: 632a 8182324i bk11: 676a 8181208i bk12: 608a 8182507i bk13: 664a 8181339i bk14: 636a 8182263i bk15: 596a 8182308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00364031
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172537 n_act=1622 n_pre=1606 n_req=3373 n_rd=10048 n_write=1119 bw_util=0.002728
n_activity=78626 dram_eff=0.2841
bk0: 604a 8182269i bk1: 620a 8182075i bk2: 668a 8181802i bk3: 576a 8182220i bk4: 668a 8181876i bk5: 620a 8181986i bk6: 624a 8182115i bk7: 628a 8181929i bk8: 676a 8182186i bk9: 656a 8181523i bk10: 644a 8181821i bk11: 604a 8182273i bk12: 640a 8182072i bk13: 624a 8182231i bk14: 628a 8182537i bk15: 568a 8183031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309725
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8172732 n_act=1588 n_pre=1572 n_req=3342 n_rd=9920 n_write=1120 bw_util=0.002697
n_activity=76550 dram_eff=0.2884
bk0: 588a 8182350i bk1: 596a 8182294i bk2: 588a 8182696i bk3: 528a 8182866i bk4: 640a 8181995i bk5: 660a 8182035i bk6: 644a 8182137i bk7: 616a 8181988i bk8: 584a 8182351i bk9: 624a 8181891i bk10: 648a 8181861i bk11: 608a 8182146i bk12: 656a 8181928i bk13: 660a 8181621i bk14: 636a 8182380i bk15: 644a 8182080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00325348
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8186932 n_nop=8173109 n_act=1533 n_pre=1517 n_req=3264 n_rd=9696 n_write=1077 bw_util=0.002632
n_activity=74660 dram_eff=0.2886
bk0: 580a 8182797i bk1: 576a 8182502i bk2: 560a 8182938i bk3: 604a 8182318i bk4: 596a 8182249i bk5: 556a 8182721i bk6: 628a 8182380i bk7: 652a 8182178i bk8: 648a 8181970i bk9: 640a 8181882i bk10: 608a 8182515i bk11: 624a 8182221i bk12: 584a 8182771i bk13: 628a 8182271i bk14: 624a 8182333i bk15: 588a 8182465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00276306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1200, Miss_rate = 0.074, Pending_hits = 615, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1240, Miss_rate = 0.075, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1198, Miss_rate = 0.073, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1253, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1217, Miss_rate = 0.074, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1285, Miss_rate = 0.076, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1296, Miss_rate = 0.076, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1201, Miss_rate = 0.073, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1207, Miss_rate = 0.074, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1200, Miss_rate = 0.073, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1237, Miss_rate = 0.074, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1260, Miss_rate = 0.074, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1271, Miss_rate = 0.075, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1280, Miss_rate = 0.076, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1227, Miss_rate = 0.074, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1270, Miss_rate = 0.076, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1288, Miss_rate = 0.058, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1224, Miss_rate = 0.075, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1246, Miss_rate = 0.075, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1207, Miss_rate = 0.074, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1217, Miss_rate = 0.073, Pending_hits = 581, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27258
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12821
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41583
	minimum = 6
	maximum = 77
Network latency average = 8.20121
	minimum = 6
	maximum = 72
Slowest packet = 521421
Flit latency average = 7.69427
	minimum = 6
	maximum = 71
Slowest flit = 794862
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00265429
	minimum = 0.0020993 (at node 7)
	maximum = 0.0031664 (at node 34)
Accepted packet rate average = 0.00265429
	minimum = 0.0020993 (at node 7)
	maximum = 0.0031664 (at node 34)
Injected flit rate average = 0.00412246
	minimum = 0.00267214 (at node 7)
	maximum = 0.00589285 (at node 34)
Accepted flit rate average= 0.00412246
	minimum = 0.00373681 (at node 28)
	maximum = 0.00480057 (at node 9)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2177 (11 samples)
	minimum = 6 (11 samples)
	maximum = 133.545 (11 samples)
Network latency average = 11.6082 (11 samples)
	minimum = 6 (11 samples)
	maximum = 96.1818 (11 samples)
Flit latency average = 11.7792 (11 samples)
	minimum = 6 (11 samples)
	maximum = 95.3636 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0239631 (11 samples)
	minimum = 0.0195039 (11 samples)
	maximum = 0.0613245 (11 samples)
Accepted packet rate average = 0.0239631 (11 samples)
	minimum = 0.0195039 (11 samples)
	maximum = 0.0613245 (11 samples)
Injected flit rate average = 0.0359962 (11 samples)
	minimum = 0.0235924 (11 samples)
	maximum = 0.0832813 (11 samples)
Accepted flit rate average = 0.0359962 (11 samples)
	minimum = 0.027284 (11 samples)
	maximum = 0.106992 (11 samples)
Injected packet size average = 1.50215 (11 samples)
Accepted packet size average = 1.50215 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 10 sec (3670 sec)
gpgpu_simulation_rate = 14460 (inst/sec)
gpgpu_simulation_rate = 1874 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 48701
gpu_sim_insn = 4715414
gpu_ipc =      96.8238
gpu_tot_sim_cycle = 7151440
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       8.0803
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 272
gpu_stall_icnt2sh    = 18642
partiton_reqs_in_parallel = 1071358
partiton_reqs_in_parallel_total    = 96998738
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =      13.7133
partiton_reqs_in_parallel_util = 1071358
partiton_reqs_in_parallel_util_total    = 96998738
gpu_sim_cycle_parition_util = 48701
gpu_tot_sim_cycle_parition_util    = 4409043
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =      77.3418 GB/Sec
L2_BW_total  =       5.4342 GB/Sec
gpu_total_sim_rate=15393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2364, 1850, 1582, 2204, 2228, 2204, 2125, 2410, 1980, 2125, 2011, 2274, 2047, 1685, 1939, 2403, 2235, 2024, 1863, 1765, 2390, 2190, 2380, 1410, 2113, 1922, 2555, 1960, 2138, 2419, 1985, 2491, 1698, 1252, 1579, 1614, 1686, 2181, 1895, 1527, 1516, 2325, 1404, 1726, 1687, 1515, 1412, 1452, 1915, 1840, 1532, 1448, 1315, 1661, 1718, 2024, 1859, 1934, 1491, 1474, 1724, 2135, 1937, 1684, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 446345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 437938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:886825	W0_Idle:139207459	W0_Scoreboard:102672414	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1436 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 7151439 
mrq_lat_table:26540 	552 	732 	7927 	1780 	814 	208 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	370347 	29193 	315 	194 	1065 	487 	3112 	2343 	661 	742 	875 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	293445 	12579 	4476 	11975 	70704 	6383 	282 	222 	153 	1070 	472 	3124 	2351 	641 	742 	875 	509 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251394 	26124 	6131 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	114868 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4389 	96 	13 	34 	85 	139 	253 	288 	182 	51 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        42        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        41        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        21        35        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        19        16        25        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        24        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        20        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        25        16        43        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    239660    569195    582057    568988    471074    657136    197815    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  1.847619  2.019608  2.010309  2.186813  2.298851  1.981132  2.020202  1.952830  2.333333  2.068376  2.198113  2.392857  2.264706  2.200000  2.030000  2.476191 
dram[1]:  2.009709  1.871795  1.908163  2.052632  2.284091  2.140000  2.159091  2.200000  2.339286  2.472727  2.355140  2.680851  2.258824  2.257732  2.554217  2.393258 
dram[2]:  1.754098  2.019802  1.935484  2.131313  2.050505  2.128713  1.981481  2.134021  2.400000  2.181818  2.224299  2.339286  2.303371  2.602273  2.311111  2.238636 
dram[3]:  1.895161  1.989247  2.117647  1.923810  1.981818  2.195402  2.089109  1.970000  2.600000  2.310680  2.319328  2.376147  2.363636  2.307692  2.349398  2.494118 
dram[4]:  1.903846  2.164557  1.989583  2.000000  2.042105  1.935780  2.156250  2.191011  2.257426  2.310000  2.270000  2.415842  2.445652  2.300000  2.347826  2.434783 
dram[5]:  1.940000  2.197802  2.084211  2.494118  2.171717  2.125000  2.064516  2.050505  2.279661  2.366337  2.577320  2.387387  2.377551  2.320000  2.487805  2.285714 
dram[6]:  2.085714  1.918033  2.175258  2.128713  2.123595  1.948980  2.142857  2.108911  2.378378  2.247863  2.513514  2.405406  2.430233  2.254902  2.092783  2.329787 
dram[7]:  1.862745  1.990099  2.065217  2.102041  1.900000  2.000000  2.138298  2.386364  2.287037  2.436893  2.532609  2.532110  2.226804  2.352941  2.281250  2.244444 
dram[8]:  1.903846  2.029703  1.981982  2.134831  1.946903  1.980769  2.079208  1.981132  2.428571  2.116667  2.423424  2.422680  3.037736  2.247525  2.297872  2.560000 
dram[9]:  1.979167  1.942308  2.052632  1.852632  1.918919  2.178218  2.406593  2.101010  2.356436  2.240741  2.209091  2.361702  2.474227  2.254717  2.218750  2.298969 
dram[10]:  2.206897  1.948454  2.055556  2.150538  2.102041  2.134831  2.112245  2.168317  2.267857  2.398058  2.440000  2.479592  2.306818  2.196079  2.229167  2.172043 
average row locality = 38572/17531 = 2.200217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       144       152       144       149       150       153       148       154       158       161       161       175       163       163       146       154 
dram[1]:       155       165       141       147       150       161       139       155       168       174       167       166       139       156       157       151 
dram[2]:       163       154       139       157       152       164       159       158       157       184       163       176       147       164       156       151 
dram[3]:       175       139       165       150       167       142       161       141       178       168       182       170       151       150       142       158 
dram[4]:       150       129       146       150       141       159       155       145       150       155       156       161       164       152       161       168 
dram[5]:       148       153       149       159       162       151       143       153       176       162       168       165       162       170       151       168 
dram[6]:       170       172       159       161       138       139       170       163       173       173       180       174       153       164       149       160 
dram[7]:       143       149       141       156       159       159       152       157       168       171       163       179       156       172       160       150 
dram[8]:       151       156       167       144       167       155       156       157       175       170       171       157       167       161       159       142 
dram[9]:       147       150       147       132       160       165       161       154       153       162       168       157       169       169       160       162 
dram[10]:       145       144       140       151       149       139       157       163       169       166       159       163       149       160       157       148 
total reads: 27694
bank skew: 184/129 = 1.43
chip skew: 2598/2442 = 1.06
number of total write accesses:
dram[0]:        50        54        51        50        50        57        52        53        73        81        72        93        68        68        57        54 
dram[1]:        52        54        46        48        51        53        51        54        94        98        85        86        53        63        55        62 
dram[2]:        51        50        41        54        51        51        55        49        83       104        75        86        58        65        52        46 
dram[3]:        60        46        51        52        51        49        50        56       108        70        94        89        57        60        53        54 
dram[4]:        48        42        45        44        53        52        52        50        78        76        71        83        61        55        55        56 
dram[5]:        46        47        49        53        53        53        49        50        93        77        82       100        71        62        53        56 
dram[6]:        49        62        52        54        51        52        55        50        91        90        99        93        56        66        54        59 
dram[7]:        47        52        49        50        50        55        49        53        79        80        70        97        60        68        59        52 
dram[8]:        47        49        53        46        53        51        54        53        80        84        98        78       155        66        57        50 
dram[9]:        43        52        48        44        53        55        58        54        85        80        75        65        71        70        53        61 
dram[10]:        47        45        45        49        57        51        50        56        85        81        85        80        54        64        57        54 
total reads: 10878
bank skew: 155/41 = 3.78
chip skew: 1074/921 = 1.17
average mf latency per bank:
dram[0]:      18136     23516     11422     16800      6847     15761     13873      9923     16404     10636     16110     21033     14152     15345     18162     20946
dram[1]:      12836     11318     19766     17242      7932     10119     11556     13767     14325     10040     21103     23549     15141     11375     13820     15851
dram[2]:      19010     16023     18840     19605     13278     15744     15801     12839     14298     11727     17220     20087     14552     15706     15676     18859
dram[3]:      17926     16020     11790      9745     12085      8925     12631     14337      9675     15571     21208     18223     15472     11122     15554     24302
dram[4]:      19118     21922     15988     17790     13962      8079     13174     14018     16493     12111     18800     18189     27006     11430     16766     20875
dram[5]:      16151     11264     20992     11627      7288      9199     11797     11516     14885     12751     16601     14214      9881     15987     15583     16922
dram[6]:      18327     16893     22381     14076     11063     10811     14028      8565     14079      8398     14713     13953     11201     13122     18971     13498
dram[7]:      20461     16524      7080     20577     11235     11879     13644     16649     11312     18941     20255     13780     14324     16902     13433     13414
dram[8]:      12803     16762     17701      9104     14654     11361     12894     12345     18155     14740     15448     19641     23672     15084     18659     14495
dram[9]:      22618     14014     16800     18944     12764      7117      8124     19839     12660     17625     19371     22458     15553     18289     20746     18928
dram[10]:      24650     12526     11311     15673      7463     10651     16012     16248     14058     16073     19950     16754     16661     18604     14003     13967
maximum mf latency per bank:
dram[0]:     351473    348886    356701    322821    301585    346255    268122    252501    343669    278524    301980    319739    356677    335870    325420    356696
dram[1]:     351471    351468    346282    322822    301590    301569    288982    288945    322400    304589    354082    354078    354093    312011    348881    356698
dram[2]:     348872    348862    343669    317614    346255    359300    288941    341061    338447    325422    330628    328030    356697    354099    346281    312415
dram[3]:     348888    330640    317627    341059    283335    343673    288602    304197    338436    301974    354098    328047    356671    208804    351482    351470
dram[4]:     348873    354060    317604    348849    343685    158722    270255    338472    343674    338437    330627    328027    463917    246838    346259    361898
dram[5]:     351481    328039    348850    325429    229044    346262    338472    291558    296797    304169    330628    328044    233880    311965    338457    338453
dram[6]:     359295    330618    325416    346283    270718    361905    293744    184422    341054    247273    328036    259951    231384    285928    312423    312426
dram[7]:     359296    354069    306764    359302    359306    343683    288839    283371    338434    341055    260312    328039    335850    356689    341054    328028
dram[8]:     351466    343678    359289    194898    346247    346258    278173    304190    341056    343666    354082    330625    335870    354087    351475    335862
dram[9]:     348869    354044    343671    348851    346259    343673    293800    338475    335835    325411    322278    328046    351499    351501    338454    341057
dram[10]:     351463    354051    346270    348852    202692    346247    283355    291158    341072    335820    330618    322279    255079    356676    341058    314616
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262950 n_act=1619 n_pre=1603 n_req=3458 n_rd=9900 n_write=1289 bw_util=0.002704
n_activity=78787 dram_eff=0.284
bk0: 576a 8272846i bk1: 608a 8272603i bk2: 576a 8273050i bk3: 596a 8272879i bk4: 600a 8273424i bk5: 612a 8272486i bk6: 592a 8272888i bk7: 616a 8272551i bk8: 632a 8272582i bk9: 644a 8272002i bk10: 644a 8272435i bk11: 700a 8271710i bk12: 652a 8272419i bk13: 652a 8272324i bk14: 584a 8273024i bk15: 616a 8273279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00327169
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262968 n_act=1561 n_pre=1545 n_req=3496 n_rd=9964 n_write=1323 bw_util=0.002727
n_activity=76682 dram_eff=0.2944
bk0: 620a 8272784i bk1: 660a 8272073i bk2: 564a 8272850i bk3: 588a 8272480i bk4: 600a 8273312i bk5: 644a 8272252i bk6: 556a 8273382i bk7: 620a 8272792i bk8: 672a 8271969i bk9: 696a 8271245i bk10: 668a 8271800i bk11: 664a 8272123i bk12: 556a 8273210i bk13: 624a 8272659i bk14: 628a 8273098i bk15: 604a 8272778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00393737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262708 n_act=1626 n_pre=1610 n_req=3515 n_rd=10176 n_write=1241 bw_util=0.002759
n_activity=80742 dram_eff=0.2828
bk0: 652a 8272434i bk1: 616a 8272496i bk2: 556a 8273495i bk3: 628a 8272888i bk4: 608a 8273165i bk5: 656a 8272721i bk6: 636a 8272795i bk7: 632a 8272696i bk8: 628a 8272623i bk9: 736a 8270866i bk10: 652a 8272335i bk11: 704a 8271667i bk12: 588a 8273220i bk13: 656a 8272810i bk14: 624a 8273275i bk15: 604a 8273138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00335276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262707 n_act=1610 n_pre=1594 n_req=3539 n_rd=10156 n_write=1294 bw_util=0.002767
n_activity=79015 dram_eff=0.2898
bk0: 700a 8271901i bk1: 556a 8272840i bk2: 660a 8272649i bk3: 600a 8272341i bk4: 668a 8272385i bk5: 568a 8273154i bk6: 644a 8272524i bk7: 564a 8272665i bk8: 712a 8271536i bk9: 672a 8271992i bk10: 728a 8271238i bk11: 680a 8271904i bk12: 604a 8272928i bk13: 600a 8272991i bk14: 568a 8273431i bk15: 632a 8272960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00406663
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8263409 n_act=1533 n_pre=1517 n_req=3363 n_rd=9768 n_write=1134 bw_util=0.002634
n_activity=77086 dram_eff=0.2829
bk0: 600a 8272903i bk1: 516a 8273884i bk2: 584a 8273321i bk3: 600a 8273208i bk4: 564a 8273271i bk5: 636a 8272674i bk6: 620a 8272927i bk7: 580a 8273157i bk8: 600a 8272522i bk9: 620a 8272561i bk10: 624a 8272799i bk11: 644a 8272277i bk12: 656a 8273017i bk13: 608a 8273098i bk14: 644a 8273063i bk15: 672a 8272916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00294804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262818 n_act=1563 n_pre=1547 n_req=3534 n_rd=10160 n_write=1273 bw_util=0.002762
n_activity=77817 dram_eff=0.2938
bk0: 592a 8273080i bk1: 612a 8272998i bk2: 596a 8272856i bk3: 636a 8272531i bk4: 648a 8272422i bk5: 604a 8272488i bk6: 572a 8273075i bk7: 612a 8272215i bk8: 704a 8271933i bk9: 648a 8272196i bk10: 672a 8272363i bk11: 660a 8271302i bk12: 648a 8272460i bk13: 680a 8272283i bk14: 604a 8273265i bk15: 672a 8272406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00390934
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262337 n_act=1647 n_pre=1631 n_req=3631 n_rd=10392 n_write=1354 bw_util=0.002838
n_activity=80946 dram_eff=0.2902
bk0: 680a 8272553i bk1: 688a 8271331i bk2: 636a 8272061i bk3: 644a 8272425i bk4: 552a 8273058i bk5: 556a 8272974i bk6: 680a 8272377i bk7: 652a 8272419i bk8: 692a 8271655i bk9: 692a 8271349i bk10: 720a 8271269i bk11: 696a 8271294i bk12: 612a 8273194i bk13: 656a 8272397i bk14: 596a 8273124i bk15: 640a 8272360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00380629
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262801 n_act=1589 n_pre=1573 n_req=3505 n_rd=10140 n_write=1258 bw_util=0.002754
n_activity=77894 dram_eff=0.2927
bk0: 572a 8272687i bk1: 596a 8272757i bk2: 564a 8273134i bk3: 624a 8272498i bk4: 636a 8272635i bk5: 636a 8271971i bk6: 608a 8272706i bk7: 628a 8272863i bk8: 672a 8272252i bk9: 684a 8272005i bk10: 652a 8272551i bk11: 716a 8271103i bk12: 624a 8272796i bk13: 688a 8271562i bk14: 640a 8272650i bk15: 600a 8272684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00393048
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262534 n_act=1638 n_pre=1622 n_req=3629 n_rd=10220 n_write=1347 bw_util=0.002795
n_activity=80683 dram_eff=0.2867
bk0: 604a 8272696i bk1: 624a 8272453i bk2: 668a 8272230i bk3: 576a 8272649i bk4: 668a 8272250i bk5: 620a 8272416i bk6: 624a 8272545i bk7: 628a 8272361i bk8: 700a 8272377i bk9: 680a 8271684i bk10: 684a 8271698i bk11: 628a 8272412i bk12: 668a 8271986i bk13: 644a 8272485i bk14: 636a 8272902i bk15: 568a 8273454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00384603
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8262874 n_act=1601 n_pre=1585 n_req=3483 n_rd=10064 n_write=1237 bw_util=0.002731
n_activity=77951 dram_eff=0.29
bk0: 588a 8272777i bk1: 600a 8272646i bk2: 588a 8273069i bk3: 528a 8273293i bk4: 640a 8272423i bk5: 660a 8272465i bk6: 644a 8272538i bk7: 616a 8272417i bk8: 612a 8272498i bk9: 648a 8272042i bk10: 672a 8272017i bk11: 628a 8272368i bk12: 676a 8272083i bk13: 676a 8271890i bk14: 640a 8272755i bk15: 648a 8272457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00358665
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8277361 n_nop=8263239 n_act=1545 n_pre=1529 n_req=3419 n_rd=9836 n_write=1212 bw_util=0.002669
n_activity=76085 dram_eff=0.2904
bk0: 580a 8273166i bk1: 576a 8272929i bk2: 560a 8273367i bk3: 604a 8272747i bk4: 596a 8272616i bk5: 556a 8273148i bk6: 628a 8272808i bk7: 652a 8272609i bk8: 676a 8272083i bk9: 664a 8272016i bk10: 636a 8272584i bk11: 652a 8272319i bk12: 596a 8273114i bk13: 640a 8272615i bk14: 628a 8272722i bk15: 592a 8272853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00312225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1214, Miss_rate = 0.068, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1261, Miss_rate = 0.070, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1216, Miss_rate = 0.068, Pending_hits = 616, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1275, Miss_rate = 0.071, Pending_hits = 629, Reservation_fails = 2
L2_cache_bank[4]: Access = 17836, Miss = 1236, Miss_rate = 0.069, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1308, Miss_rate = 0.071, Pending_hits = 621, Reservation_fails = 1
L2_cache_bank[6]: Access = 18466, Miss = 1321, Miss_rate = 0.072, Pending_hits = 643, Reservation_fails = 1
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 607, Reservation_fails = 2
L2_cache_bank[8]: Access = 17847, Miss = 1223, Miss_rate = 0.069, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[9]: Access = 17963, Miss = 1219, Miss_rate = 0.068, Pending_hits = 625, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1259, Miss_rate = 0.069, Pending_hits = 626, Reservation_fails = 1
L2_cache_bank[11]: Access = 18430, Miss = 1281, Miss_rate = 0.070, Pending_hits = 656, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1292, Miss_rate = 0.071, Pending_hits = 655, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1306, Miss_rate = 0.071, Pending_hits = 643, Reservation_fails = 2
L2_cache_bank[14]: Access = 18022, Miss = 1242, Miss_rate = 0.069, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1293, Miss_rate = 0.071, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1313, Miss_rate = 0.042, Pending_hits = 716, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1242, Miss_rate = 0.070, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[18]: Access = 18062, Miss = 1265, Miss_rate = 0.070, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1251, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 2
L2_cache_bank[20]: Access = 17795, Miss = 1225, Miss_rate = 0.069, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1234, Miss_rate = 0.068, Pending_hits = 618, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27694
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 13788
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115973
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 77.3867
	minimum = 6
	maximum = 686
Network latency average = 41.9085
	minimum = 6
	maximum = 436
Slowest packet = 743153
Flit latency average = 50.6292
	minimum = 6
	maximum = 435
Slowest flit = 1140921
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0163198
	minimum = 0.013429 (at node 21)
	maximum = 0.0957793 (at node 44)
Accepted packet rate average = 0.0163198
	minimum = 0.013429 (at node 21)
	maximum = 0.0957793 (at node 44)
Injected flit rate average = 0.0244796
	minimum = 0.0185111 (at node 46)
	maximum = 0.0995883 (at node 44)
Accepted flit rate average= 0.0244796
	minimum = 0.0162216 (at node 21)
	maximum = 0.18775 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3985 (12 samples)
	minimum = 6 (12 samples)
	maximum = 179.583 (12 samples)
Network latency average = 14.1332 (12 samples)
	minimum = 6 (12 samples)
	maximum = 124.5 (12 samples)
Flit latency average = 15.0167 (12 samples)
	minimum = 6 (12 samples)
	maximum = 123.667 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0233262 (12 samples)
	minimum = 0.0189977 (12 samples)
	maximum = 0.0641958 (12 samples)
Accepted packet rate average = 0.0233262 (12 samples)
	minimum = 0.0189977 (12 samples)
	maximum = 0.0641958 (12 samples)
Injected flit rate average = 0.0350365 (12 samples)
	minimum = 0.023169 (12 samples)
	maximum = 0.0846402 (12 samples)
Accepted flit rate average = 0.0350365 (12 samples)
	minimum = 0.0263622 (12 samples)
	maximum = 0.113721 (12 samples)
Injected packet size average = 1.50202 (12 samples)
Accepted packet size average = 1.50202 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 34 sec (3754 sec)
gpgpu_simulation_rate = 15393 (inst/sec)
gpgpu_simulation_rate = 1905 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 2604950
gpu_sim_insn = 8878634
gpu_ipc =       3.4084
gpu_tot_sim_cycle = 9983612
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       6.6774
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 157352
gpu_stall_icnt2sh    = 681189
partiton_reqs_in_parallel = 57151820
partiton_reqs_in_parallel_total    = 98070096
partiton_level_parallism =      21.9397
partiton_level_parallism_total  =      15.5477
partiton_reqs_in_parallel_util = 57151820
partiton_reqs_in_parallel_util_total    = 98070096
gpu_sim_cycle_parition_util = 2604849
gpu_tot_sim_cycle_parition_util    = 4457744
partiton_level_parallism_util =      21.9405
partiton_level_parallism_util_total  =      21.9780
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      31.4026 GB/Sec
L2_BW_total  =      12.0863 GB/Sec
gpu_total_sim_rate=9870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3512, 2904, 2877, 3365, 3641, 3433, 3172, 3428, 3235, 3071, 3141, 3612, 3388, 2789, 3309, 3670, 3490, 3353, 3114, 2961, 3961, 3392, 3570, 2566, 3483, 3387, 3618, 3153, 3461, 3583, 3296, 3871, 2765, 2235, 2517, 2584, 2576, 3245, 2830, 2586, 2702, 3329, 2414, 2873, 2900, 2543, 2516, 2410, 2850, 3001, 2381, 2375, 2354, 2763, 2864, 2953, 2827, 2744, 2454, 2414, 2720, 2892, 2998, 2748, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1347686
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1338192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4608
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1583174	W0_Idle:166883972	W0_Scoreboard:218282678	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1360 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 3367 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 9983574 
mrq_lat_table:56373 	1373 	1546 	13036 	4389 	2475 	3028 	4701 	6322 	2940 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1158882 	74276 	11393 	2971 	1166 	690 	3599 	3138 	2045 	2783 	4646 	7293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	837153 	78161 	135167 	54796 	108676 	32039 	1302 	233 	165 	1170 	698 	3586 	3146 	2025 	2783 	4662 	7277 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	612627 	130394 	117133 	12997 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	128689 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8267 	124 	18 	46 	102 	181 	395 	580 	619 	137 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        21        25        23        26        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        43        41        32        36        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        35        42        29        26        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        41        19        30        37        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        25        21        35        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        40        19        31        25        18        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        24        33        47        37        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        24        27        23        22        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        29        28        25        28        43        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        36        29        22        19        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        35        30        29        32        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    245457    569195    582057    568988    471074    657136    209191    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.149606  2.224409  2.364486  2.435185  2.515464  2.368421  2.410959  2.347418  2.259912  2.319149  2.196653  2.297071  2.348739  2.360784  2.114815  2.295019 
dram[1]:  2.228464  2.104478  2.160173  2.295652  2.339806  2.347418  2.349057  2.439462  2.380753  2.350211  2.345133  2.502242  2.289474  2.186508  2.526549  2.436214 
dram[2]:  2.081481  2.088000  2.292238  2.459091  2.273973  2.292683  2.170940  2.291139  2.343891  2.189394  2.200000  2.291971  2.314286  2.352273  2.273809  2.350194 
dram[3]:  2.156489  2.074074  2.396396  2.303738  2.337553  2.465000  2.370536  2.227642  2.607143  2.390863  2.289062  2.327801  2.176030  2.315789  2.374485  2.334646 
dram[4]:  2.244000  2.334802  2.279476  2.392523  2.361502  2.259414  2.338164  2.625000  2.352679  2.418605  2.268000  2.379310  2.475556  2.184615  2.386179  2.347826 
dram[5]:  2.233607  2.181070  2.307692  2.467290  2.478873  2.333333  2.376744  2.442478  2.308943  2.360360  2.361233  2.317992  2.300411  2.464602  2.411765  2.337121 
dram[6]:  2.257262  2.265385  2.317797  2.442396  2.274510  2.397129  2.350211  2.409091  2.345528  2.293388  2.410569  2.341366  2.265306  2.238636  2.179775  2.240741 
dram[7]:  2.180617  2.207843  2.283333  2.258772  2.211454  2.365217  2.296610  2.523365  2.284483  2.486842  2.381818  2.400810  2.329268  2.403922  2.339483  2.327660 
dram[8]:  2.232365  2.311688  2.281512  2.398148  2.200855  2.434146  2.380734  2.347280  2.327731  2.232365  2.274510  2.254167  2.676000  2.313725  2.368201  2.344398 
dram[9]:  2.164706  2.318725  2.312500  2.128440  2.276596  2.422018  2.623256  2.333333  2.402844  2.279167  2.172414  2.239130  2.379747  2.325397  2.252830  2.398305 
dram[10]:  2.477273  2.213439  2.292453  2.514019  2.448781  2.416667  2.318386  2.358974  2.286290  2.300813  2.353909  2.334884  2.234043  2.241107  2.303846  2.329502 
average row locality = 96297/41494 = 2.320745
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       408       414       392       409       383       421       407       399       383       408       390       393       421       441       415       436 
dram[1]:       436       429       393       406       386       390       383       409       407       393       384       403       389       407       425       428 
dram[2]:       425       397       388       420       399       428       402       420       380       413       395       440       412       449       421       438 
dram[3]:       430       389       421       390       431       390       408       411       412       363       420       406       426       421       422       432 
dram[4]:       427       399       399       409       391       415       379       394       384       384       407       402       413       414       435       434 
dram[5]:       416       407       403       407       415       395       398       417       412       383       387       393       415       421       419       449 
dram[6]:       431       450       420       408       370       387       431       446       410       404       422       422       415       433       423       436 
dram[7]:       380       417       421       395       404       427       409       413       395       415       388       417       426       435       457       406 
dram[8]:       411       418       420       408       401       387       395       427       406       392       408       387       428       429       424       412 
dram[9]:       419       427       382       365       410       412       426       415       363       395       412       385       420       424       439       412 
dram[10]:       413       419       383       420       396       384       408       424       394       418       405       365       392       416       425       438 
total reads: 72082
bank skew: 457/363 = 1.26
chip skew: 6708/6468 = 1.04
number of total write accesses:
dram[0]:       138       151       114       117       105       119       121       101       130       137       135       156       138       161       156       163 
dram[1]:       159       135       106       122        96       110       115       135       162       164       146       155       133       144       146       164 
dram[2]:       137       125       114       121        99       136       106       123       138       165       144       188       155       172       152       166 
dram[3]:       135       115       111       103       123       103       123       137       172       108       166       155       155       151       155       161 
dram[4]:       134       131       123       103       112       125       105       131       143       136       160       150       144       154       152       160 
dram[5]:       129       123       107       121       113       123       113       135       156       141       149       161       144       136       155       168 
dram[6]:       113       139       127       122        94       114       126       137       167       151       171       161       140       158       159       169 
dram[7]:       115       146       127       120        98       117       133       127       135       152       136       176       147       178       177       141 
dram[8]:       127       116       123       110       114       112       124       134       148       146       172       154       241       161       142       153 
dram[9]:       133       155        99        99       125       116       138       117       144       152       155       130       144       162       158       154 
dram[10]:       132       141       103       118       106       109       109       128       173       148       167       137       133       151       174       170 
total reads: 24215
bank skew: 241/94 = 2.56
chip skew: 2277/2142 = 1.06
average mf latency per bank:
dram[0]:      41832     45865     53289     48696     52067     58430     38554     44636     47033     44402     45734     45235     44730     39997     41563     44730
dram[1]:      43152     42134     48257     51982     59157     50435     39907     36427     44458     32264     50368     48432     45670     38942     40458     43647
dram[2]:      42584     42211     50479     52482     66120     44794     38389     37225     49066     39411     47680     42049     46657     43661     45600     42320
dram[3]:      39097     43129     43855     45013     49964     53386     37713     46732     41399     44520     41027     49228     40113     42295     37002     40170
dram[4]:      47840     46080     47108     54960     59863     48619     38545     34747     54468     43341     42059     42719     44541     41301     38162     35109
dram[5]:      47592     49931     47804     47623     50816     45899     38747     36670     45184     42207     37354     38645     40229     45145     40603     35919
dram[6]:      50395     51957     44538     43094     59522     49400     36879     39995     41550     39156     35806     45141     47578     44397     41779     39246
dram[7]:      47046     45031     48416     45985     56113     59602     35954     41180     42028     47739     45825     37950     44514     39301     38693     36875
dram[8]:      48634     45363     40129     51205     54526     52446     39734     40853     45667     46216     45293     42817     48873     37849     42247     34071
dram[9]:      49955     45019     52589     53324     54211     51590     38404     42959     50103     42454     43060     48448     41859     36438     40895     41115
dram[10]:      49564     44520     51594     49465     58813     49094     41181     37802     41593     46939     43083     39370     40353     43275     35388     35309
maximum mf latency per bank:
dram[0]:     440045    440055    476514    476491    453067    453075    463446    463451    471268    471296    481699    481710    481710    463470    450477    471285
dram[1]:     440045    440056    476512    479102    453068    450437    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     440057    429623    479102    479121    450438    447758    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     432187    440049    479105    479106    450464    450451    466076    466079    473917    466109    460851    481677    481715    481728    453041    468716
dram[4]:     437484    431067    476511    479103    453068    453070    460837    460838    473918    471320    458247    481698    481715    484315    468704    453057
dram[5]:     440059    432204    479124    476513    453069    453087    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     437425    440049    479110    479110    453036    453050    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     440057    440060    479111    479131    450429    450439    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     440055    440053    479096    476514    450436    453067    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     440050    440052    476515    476514    453068    450440    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     440054    440045    479083    479099    450449    453084    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13076199 n_act=3757 n_pre=3741 n_req=8662 n_rd=26080 n_write=4593 bw_util=0.004678
n_activity=171531 dram_eff=0.3576
bk0: 1632a 13090868i bk1: 1656a 13088955i bk2: 1568a 13094775i bk3: 1636a 13093632i bk4: 1532a 13094875i bk5: 1684a 13091677i bk6: 1628a 13093464i bk7: 1596a 13094518i bk8: 1532a 13093250i bk9: 1632a 13092500i bk10: 1560a 13092225i bk11: 1572a 13091171i bk12: 1684a 13091511i bk13: 1764a 13089982i bk14: 1660a 13090676i bk15: 1744a 13089954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0751011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13076369 n_act=3724 n_pre=3708 n_req=8660 n_rd=25872 n_write=4697 bw_util=0.004662
n_activity=169229 dram_eff=0.3613
bk0: 1744a 13089302i bk1: 1716a 13089443i bk2: 1572a 13093222i bk3: 1624a 13092183i bk4: 1544a 13094706i bk5: 1560a 13092657i bk6: 1532a 13095366i bk7: 1636a 13092928i bk8: 1628a 13091616i bk9: 1572a 13092517i bk10: 1536a 13093388i bk11: 1612a 13091557i bk12: 1556a 13090738i bk13: 1628a 13090456i bk14: 1700a 13091207i bk15: 1712a 13089013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0749699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13075253 n_act=3917 n_pre=3901 n_req=8868 n_rd=26508 n_write=4791 bw_util=0.004773
n_activity=176252 dram_eff=0.3552
bk0: 1700a 13091197i bk1: 1588a 13090317i bk2: 1552a 13093777i bk3: 1680a 13093588i bk4: 1596a 13093422i bk5: 1712a 13091358i bk6: 1608a 13093803i bk7: 1680a 13092072i bk8: 1520a 13093731i bk9: 1652a 13090708i bk10: 1580a 13092392i bk11: 1760a 13089202i bk12: 1648a 13091170i bk13: 1796a 13090156i bk14: 1684a 13092888i bk15: 1752a 13089160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0747382
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13075926 n_act=3777 n_pre=3761 n_req=8745 n_rd=26288 n_write=4618 bw_util=0.004713
n_activity=171941 dram_eff=0.3595
bk0: 1720a 13091353i bk1: 1556a 13092127i bk2: 1684a 13093934i bk3: 1560a 13094572i bk4: 1724a 13091892i bk5: 1560a 13093187i bk6: 1632a 13092672i bk7: 1644a 13091336i bk8: 1648a 13091774i bk9: 1452a 13095592i bk10: 1680a 13092348i bk11: 1624a 13092080i bk12: 1704a 13090563i bk13: 1684a 13089675i bk14: 1688a 13090855i bk15: 1728a 13088650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0742597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13076454 n_act=3684 n_pre=3668 n_req=8649 n_rd=25944 n_write=4620 bw_util=0.004661
n_activity=170184 dram_eff=0.3592
bk0: 1708a 13091125i bk1: 1596a 13091509i bk2: 1596a 13093966i bk3: 1636a 13096026i bk4: 1564a 13093102i bk5: 1660a 13091938i bk6: 1516a 13093271i bk7: 1576a 13093251i bk8: 1536a 13095527i bk9: 1536a 13092992i bk10: 1628a 13090834i bk11: 1608a 13092032i bk12: 1652a 13090494i bk13: 1656a 13090065i bk14: 1740a 13089947i bk15: 1736a 13089179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0766783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13076233 n_act=3703 n_pre=3687 n_req=8711 n_rd=26148 n_write=4599 bw_util=0.004689
n_activity=168461 dram_eff=0.365
bk0: 1664a 13093316i bk1: 1628a 13091383i bk2: 1612a 13093491i bk3: 1628a 13092601i bk4: 1660a 13090921i bk5: 1580a 13091221i bk6: 1592a 13092860i bk7: 1668a 13091211i bk8: 1648a 13091484i bk9: 1532a 13093927i bk10: 1548a 13091081i bk11: 1572a 13089745i bk12: 1660a 13091748i bk13: 1684a 13091355i bk14: 1676a 13090332i bk15: 1796a 13088822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0757195
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13074994 n_act=3875 n_pre=3859 n_req=8956 n_rd=26832 n_write=4810 bw_util=0.004826
n_activity=175080 dram_eff=0.3615
bk0: 1724a 13093500i bk1: 1800a 13090429i bk2: 1680a 13091648i bk3: 1632a 13092350i bk4: 1480a 13094305i bk5: 1548a 13093502i bk6: 1724a 13093145i bk7: 1784a 13090230i bk8: 1640a 13091469i bk9: 1616a 13092254i bk10: 1688a 13091763i bk11: 1688a 13089344i bk12: 1660a 13091692i bk13: 1732a 13089835i bk14: 1692a 13089422i bk15: 1744a 13087920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0777635
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13075609 n_act=3791 n_pre=3775 n_req=8830 n_rd=26420 n_write=4775 bw_util=0.004757
n_activity=171436 dram_eff=0.3639
bk0: 1520a 13093350i bk1: 1668a 13090450i bk2: 1684a 13091896i bk3: 1580a 13092855i bk4: 1616a 13093424i bk5: 1708a 13090464i bk6: 1636a 13091368i bk7: 1652a 13091798i bk8: 1580a 13093042i bk9: 1660a 13091825i bk10: 1552a 13093553i bk11: 1668a 13088947i bk12: 1704a 13089302i bk13: 1740a 13088731i bk14: 1828a 13088708i bk15: 1624a 13090504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0778387
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13075872 n_act=3781 n_pre=3765 n_req=8830 n_rd=26212 n_write=4740 bw_util=0.00472
n_activity=171984 dram_eff=0.3599
bk0: 1644a 13091328i bk1: 1672a 13091890i bk2: 1680a 13091308i bk3: 1632a 13092380i bk4: 1604a 13092739i bk5: 1548a 13092565i bk6: 1580a 13094421i bk7: 1708a 13089905i bk8: 1624a 13091120i bk9: 1568a 13090989i bk10: 1632a 13091104i bk11: 1548a 13091005i bk12: 1712a 13089269i bk13: 1716a 13089413i bk14: 1696a 13091202i bk15: 1648a 13090438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0767669
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13076171 n_act=3760 n_pre=3744 n_req=8687 n_rd=26024 n_write=4671 bw_util=0.004681
n_activity=170507 dram_eff=0.36
bk0: 1676a 13092155i bk1: 1708a 13090742i bk2: 1528a 13096025i bk3: 1460a 13095529i bk4: 1640a 13093915i bk5: 1648a 13094597i bk6: 1704a 13093123i bk7: 1660a 13092235i bk8: 1452a 13094440i bk9: 1580a 13092009i bk10: 1648a 13090627i bk11: 1540a 13091276i bk12: 1680a 13092038i bk13: 1696a 13088803i bk14: 1756a 13090616i bk15: 1648a 13089435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.07342
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13114370 n_nop=13076248 n_act=3726 n_pre=3710 n_req=8699 n_rd=26000 n_write=4686 bw_util=0.00468
n_activity=168674 dram_eff=0.3638
bk0: 1652a 13091669i bk1: 1676a 13090473i bk2: 1532a 13094573i bk3: 1680a 13093133i bk4: 1584a 13093179i bk5: 1536a 13092923i bk6: 1632a 13094541i bk7: 1696a 13090850i bk8: 1576a 13092006i bk9: 1672a 13091222i bk10: 1620a 13092233i bk11: 1460a 13093918i bk12: 1568a 13091921i bk13: 1664a 13090412i bk14: 1700a 13088833i bk15: 1752a 13089022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.077466

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3199, Miss_rate = 0.056, Pending_hits = 758, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3321, Miss_rate = 0.058, Pending_hits = 741, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3203, Miss_rate = 0.056, Pending_hits = 747, Reservation_fails = 0
L2_cache_bank[3]: Access = 57114, Miss = 3265, Miss_rate = 0.057, Pending_hits = 746, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3222, Miss_rate = 0.057, Pending_hits = 739, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3405, Miss_rate = 0.059, Pending_hits = 762, Reservation_fails = 1
L2_cache_bank[6]: Access = 57935, Miss = 3370, Miss_rate = 0.058, Pending_hits = 770, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3202, Miss_rate = 0.056, Pending_hits = 747, Reservation_fails = 3
L2_cache_bank[8]: Access = 57418, Miss = 3235, Miss_rate = 0.056, Pending_hits = 751, Reservation_fails = 0
L2_cache_bank[9]: Access = 57604, Miss = 3251, Miss_rate = 0.056, Pending_hits = 751, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3265, Miss_rate = 0.057, Pending_hits = 747, Reservation_fails = 3
L2_cache_bank[11]: Access = 57727, Miss = 3272, Miss_rate = 0.057, Pending_hits = 776, Reservation_fails = 0
L2_cache_bank[12]: Access = 57590, Miss = 3322, Miss_rate = 0.058, Pending_hits = 778, Reservation_fails = 0
L2_cache_bank[13]: Access = 58054, Miss = 3386, Miss_rate = 0.058, Pending_hits = 763, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3280, Miss_rate = 0.057, Pending_hits = 725, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3325, Miss_rate = 0.058, Pending_hits = 746, Reservation_fails = 0
L2_cache_bank[16]: Access = 70240, Miss = 3293, Miss_rate = 0.047, Pending_hits = 840, Reservation_fails = 2
L2_cache_bank[17]: Access = 56879, Miss = 3260, Miss_rate = 0.057, Pending_hits = 725, Reservation_fails = 0
L2_cache_bank[18]: Access = 56869, Miss = 3271, Miss_rate = 0.058, Pending_hits = 726, Reservation_fails = 0
L2_cache_bank[19]: Access = 56598, Miss = 3235, Miss_rate = 0.057, Pending_hits = 720, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3216, Miss_rate = 0.057, Pending_hits = 741, Reservation_fails = 0
L2_cache_bank[21]: Access = 57158, Miss = 3284, Miss_rate = 0.057, Pending_hits = 734, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 72082
L2_total_cache_miss_rate = 0.0566
L2_total_cache_pending_hits = 16533
L2_total_cache_reservation_fails = 20
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 384441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.9805
	minimum = 6
	maximum = 681
Network latency average = 16.3974
	minimum = 6
	maximum = 673
Slowest packet = 1205993
Flit latency average = 14.7618
	minimum = 6
	maximum = 673
Slowest flit = 1902678
Fragmentation average = 0.0179019
	minimum = 0
	maximum = 416
Injected packet rate average = 0.00662615
	minimum = 0.00535865 (at node 21)
	maximum = 0.00761339 (at node 41)
Accepted packet rate average = 0.00662615
	minimum = 0.00535865 (at node 21)
	maximum = 0.00761339 (at node 41)
Injected flit rate average = 0.0111682
	minimum = 0.0070439 (at node 21)
	maximum = 0.0157993 (at node 37)
Accepted flit rate average= 0.0111682
	minimum = 0.00980595 (at node 46)
	maximum = 0.013048 (at node 3)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.674 (13 samples)
	minimum = 6 (13 samples)
	maximum = 218.154 (13 samples)
Network latency average = 14.3074 (13 samples)
	minimum = 6 (13 samples)
	maximum = 166.692 (13 samples)
Flit latency average = 14.9971 (13 samples)
	minimum = 6 (13 samples)
	maximum = 165.923 (13 samples)
Fragmentation average = 0.00137707 (13 samples)
	minimum = 0 (13 samples)
	maximum = 32 (13 samples)
Injected packet rate average = 0.0220416 (13 samples)
	minimum = 0.0179485 (13 samples)
	maximum = 0.0598433 (13 samples)
Accepted packet rate average = 0.0220416 (13 samples)
	minimum = 0.0179485 (13 samples)
	maximum = 0.0598433 (13 samples)
Injected flit rate average = 0.0332004 (13 samples)
	minimum = 0.0219286 (13 samples)
	maximum = 0.0793448 (13 samples)
Accepted flit rate average = 0.0332004 (13 samples)
	minimum = 0.0250886 (13 samples)
	maximum = 0.105977 (13 samples)
Injected packet size average = 1.50627 (13 samples)
Accepted packet size average = 1.50627 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 34 sec (6754 sec)
gpgpu_simulation_rate = 9870 (inst/sec)
gpgpu_simulation_rate = 1478 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 49008
gpu_sim_insn = 5472444
gpu_ipc =     111.6643
gpu_tot_sim_cycle = 10254770
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       7.0345
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 157478
gpu_stall_icnt2sh    = 681368
partiton_reqs_in_parallel = 1078050
partiton_reqs_in_parallel_total    = 155221916
partiton_level_parallism =      21.9974
partiton_level_parallism_total  =      15.2417
partiton_reqs_in_parallel_util = 1078050
partiton_reqs_in_parallel_util_total    = 155221916
gpu_sim_cycle_parition_util = 49008
gpu_tot_sim_cycle_parition_util    = 7062593
partiton_level_parallism_util =      21.9974
partiton_level_parallism_util_total  =      21.9782
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =      79.0157 GB/Sec
L2_BW_total  =      12.1443 GB/Sec
gpu_total_sim_rate=10523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3692, 3084, 3057, 3545, 3821, 3613, 3352, 3608, 3415, 3251, 3321, 3792, 3568, 2969, 3489, 3850, 3670, 3533, 3294, 3141, 4141, 3572, 3750, 2746, 3663, 3567, 3798, 3333, 3641, 3763, 3476, 4051, 2909, 2379, 2661, 2728, 2720, 3389, 2974, 2730, 2846, 3473, 2558, 3017, 3044, 2687, 2660, 2554, 2994, 3145, 2525, 2519, 2498, 2907, 3008, 3097, 2971, 2888, 2598, 2558, 2864, 3036, 3142, 2892, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 1652257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1641813
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5558
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2081126	W0_Idle:168875973	W0_Scoreboard:218338999	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1360 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 3294 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 10254769 
mrq_lat_table:59374 	1440 	1757 	14175 	5210 	3142 	3188 	4702 	6322 	2940 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1191499 	80634 	11446 	3052 	1297 	896 	3994 	3984 	2213 	2783 	4646 	7293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	841607 	79667 	136451 	61366 	129029 	36648 	1532 	283 	222 	1301 	901 	4002 	3993 	2170 	2783 	4662 	7277 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	619846 	131331 	117148 	12997 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	161373 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8297 	125 	19 	46 	102 	183 	400 	587 	619 	137 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        39        16        16        16        16        16        16        21        30        23        26        16        35        16        16 
dram[1]:        16        16        16        16        16        16        17        16        43        50        32        36        40        23        16        16 
dram[2]:        16        16        16        16        16        16        16        16        35        50        29        26        16        16        16        16 
dram[3]:        16        26        16        16        17        16        16        16        41        25        30        50        16        16        16        21 
dram[4]:        38        16        16        18        16        16        16        16        35        50        21        35        17        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        50        50        31        25        18        20        16        30 
dram[6]:        16        16        16        16        16        16        17        16        40        50        47        37        16        16        16        16 
dram[7]:        27        16        16        16        16        15        16        16        24        50        23        22        16        16        30        32 
dram[8]:        26        42        16        16        15        15        17        16        50        28        38        28        84        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        55        29        22        19        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        35        55        68        32        16        16        16        16 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    206112    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    245457    569195    582057    568988    471074    657136    209191    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.317647  2.363281  2.422018  2.486238  2.515464  2.362445  2.404546  2.347418  2.469298  2.504202  2.479167  2.579167  2.510460  2.507752  2.273063  2.469466 
dram[1]:  2.362963  2.275093  2.237069  2.367965  2.339806  2.347418  2.349057  2.439462  2.579167  2.543933  2.643172  2.783186  2.458874  2.315175  2.713656  2.606557 
dram[2]:  2.247232  2.258964  2.381818  2.536364  2.273973  2.292683  2.170940  2.285714  2.558558  2.364662  2.467480  2.530909  2.467742  2.505660  2.438735  2.515504 
dram[3]:  2.307985  2.243902  2.466368  2.376744  2.337553  2.465000  2.364444  2.227642  2.817778  2.601990  2.528958  2.581967  2.335821  2.483871  2.540984  2.471042 
dram[4]:  2.395257  2.491304  2.365217  2.458333  2.355140  2.259414  2.338164  2.625000  2.539474  2.631336  2.529881  2.660944  2.649123  2.348659  2.546559  2.511811 
dram[5]:  2.383673  2.352459  2.382883  2.546729  2.471963  2.333333  2.376744  2.442478  2.495968  2.566964  2.649123  2.591667  2.471312  2.637555  2.573222  2.494382 
dram[6]:  2.413934  2.425287  2.354167  2.502283  2.262136  2.390476  2.350211  2.403292  2.522088  2.477551  2.676113  2.604000  2.434959  2.392453  2.332090  2.391144 
dram[7]:  2.339130  2.367188  2.330579  2.321739  2.210526  2.359307  2.295359  2.523365  2.472340  2.686956  2.678733  2.648000  2.489879  2.558594  2.463504  2.495798 
dram[8]:  2.378601  2.474359  2.330544  2.470046  2.195745  2.432039  2.380734  2.347280  2.520833  2.429752  2.509653  2.526971  3.133858  2.480469  2.537500  2.487705 
dram[9]:  2.335938  2.488095  2.368421  2.200913  2.276596  2.422018  2.615741  2.327511  2.643193  2.497925  2.423664  2.523809  2.554622  2.494071  2.417293  2.569620 
dram[10]:  2.635135  2.385827  2.370892  2.564815  2.441748  2.416667  2.312500  2.353191  2.497992  2.508065  2.616327  2.638889  2.411017  2.401575  2.463602  2.496183 
average row locality = 102364/41737 = 2.452596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       428       399       415       383       421       407       399       393       418       406       409       437       457       431       452 
dram[1]:       452       445       400       413       386       390       383       409       417       403       400       419       405       423       441       444 
dram[2]:       441       413       395       426       399       428       402       420       390       423       411       456       428       465       437       454 
dram[3]:       445       405       427       396       431       390       408       411       422       373       436       422       442       437       438       448 
dram[4]:       443       414       406       415       391       415       379       394       394       394       423       418       429       430       451       450 
dram[5]:       431       423       409       413       415       395       398       417       422       393       403       409       431       437       435       465 
dram[6]:       447       466       426       414       370       387       431       446       420       414       438       438       431       449       439       452 
dram[7]:       396       433       427       401       404       427       409       413       405       425       404       433       442       451       473       422 
dram[8]:       426       433       425       414       401       387       395       427       416       402       424       403       445       445       440       428 
dram[9]:       435       443       386       371       410       412       426       415       374       406       428       401       436       440       455       428 
dram[10]:       426       435       389       425       396       384       408       424       405       429       421       381       408       432       441       454 
total reads: 73838
bank skew: 473/370 = 1.28
chip skew: 6868/6630 = 1.04
number of total write accesses:
dram[0]:       167       177       129       127       105       120       122       101       170       178       189       210       163       190       185       195 
dram[1]:       186       167       119       134        96       110       115       135       202       205       200       210       163       172       175       192 
dram[2]:       168       154       129       132        99       136       106       124       178       206       196       240       184       199       180       195 
dram[3]:       162       147       123       115       123       103       124       137       212       150       219       208       184       179       182       192 
dram[4]:       163       159       138       116       113       125       105       131       185       177       212       202       175       183       178       188 
dram[5]:       153       151       120       132       114       123       113       135       197       182       201       213       172       167       180       201 
dram[6]:       142       167       139       134        96       115       126       138       208       193       223       213       168       185       186       196 
dram[7]:       142       173       137       133       100       118       135       127       176       193       188       229       173       204       202       172 
dram[8]:       152       146       132       122       115       114       124       134       189       186       226       206       351       190       169       179 
dram[9]:       163       184       109       111       125       116       139       118       189       196       207       182       172       191       188       181 
dram[10]:       159       171       116       129       107       109       110       129       217       193       220       189       161       178       202       200 
total reads: 28526
bank skew: 351/96 = 3.66
chip skew: 2735/2528 = 1.08
average mf latency per bank:
dram[0]:      38699     42881     51119     47307     52136     58384     38547     44708     43617     41314     42472     42137     41742     37280     38593     41472
dram[1]:      40293     38879     46448     50225     59226     50501     39978     36492     41575     30270     46583     44950     42044     36132     37568     40691
dram[2]:      39347     38914     48410     50931     66189     44856     38461     37224     45486     36872     44195     39550     43292     40894     42415     39449
dram[3]:      36442     39434     42468     43478     50027     53457     37709     46795     38824     40918     38399     45580     37296     39342     34499     37281
dram[4]:      44337     42675     45257     53047     59812     48683     38619     34815     50328     40222     39314     39823     41144     38337     35678     32751
dram[5]:      44467     46160     46148     46194     50785     45965     38817     36734     42160     39206     35014     36217     37360     41700     37961     33336
dram[6]:      46598     48395     43172     41735     59337     49369     36942     39987     38832     36467     33820     42141     44154     41454     38970     36707
dram[7]:      43343     41886     47094     44405     55961     59555     35891     41247     39121     44521     42454     35672     41547     36848     36407     34027
dram[8]:      45331     41896     39184     49544     54496     52310     39814     40924     42600     43075     42157     39878     43551     35242     39344     31787
dram[9]:      46164     41839     51158     51392     54281     51660     38402     42951     45979     39371     40307     44813     38901     33906     38034     38276
dram[10]:      46226     41190     49708     48084     58776     49172     41173     37797     38690     43473     40250     36684     37305     40291     33028     32886
maximum mf latency per bank:
dram[0]:     440045    440055    476514    476491    453067    453075    463446    463451    471268    471296    481699    481710    481710    463470    450477    471285
dram[1]:     440045    440056    476512    479102    453068    450437    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     440057    429623    479102    479121    450438    447758    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     432187    440049    479105    479106    450464    450451    466076    466079    473917    466109    460851    481677    481715    481728    453041    468716
dram[4]:     437484    431067    476511    479103    453068    453070    460837    460838    473918    471320    458247    481698    481715    484315    468704    453057
dram[5]:     440059    432204    479124    476513    453069    453087    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     437425    440049    479110    479110    453036    453050    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     440057    440060    479111    479131    450429    450439    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     440055    440053    479096    476514    450436    453067    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     440050    440052    476515    476514    453068    450440    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     440054    440045    479083    479099    450449    453084    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13166103 n_act=3780 n_pre=3764 n_req=9207 n_rd=26716 n_write=5006 bw_util=0.004804
n_activity=176785 dram_eff=0.3589
bk0: 1696a 13181329i bk1: 1712a 13179535i bk2: 1596a 13185444i bk3: 1660a 13184411i bk4: 1532a 13185869i bk5: 1684a 13182638i bk6: 1628a 13184427i bk7: 1596a 13185514i bk8: 1572a 13183792i bk9: 1672a 13182938i bk10: 1624a 13182367i bk11: 1636a 13181297i bk12: 1748a 13181877i bk13: 1828a 13180309i bk14: 1724a 13181142i bk15: 1808a 13180424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0755019
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13166258 n_act=3747 n_pre=3731 n_req=9211 n_rd=26520 n_write=5113 bw_util=0.004791
n_activity=174562 dram_eff=0.3624
bk0: 1808a 13179834i bk1: 1780a 13179896i bk2: 1600a 13183997i bk3: 1652a 13182998i bk4: 1544a 13185699i bk5: 1560a 13183652i bk6: 1532a 13186363i bk7: 1636a 13183926i bk8: 1668a 13182112i bk9: 1612a 13182986i bk10: 1600a 13183588i bk11: 1676a 13181645i bk12: 1620a 13181060i bk13: 1692a 13180746i bk14: 1764a 13181648i bk15: 1776a 13179553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0753001
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13165166 n_act=3932 n_pre=3916 n_req=9414 n_rd=27152 n_write=5203 bw_util=0.0049
n_activity=181310 dram_eff=0.3569
bk0: 1764a 13181708i bk1: 1652a 13180827i bk2: 1580a 13184557i bk3: 1704a 13184405i bk4: 1596a 13184416i bk5: 1712a 13182356i bk6: 1608a 13184802i bk7: 1680a 13183039i bk8: 1560a 13184214i bk9: 1692a 13181158i bk10: 1644a 13182520i bk11: 1824a 13179318i bk12: 1712a 13181493i bk13: 1860a 13180602i bk14: 1748a 13183348i bk15: 1816a 13179677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0751124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13165817 n_act=3803 n_pre=3787 n_req=9291 n_rd=26924 n_write=5038 bw_util=0.004841
n_activity=177286 dram_eff=0.3606
bk0: 1780a 13181895i bk1: 1620a 13182543i bk2: 1708a 13184682i bk3: 1584a 13185330i bk4: 1724a 13182888i bk5: 1560a 13184187i bk6: 1632a 13183639i bk7: 1644a 13182338i bk8: 1688a 13182289i bk9: 1492a 13185984i bk10: 1744a 13182440i bk11: 1688a 13182161i bk12: 1768a 13180918i bk13: 1748a 13180085i bk14: 1752a 13181379i bk15: 1792a 13179042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.074757
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13166336 n_act=3708 n_pre=3692 n_req=9196 n_rd=26584 n_write=5049 bw_util=0.004791
n_activity=175658 dram_eff=0.3602
bk0: 1772a 13181583i bk1: 1656a 13181978i bk2: 1624a 13184706i bk3: 1660a 13186763i bk4: 1564a 13184064i bk5: 1660a 13182934i bk6: 1516a 13184269i bk7: 1576a 13184252i bk8: 1576a 13185930i bk9: 1576a 13183429i bk10: 1692a 13181017i bk11: 1672a 13182226i bk12: 1716a 13180859i bk13: 1720a 13180500i bk14: 1804a 13180526i bk15: 1800a 13179760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0770082
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13166153 n_act=3721 n_pre=3705 n_req=9250 n_rd=26784 n_write=5006 bw_util=0.004815
n_activity=173621 dram_eff=0.3662
bk0: 1724a 13183899i bk1: 1692a 13181876i bk2: 1636a 13184232i bk3: 1652a 13183422i bk4: 1660a 13181880i bk5: 1580a 13182218i bk6: 1592a 13183858i bk7: 1668a 13182213i bk8: 1688a 13181946i bk9: 1572a 13184390i bk10: 1612a 13181243i bk11: 1636a 13179893i bk12: 1724a 13182134i bk13: 1748a 13181668i bk14: 1740a 13180872i bk15: 1860a 13179218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0761449
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13164887 n_act=3901 n_pre=3885 n_req=9497 n_rd=27472 n_write=5224 bw_util=0.004952
n_activity=180399 dram_eff=0.3625
bk0: 1788a 13183993i bk1: 1864a 13180954i bk2: 1704a 13182407i bk3: 1656a 13183117i bk4: 1480a 13185188i bk5: 1548a 13184465i bk6: 1724a 13184137i bk7: 1784a 13181192i bk8: 1680a 13181907i bk9: 1656a 13182679i bk10: 1752a 13181955i bk11: 1752a 13179506i bk12: 1724a 13182048i bk13: 1796a 13180230i bk14: 1756a 13179982i bk15: 1808a 13178484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0782154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13165490 n_act=3819 n_pre=3803 n_req=9367 n_rd=27060 n_write=5197 bw_util=0.004885
n_activity=176824 dram_eff=0.3648
bk0: 1584a 13183890i bk1: 1732a 13180988i bk2: 1708a 13182728i bk3: 1604a 13183622i bk4: 1616a 13184363i bk5: 1708a 13181403i bk6: 1636a 13182319i bk7: 1652a 13182794i bk8: 1620a 13183471i bk9: 1700a 13182291i bk10: 1616a 13183733i bk11: 1732a 13179052i bk12: 1768a 13179655i bk13: 1804a 13179149i bk14: 1892a 13179259i bk15: 1688a 13180926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0782764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13165696 n_act=3807 n_pre=3791 n_req=9446 n_rd=26844 n_write=5231 bw_util=0.004858
n_activity=177702 dram_eff=0.361
bk0: 1704a 13181975i bk1: 1732a 13182413i bk2: 1700a 13182166i bk3: 1656a 13183158i bk4: 1604a 13183706i bk5: 1548a 13183520i bk6: 1580a 13185419i bk7: 1708a 13180903i bk8: 1664a 13181611i bk9: 1608a 13181498i bk10: 1696a 13181212i bk11: 1612a 13181190i bk12: 1780a 13179514i bk13: 1780a 13179847i bk14: 1760a 13181853i bk15: 1712a 13180965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0771711
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13166089 n_act=3775 n_pre=3759 n_req=9237 n_rd=26664 n_write=5082 bw_util=0.004808
n_activity=175513 dram_eff=0.3618
bk0: 1740a 13182646i bk1: 1772a 13181213i bk2: 1544a 13186833i bk3: 1484a 13186329i bk4: 1640a 13184911i bk5: 1648a 13185594i bk6: 1704a 13184076i bk7: 1660a 13183203i bk8: 1496a 13184863i bk9: 1624a 13182456i bk10: 1712a 13180832i bk11: 1604a 13181409i bk12: 1744a 13182482i bk13: 1760a 13179202i bk14: 1820a 13181143i bk15: 1712a 13179924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0737963
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13205369 n_nop=13166159 n_act=3745 n_pre=3729 n_req=9248 n_rd=26632 n_write=5104 bw_util=0.004807
n_activity=173736 dram_eff=0.3653
bk0: 1704a 13182221i bk1: 1740a 13180966i bk2: 1556a 13185375i bk3: 1700a 13183896i bk4: 1584a 13184140i bk5: 1536a 13183920i bk6: 1632a 13185488i bk7: 1696a 13181813i bk8: 1620a 13182477i bk9: 1716a 13181640i bk10: 1684a 13182392i bk11: 1524a 13184075i bk12: 1632a 13182330i bk13: 1728a 13180843i bk14: 1764a 13179418i bk15: 1816a 13179486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0777862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3280, Miss_rate = 0.056, Pending_hits = 866, Reservation_fails = 1
L2_cache_bank[1]: Access = 59051, Miss = 3399, Miss_rate = 0.058, Pending_hits = 851, Reservation_fails = 1
L2_cache_bank[2]: Access = 58449, Miss = 3284, Miss_rate = 0.056, Pending_hits = 855, Reservation_fails = 0
L2_cache_bank[3]: Access = 58602, Miss = 3346, Miss_rate = 0.057, Pending_hits = 856, Reservation_fails = 3
L2_cache_bank[4]: Access = 58273, Miss = 3303, Miss_rate = 0.057, Pending_hits = 848, Reservation_fails = 5
L2_cache_bank[5]: Access = 59175, Miss = 3485, Miss_rate = 0.059, Pending_hits = 868, Reservation_fails = 1
L2_cache_bank[6]: Access = 59423, Miss = 3449, Miss_rate = 0.058, Pending_hits = 877, Reservation_fails = 3
L2_cache_bank[7]: Access = 58618, Miss = 3282, Miss_rate = 0.056, Pending_hits = 857, Reservation_fails = 4
L2_cache_bank[8]: Access = 58906, Miss = 3316, Miss_rate = 0.056, Pending_hits = 857, Reservation_fails = 2
L2_cache_bank[9]: Access = 59092, Miss = 3330, Miss_rate = 0.056, Pending_hits = 858, Reservation_fails = 3
L2_cache_bank[10]: Access = 59066, Miss = 3344, Miss_rate = 0.057, Pending_hits = 848, Reservation_fails = 6
L2_cache_bank[11]: Access = 59215, Miss = 3352, Miss_rate = 0.057, Pending_hits = 887, Reservation_fails = 1
L2_cache_bank[12]: Access = 59078, Miss = 3402, Miss_rate = 0.058, Pending_hits = 883, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3466, Miss_rate = 0.058, Pending_hits = 868, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3360, Miss_rate = 0.057, Pending_hits = 822, Reservation_fails = 4
L2_cache_bank[15]: Access = 58698, Miss = 3405, Miss_rate = 0.058, Pending_hits = 851, Reservation_fails = 2
L2_cache_bank[16]: Access = 79893, Miss = 3372, Miss_rate = 0.042, Pending_hits = 1022, Reservation_fails = 3
L2_cache_bank[17]: Access = 58355, Miss = 3339, Miss_rate = 0.057, Pending_hits = 832, Reservation_fails = 2
L2_cache_bank[18]: Access = 58348, Miss = 3350, Miss_rate = 0.057, Pending_hits = 839, Reservation_fails = 3
L2_cache_bank[19]: Access = 58074, Miss = 3316, Miss_rate = 0.057, Pending_hits = 830, Reservation_fails = 3
L2_cache_bank[20]: Access = 58145, Miss = 3294, Miss_rate = 0.057, Pending_hits = 852, Reservation_fails = 0
L2_cache_bank[21]: Access = 58642, Miss = 3364, Miss_rate = 0.057, Pending_hits = 847, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 73838
L2_total_cache_miss_rate = 0.0562
L2_total_cache_pending_hits = 18974
L2_total_cache_reservation_fails = 54
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 79.4173
	minimum = 6
	maximum = 895
Network latency average = 42.9187
	minimum = 6
	maximum = 560
Slowest packet = 2548666
Flit latency average = 51.8438
	minimum = 6
	maximum = 559
Slowest flit = 4168634
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.016673
	minimum = 0.0138754 (at node 6)
	maximum = 0.0984849 (at node 44)
Accepted packet rate average = 0.016673
	minimum = 0.0138754 (at node 6)
	maximum = 0.0984849 (at node 44)
Injected flit rate average = 0.0250094
	minimum = 0.0188134 (at node 45)
	maximum = 0.10227 (at node 44)
Accepted flit rate average= 0.0250094
	minimum = 0.0166505 (at node 6)
	maximum = 0.193185 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.87 (14 samples)
	minimum = 6 (14 samples)
	maximum = 266.5 (14 samples)
Network latency average = 16.351 (14 samples)
	minimum = 6 (14 samples)
	maximum = 194.786 (14 samples)
Flit latency average = 17.629 (14 samples)
	minimum = 6 (14 samples)
	maximum = 194 (14 samples)
Fragmentation average = 0.0012787 (14 samples)
	minimum = 0 (14 samples)
	maximum = 29.7143 (14 samples)
Injected packet rate average = 0.0216581 (14 samples)
	minimum = 0.0176576 (14 samples)
	maximum = 0.0626034 (14 samples)
Accepted packet rate average = 0.0216581 (14 samples)
	minimum = 0.0176576 (14 samples)
	maximum = 0.0626034 (14 samples)
Injected flit rate average = 0.0326154 (14 samples)
	minimum = 0.0217061 (14 samples)
	maximum = 0.0809823 (14 samples)
Accepted flit rate average = 0.0326154 (14 samples)
	minimum = 0.0244859 (14 samples)
	maximum = 0.112206 (14 samples)
Injected packet size average = 1.50592 (14 samples)
Accepted packet size average = 1.50592 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 15 sec (6855 sec)
gpgpu_simulation_rate = 10523 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 2920220
gpu_sim_insn = 17757560
gpu_ipc =       6.0809
gpu_tot_sim_cycle = 13402212
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       6.7075
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 860228
gpu_stall_icnt2sh    = 3438470
partiton_reqs_in_parallel = 63542090
partiton_reqs_in_parallel_total    = 156299966
partiton_level_parallism =      21.7593
partiton_level_parallism_total  =      16.4034
partiton_reqs_in_parallel_util = 63542090
partiton_reqs_in_parallel_util_total    = 156299966
gpu_sim_cycle_parition_util = 2920201
gpu_tot_sim_cycle_parition_util    = 7111601
partiton_level_parallism_util =      21.7595
partiton_level_parallism_util_total  =      21.9145
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =      63.9562 GB/Sec
L2_BW_total  =      23.2278 GB/Sec
gpu_total_sim_rate=7969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5160, 4492, 4520, 4921, 5149, 4992, 4824, 5080, 4769, 4727, 4835, 5271, 5055, 4244, 4927, 5255, 5152, 4790, 4646, 4747, 5538, 5053, 5017, 4242, 5088, 5037, 5150, 4824, 4948, 5081, 4890, 5406, 4069, 3606, 3878, 3940, 3928, 4478, 4179, 3846, 3881, 4556, 3801, 4210, 4093, 3827, 3712, 3784, 4159, 4389, 3697, 3682, 3723, 4061, 4152, 4231, 4086, 4124, 3689, 3724, 4035, 4281, 4322, 4019, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 4896861
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4875616
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 16359
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5101631	W0_Idle:201578712	W0_Scoreboard:343964802	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1360 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 4150 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 13401896 
mrq_lat_table:115709 	2965 	3599 	22278 	9859 	5877 	7021 	9870 	11764 	4974 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2909342 	276746 	25249 	6943 	1488 	1072 	4673 	8314 	4544 	7252 	13308 	25246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	1841871 	342513 	485993 	200874 	195332 	136664 	12304 	2297 	695 	1448 	1058 	4734 	8244 	4501 	7252 	13345 	25209 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1068839 	542398 	504584 	115772 	14705 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	766790 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12337 	217 	74 	57 	130 	220 	517 	954 	1237 	190 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        39        16        16        16        16        16        16        50        30        70        70        41        35        45        48 
dram[1]:        32        48        20        19        16        16        17        16        50        50        70        55        40        23        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        68        32        43        44        45 
dram[3]:        42        26        18        18        17        16        16        16        50        25        43        50        45        44        43        21 
dram[4]:        38        38        22        18        16        16        16        16        35        50        68        68        29        45        42        44 
dram[5]:        39        44        19        18        16        16        16        16        50        50        68        68        44        26        41        30 
dram[6]:        39        44        16        17        16        16        17        16        40        50        68        68        44        43        43        43 
dram[7]:        27        43        16        18        16        16        16        16        30        50        68        53        42        42        30        32 
dram[8]:        26        42        16        18        16        16        17        16        50        50        38        68        84        45        43        35 
dram[9]:        46        45        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        44        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    237078    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    247483    569195    582057    568988    471074    657136    247483    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.338086  2.529546  2.641026  2.643766  2.630769  2.544578  2.828652  2.631436  2.653465  2.651629  2.735065  2.657895  2.467776  2.599576  2.436059  2.562368 
dram[1]:  2.416499  2.383795  2.508772  2.532020  2.444444  2.455189  2.649867  2.591687  2.689157  2.763496  2.656398  2.792079  2.474614  2.430642  2.768868  2.647321 
dram[2]:  2.404711  2.389362  2.494090  2.577566  2.493947  2.457399  2.501266  2.680628  2.661654  2.543624  2.606715  2.719540  2.505331  2.547131  2.598174  2.662996 
dram[3]:  2.413646  2.387800  2.550481  2.576355  2.495392  2.679587  2.677596  2.614796  2.781022  2.740642  2.568035  2.580135  2.427984  2.586957  2.657471  2.547210 
dram[4]:  2.474026  2.504504  2.634568  2.582927  2.534146  2.406250  2.644809  2.920455  2.714647  2.814714  2.690073  2.810474  2.553684  2.388664  2.587719  2.628635 
dram[5]:  2.429515  2.377119  2.566085  2.586035  2.567308  2.534442  2.595801  2.790761  2.677185  2.783641  2.714634  2.674584  2.567627  2.575107  2.599128  2.537344 
dram[6]:  2.467849  2.473348  2.394737  2.538835  2.430289  2.583942  2.572115  2.602326  2.656790  2.608899  2.667416  2.651786  2.519669  2.478873  2.424180  2.536481 
dram[7]:  2.348786  2.427351  2.479452  2.540000  2.411085  2.537383  2.731707  2.794521  2.696970  2.871728  2.762148  2.701422  2.557018  2.622601  2.530738  2.574279 
dram[8]:  2.453089  2.563510  2.439141  2.526570  2.457747  2.559036  2.683646  2.667526  2.741206  2.648379  2.494624  2.631206  2.888186  2.497942  2.663636  2.577528 
dram[9]:  2.412148  2.552339  2.488550  2.455013  2.408072  2.520000  2.862259  2.671088  2.724490  2.679803  2.554299  2.494033  2.491632  2.523232  2.582969  2.699764 
dram[10]:  2.632318  2.411392  2.511166  2.736000  2.516049  2.573604  2.619681  2.657500  2.697789  2.704715  2.722892  2.745501  2.480349  2.481250  2.464359  2.609170 
average row locality = 194069/75301 = 2.577243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       865       852       806       824       809       840       806       794       797       798       783       803       892       907       865       900 
dram[1]:       890       869       800       814       817       819       789       821       819       795       803       815       840       871       880       884 
dram[2]:       867       852       821       842       824       849       801       826       789       826       801       846       865       911       864       895 
dram[3]:       874       842       846       821       847       814       796       810       824       775       850       828       883       886       871       881 
dram[4]:       877       847       828       840       814       837       781       804       791       778       812       816       888       871       888       888 
dram[5]:       855       856       819       823       831       824       802       820       815       776       803       811       869       891       887       905 
dram[6]:       871       894       849       827       795       817       844       870       802       810       849       847       891       904       875       883 
dram[7]:       822       862       851       808       828       849       803       813       799       812       801       819       877       899       913       867 
dram[8]:       839       862       818       832       823       816       795       825       811       792       829       797       888       891       886       866 
dram[9]:       855       864       787       768       830       837       826       812       775       803       822       778       886       903       884       861 
dram[10]:       855       867       805       823       812       806       807       834       794       815       814       778       854       878       881       886 
total reads: 147362
bank skew: 913/768 = 1.19
chip skew: 13628/13291 = 1.03
number of total write accesses:
dram[0]:       283       261       224       215       217       216       201       177       275       260       270       308       295       320       297       312 
dram[1]:       311       249       201       214       217       222       210       239       297       280       318       313       281       303       294       302 
dram[2]:       256       271       234       238       206       247       187       198       273       311       286       337       310       332       274       314 
dram[3]:       258       254       215       225       236       223       184       215       319       250       339       315       297       304       285       306 
dram[4]:       266       265       239       219       225       241       187       224       284       255       299       311       325       309       292       287 
dram[5]:       248       266       210       214       237       243       187       207       288       279       310       315       289       309       306       318 
dram[6]:       242       266       243       219       216       245       226       249       274       304       338       341       326       328       308       299 
dram[7]:       242       274       235       208       216       237       205       207       269       285       279       321       289       331       322       294 
dram[8]:       233       248       204       214       224       246       206       210       280       270       331       316       481       323       286       281 
dram[9]:       257       282       191       187       244       234       213       195       293       285       307       267       305       346       299       281 
dram[10]:       269       276       207       203       207       208       178       229       304       275       316       290       282       313       329       309 
total reads: 46707
bank skew: 481/177 = 2.72
chip skew: 4424/4131 = 1.07
average mf latency per bank:
dram[0]:      66379     71758     74322     74510     68402     71996     73688     81405     74607     72190     72624     74274     66434     63148     70383     72858
dram[1]:      64119     68542     72965     77213     69971     67341     75680     69011     72568     66994     74640     76128     65333     62368     69346     72754
dram[2]:      69612     67198     72502     74179     75208     64288     75580     74867     72046     66204     75883     67588     66502     66144     74366     69301
dram[3]:      66573     68335     71770     69936     66278     67425     76498     76781     67590     71543     68638     75822     66184     65445     66715     69268
dram[4]:      72060     71024     73326     75848     72759     67645     75820     71765     77074     69624     71384     72007     62506     63959     66572     68840
dram[5]:      71157     71029     72400     71427     62690     63510     76676     74444     71627     69612     70167     69914     64779     66684     70007     65380
dram[6]:      69645     73620     69389     70546     70556     62931     70445     69273     72240     63942     63522     71838     65114     65411     68886     70077
dram[7]:      69790     69018     73297     73591     67565     70902     74659     74914     70761     71165     76617     69878     68007     61699     67698     67678
dram[8]:      77408     70237     70313     76476     70595     65081     77051     76949     70844     71846     70525     70426     66071     62989     71506     69038
dram[9]:      75040     71426     75422     80317     65676     65384     73562     76765     75007     71214     71276     73925     62334     59835     66860     71996
dram[10]:      72287     68491     74554     74268     71926     64724     82378     72327     68696     74349     71444     71958     67180     63890     64403     65987
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18551473 n_act=6754 n_pre=6738 n_req=17472 n_rd=53364 n_write=9459 bw_util=0.006745
n_activity=308872 dram_eff=0.4068
bk0: 3460a 18583889i bk1: 3408a 18579834i bk2: 3224a 18587647i bk3: 3296a 18586294i bk4: 3236a 18584806i bk5: 3360a 18583563i bk6: 3224a 18588202i bk7: 3176a 18588392i bk8: 3188a 18585956i bk9: 3192a 18586696i bk10: 3132a 18588657i bk11: 3212a 18584194i bk12: 3568a 18581621i bk13: 3628a 18580004i bk14: 3460a 18584663i bk15: 3600a 18582042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0972357
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18551083 n_act=6842 n_pre=6826 n_req=17577 n_rd=53304 n_write=9733 bw_util=0.006768
n_activity=311171 dram_eff=0.4052
bk0: 3560a 18581566i bk1: 3476a 18582035i bk2: 3200a 18586911i bk3: 3256a 18584956i bk4: 3268a 18586935i bk5: 3276a 18583584i bk6: 3156a 18588095i bk7: 3284a 18586209i bk8: 3276a 18584857i bk9: 3180a 18584773i bk10: 3212a 18586527i bk11: 3260a 18584203i bk12: 3360a 18580940i bk13: 3484a 18579234i bk14: 3520a 18581847i bk15: 3536a 18581030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.099098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18550191 n_act=6962 n_pre=6946 n_req=17753 n_rd=53916 n_write=9773 bw_util=0.006838
n_activity=315590 dram_eff=0.4036
bk0: 3468a 18584841i bk1: 3408a 18580268i bk2: 3284a 18587620i bk3: 3368a 18583379i bk4: 3296a 18585549i bk5: 3396a 18582622i bk6: 3204a 18589559i bk7: 3304a 18586119i bk8: 3156a 18585625i bk9: 3304a 18582748i bk10: 3204a 18586284i bk11: 3384a 18578828i bk12: 3460a 18583513i bk13: 3644a 18580408i bk14: 3456a 18588054i bk15: 3580a 18581490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0993453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18550632 n_act=6867 n_pre=6851 n_req=17673 n_rd=53792 n_write=9646 bw_util=0.006811
n_activity=312427 dram_eff=0.4061
bk0: 3496a 18583666i bk1: 3368a 18583085i bk2: 3384a 18588551i bk3: 3284a 18587345i bk4: 3388a 18583191i bk5: 3256a 18584702i bk6: 3184a 18587210i bk7: 3240a 18583753i bk8: 3296a 18584562i bk9: 3100a 18587810i bk10: 3400a 18581760i bk11: 3312a 18583697i bk12: 3532a 18583273i bk13: 3544a 18580858i bk14: 3484a 18584259i bk15: 3524a 18580503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0978491
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18551199 n_act=6746 n_pre=6730 n_req=17588 n_rd=53440 n_write=9673 bw_util=0.006776
n_activity=311813 dram_eff=0.4048
bk0: 3508a 18583058i bk1: 3388a 18581515i bk2: 3312a 18586145i bk3: 3360a 18586733i bk4: 3256a 18583601i bk5: 3348a 18581607i bk6: 3124a 18586627i bk7: 3216a 18585005i bk8: 3164a 18589096i bk9: 3112a 18586187i bk10: 3248a 18584999i bk11: 3264a 18584076i bk12: 3552a 18580805i bk13: 3484a 18579325i bk14: 3552a 18583344i bk15: 3552a 18582370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18551017 n_act=6794 n_pre=6778 n_req=17613 n_rd=53548 n_write=9651 bw_util=0.006785
n_activity=309509 dram_eff=0.4084
bk0: 3420a 18584931i bk1: 3424a 18581224i bk2: 3276a 18585159i bk3: 3292a 18586333i bk4: 3324a 18581874i bk5: 3296a 18580642i bk6: 3208a 18588148i bk7: 3280a 18585857i bk8: 3260a 18583847i bk9: 3104a 18585839i bk10: 3212a 18583058i bk11: 3244a 18581275i bk12: 3476a 18582105i bk13: 3564a 18580612i bk14: 3548a 18582545i bk15: 3620a 18580291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0989638
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18548910 n_act=7120 n_pre=7104 n_req=18052 n_rd=54512 n_write=10142 bw_util=0.006942
n_activity=320207 dram_eff=0.4038
bk0: 3484a 18585756i bk1: 3576a 18580851i bk2: 3396a 18582658i bk3: 3308a 18586572i bk4: 3180a 18583606i bk5: 3268a 18583754i bk6: 3376a 18587554i bk7: 3480a 18581255i bk8: 3208a 18585871i bk9: 3240a 18583903i bk10: 3396a 18583182i bk11: 3388a 18580406i bk12: 3564a 18581431i bk13: 3616a 18579874i bk14: 3500a 18583079i bk15: 3532a 18581555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100683
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18550829 n_act=6809 n_pre=6793 n_req=17637 n_rd=53692 n_write=9665 bw_util=0.006802
n_activity=312234 dram_eff=0.4058
bk0: 3288a 18586704i bk1: 3448a 18581121i bk2: 3404a 18585257i bk3: 3232a 18586796i bk4: 3312a 18587362i bk5: 3396a 18581716i bk6: 3212a 18588110i bk7: 3252a 18586238i bk8: 3196a 18587342i bk9: 3248a 18584081i bk10: 3204a 18586572i bk11: 3276a 18583526i bk12: 3508a 18581906i bk13: 3596a 18579226i bk14: 3652a 18582097i bk15: 3468a 18583627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.098647
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18550927 n_act=6837 n_pre=6821 n_req=17723 n_rd=53480 n_write=9723 bw_util=0.006786
n_activity=311005 dram_eff=0.4064
bk0: 3356a 18585212i bk1: 3448a 18582223i bk2: 3272a 18587270i bk3: 3328a 18584332i bk4: 3292a 18585972i bk5: 3264a 18583317i bk6: 3180a 18590127i bk7: 3300a 18584189i bk8: 3244a 18584685i bk9: 3168a 18585026i bk10: 3316a 18583691i bk11: 3188a 18581485i bk12: 3552a 18581721i bk13: 3564a 18578421i bk14: 3544a 18583491i bk15: 3464a 18581825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.096958
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18551428 n_act=6816 n_pre=6800 n_req=17477 n_rd=53164 n_write=9580 bw_util=0.006737
n_activity=310496 dram_eff=0.4042
bk0: 3420a 18586925i bk1: 3456a 18581834i bk2: 3148a 18589592i bk3: 3072a 18588849i bk4: 3320a 18585360i bk5: 3348a 18585002i bk6: 3304a 18588721i bk7: 3248a 18586195i bk8: 3100a 18587676i bk9: 3212a 18585032i bk10: 3288a 18582871i bk11: 3112a 18584188i bk12: 3544a 18584127i bk13: 3612a 18576793i bk14: 3536a 18585014i bk15: 3444a 18582975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0986672
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18627788 n_nop=18551481 n_act=6755 n_pre=6739 n_req=17504 n_rd=53236 n_write=9577 bw_util=0.006744
n_activity=308140 dram_eff=0.4077
bk0: 3420a 18582370i bk1: 3468a 18579503i bk2: 3220a 18587103i bk3: 3292a 18585815i bk4: 3248a 18584311i bk5: 3224a 18583018i bk6: 3228a 18589616i bk7: 3336a 18584900i bk8: 3176a 18585529i bk9: 3260a 18584757i bk10: 3256a 18586221i bk11: 3112a 18587333i bk12: 3416a 18584745i bk13: 3512a 18579890i bk14: 3524a 18580074i bk15: 3544a 18581283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0995811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 6623, Miss_rate = 0.045, Pending_hits = 1149, Reservation_fails = 2
L2_cache_bank[1]: Access = 148856, Miss = 6718, Miss_rate = 0.045, Pending_hits = 1136, Reservation_fails = 1
L2_cache_bank[2]: Access = 147823, Miss = 6638, Miss_rate = 0.045, Pending_hits = 1135, Reservation_fails = 1
L2_cache_bank[3]: Access = 148284, Miss = 6688, Miss_rate = 0.045, Pending_hits = 1127, Reservation_fails = 5
L2_cache_bank[4]: Access = 147672, Miss = 6632, Miss_rate = 0.045, Pending_hits = 1124, Reservation_fails = 5
L2_cache_bank[5]: Access = 148430, Miss = 6847, Miss_rate = 0.046, Pending_hits = 1138, Reservation_fails = 3
L2_cache_bank[6]: Access = 149351, Miss = 6791, Miss_rate = 0.045, Pending_hits = 1161, Reservation_fails = 4
L2_cache_bank[7]: Access = 148038, Miss = 6657, Miss_rate = 0.045, Pending_hits = 1132, Reservation_fails = 4
L2_cache_bank[8]: Access = 148602, Miss = 6679, Miss_rate = 0.045, Pending_hits = 1147, Reservation_fails = 3
L2_cache_bank[9]: Access = 148850, Miss = 6681, Miss_rate = 0.045, Pending_hits = 1125, Reservation_fails = 3
L2_cache_bank[10]: Access = 148576, Miss = 6681, Miss_rate = 0.045, Pending_hits = 1114, Reservation_fails = 6
L2_cache_bank[11]: Access = 148852, Miss = 6706, Miss_rate = 0.045, Pending_hits = 1177, Reservation_fails = 2
L2_cache_bank[12]: Access = 148563, Miss = 6776, Miss_rate = 0.046, Pending_hits = 1162, Reservation_fails = 2
L2_cache_bank[13]: Access = 149723, Miss = 6852, Miss_rate = 0.046, Pending_hits = 1143, Reservation_fails = 4
L2_cache_bank[14]: Access = 148753, Miss = 6694, Miss_rate = 0.045, Pending_hits = 1098, Reservation_fails = 5
L2_cache_bank[15]: Access = 148540, Miss = 6729, Miss_rate = 0.045, Pending_hits = 1113, Reservation_fails = 2
L2_cache_bank[16]: Access = 169949, Miss = 6689, Miss_rate = 0.039, Pending_hits = 1299, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 6681, Miss_rate = 0.045, Pending_hits = 1091, Reservation_fails = 5
L2_cache_bank[18]: Access = 147151, Miss = 6665, Miss_rate = 0.045, Pending_hits = 1091, Reservation_fails = 3
L2_cache_bank[19]: Access = 147135, Miss = 6626, Miss_rate = 0.045, Pending_hits = 1081, Reservation_fails = 3
L2_cache_bank[20]: Access = 147085, Miss = 6622, Miss_rate = 0.045, Pending_hits = 1118, Reservation_fails = 1
L2_cache_bank[21]: Access = 148069, Miss = 6687, Miss_rate = 0.045, Pending_hits = 1113, Reservation_fails = 2
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 147362
L2_total_cache_miss_rate = 0.0449
L2_total_cache_pending_hits = 24974
L2_total_cache_reservation_fails = 69
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2101077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 124307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1010891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3691
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 69
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.8016
	minimum = 6
	maximum = 1444
Network latency average = 23.1291
	minimum = 6
	maximum = 1130
Slowest packet = 2646575
Flit latency average = 21.305
	minimum = 6
	maximum = 1130
Slowest flit = 4326314
Fragmentation average = 0.0281173
	minimum = 0
	maximum = 524
Injected packet rate average = 0.0134952
	minimum = 0.0110921 (at node 24)
	maximum = 0.0154423 (at node 45)
Accepted packet rate average = 0.0134952
	minimum = 0.0110921 (at node 24)
	maximum = 0.0154423 (at node 45)
Injected flit rate average = 0.0240768
	minimum = 0.0145068 (at node 24)
	maximum = 0.0350484 (at node 45)
Accepted flit rate average= 0.0240768
	minimum = 0.0198386 (at node 46)
	maximum = 0.0289468 (at node 14)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.5321 (15 samples)
	minimum = 6 (15 samples)
	maximum = 345 (15 samples)
Network latency average = 16.8029 (15 samples)
	minimum = 6 (15 samples)
	maximum = 257.133 (15 samples)
Flit latency average = 17.8741 (15 samples)
	minimum = 6 (15 samples)
	maximum = 256.4 (15 samples)
Fragmentation average = 0.00306795 (15 samples)
	minimum = 0 (15 samples)
	maximum = 62.6667 (15 samples)
Injected packet rate average = 0.0211139 (15 samples)
	minimum = 0.0172199 (15 samples)
	maximum = 0.0594593 (15 samples)
Accepted packet rate average = 0.0211139 (15 samples)
	minimum = 0.0172199 (15 samples)
	maximum = 0.0594593 (15 samples)
Injected flit rate average = 0.0320461 (15 samples)
	minimum = 0.0212261 (15 samples)
	maximum = 0.0779201 (15 samples)
Accepted flit rate average = 0.0320461 (15 samples)
	minimum = 0.0241761 (15 samples)
	maximum = 0.106656 (15 samples)
Injected packet size average = 1.51778 (15 samples)
Accepted packet size average = 1.51778 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 8 min, 0 sec (11280 sec)
gpgpu_simulation_rate = 7969 (inst/sec)
gpgpu_simulation_rate = 1188 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 48978
gpu_sim_insn = 5617924
gpu_ipc =     114.7030
gpu_tot_sim_cycle = 13673340
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =       6.9853
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 860348
gpu_stall_icnt2sh    = 3438661
partiton_reqs_in_parallel = 1077396
partiton_reqs_in_parallel_total    = 219842056
partiton_level_parallism =      21.9975
partiton_level_parallism_total  =      16.1569
partiton_reqs_in_parallel_util = 1077396
partiton_reqs_in_parallel_util_total    = 219842056
gpu_sim_cycle_parition_util = 48978
gpu_tot_sim_cycle_parition_util    = 10031802
partiton_level_parallism_util =      21.9975
partiton_level_parallism_util_total  =      21.9149
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =      79.0641 GB/Sec
L2_BW_total  =      23.0504 GB/Sec
gpu_total_sim_rate=8387

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5340, 4672, 4700, 5101, 5329, 5172, 5004, 5260, 4949, 4907, 5015, 5451, 5235, 4424, 5107, 5435, 5332, 4970, 4826, 4927, 5718, 5233, 5197, 4422, 5268, 5217, 5330, 5004, 5128, 5261, 5070, 5586, 4213, 3750, 4022, 4084, 4072, 4622, 4323, 3990, 4025, 4700, 3945, 4354, 4237, 3971, 3856, 3928, 4303, 4533, 3841, 3826, 3867, 4205, 4296, 4375, 4230, 4268, 3833, 3868, 4179, 4425, 4466, 4163, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 5200778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5178591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17301
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5594711	W0_Idle:203572507	W0_Scoreboard:344022853	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1360 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 4112 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 13673339 
mrq_lat_table:118705 	3013 	3792 	23530 	10696 	6485 	7139 	9870 	11764 	4974 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2941978 	283067 	25309 	7019 	1650 	1264 	5070 	9141 	4728 	7252 	13308 	25246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	1846685 	343825 	487215 	207406 	215510 	141367 	12527 	2363 	742 	1606 	1250 	5147 	9076 	4664 	7252 	13345 	25209 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1076082 	543297 	504613 	115772 	14705 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	799474 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12365 	219 	75 	57 	130 	222 	522 	961 	1237 	190 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        39        16        16        16        16        16        16        50        30        70        70        41        35        45        48 
dram[1]:        32        48        20        19        16        16        17        16        50        50        70        67        40        23        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        68        32        43        44        45 
dram[3]:        42        26        18        18        17        16        16        16        50        25        43        50        45        44        43        21 
dram[4]:        38        38        22        18        16        16        16        16        50        50        68        68        29        45        42        44 
dram[5]:        39        44        19        18        16        16        16        16        50        50        68        68        44        26        41        30 
dram[6]:        39        44        16        17        16        16        17        16        40        50        68        68        44        43        43        43 
dram[7]:        27        43        16        18        16        16        16        16        30        50        68        53        42        42        30        32 
dram[8]:        26        42        16        18        16        16        17        16        50        50        38        68        84        45        43        35 
dram[9]:        46        45        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        44        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    237078    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    247483    569195    582057    568988    471074    657136    247483    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.422764  2.623583  2.682864  2.690355  2.630769  2.544578  2.828652  2.631436  2.759214  2.770000  2.899225  2.818616  2.547521  2.677895  2.516667  2.636555 
dram[1]:  2.502008  2.470213  2.550000  2.572482  2.444444  2.455189  2.649867  2.590244  2.798561  2.879795  2.804706  2.945946  2.568282  2.512397  2.854801  2.727273 
dram[2]:  2.493590  2.471459  2.528302  2.611905  2.493947  2.457399  2.497475  2.680628  2.780000  2.649554  2.758373  2.873853  2.597872  2.640082  2.694761  2.736383 
dram[3]:  2.502128  2.471739  2.580336  2.614251  2.495392  2.675258  2.668478  2.610687  2.888350  2.866667  2.711207  2.731982  2.512295  2.676790  2.750000  2.627409 
dram[4]:  2.568035  2.602247  2.667488  2.618005  2.534146  2.403118  2.640327  2.915014  2.829146  2.937669  2.845411  2.970149  2.629707  2.476768  2.676149  2.725446 
dram[5]:  2.527472  2.463158  2.599503  2.621891  2.567308  2.534442  2.579221  2.781081  2.791768  2.907895  2.873479  2.829384  2.663717  2.668094  2.695652  2.625259 
dram[6]:  2.559735  2.551064  2.428884  2.571429  2.426858  2.583942  2.572115  2.602326  2.773399  2.715618  2.813901  2.784922  2.605372  2.556000  2.507158  2.623126 
dram[7]:  2.433921  2.513859  2.510251  2.569652  2.411085  2.530233  2.731707  2.794521  2.816121  2.994778  2.928571  2.853428  2.652079  2.699152  2.615542  2.656388 
dram[8]:  2.534091  2.661290  2.471429  2.563855  2.457747  2.559036  2.683646  2.658974  2.857500  2.766169  2.635193  2.785377  3.128151  2.578732  2.725843  2.662946 
dram[9]:  2.504329  2.648889  2.520305  2.494872  2.401786  2.522353  2.857143  2.671088  2.857506  2.803921  2.702032  2.647619  2.576200  2.604839  2.675381  2.779343 
dram[10]:  2.715278  2.503158  2.547030  2.763298  2.514778  2.573604  2.615385  2.657500  2.825980  2.829630  2.877404  2.910256  2.550756  2.565489  2.554878  2.703704 
average row locality = 200121/75526 = 2.649697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       881       868       813       831       809       840       806       794       807       808       799       819       908       923       881       916 
dram[1]:       906       885       807       821       817       819       789       821       829       805       819       831       856       887       896       900 
dram[2]:       883       868       827       848       824       849       801       826       799       836       817       862       881       927       880       911 
dram[3]:       890       858       852       827       847       814       796       810       834       785       866       844       899       902       887       897 
dram[4]:       893       863       834       846       814       837       781       804       801       788       828       832       904       887       904       904 
dram[5]:       871       872       825       829       831       824       802       820       825       786       819       827       885       907       903       921 
dram[6]:       887       910       855       833       795       817       844       870       812       820       865       863       907       920       891       899 
dram[7]:       838       878       857       814       828       849       803       813       809       822       817       835       893       915       929       883 
dram[8]:       855       878       824       838       823       816       795       825       821       802       845       813       905       907       902       882 
dram[9]:       871       880       793       774       830       837       826       812       786       814       838       794       902       919       900       877 
dram[10]:       871       883       811       829       812       806       807       834       805       826       830       794       870       894       897       902 
total reads: 149131
bank skew: 929/774 = 1.20
chip skew: 13788/13453 = 1.02
number of total write accesses:
dram[0]:       311       289       236       229       217       216       201       177       316       300       323       362       325       349       327       339 
dram[1]:       340       276       213       226       217       222       210       241       338       321       373       368       310       329       323       330 
dram[2]:       284       301       245       249       206       247       188       198       313       351       336       391       340       364       303       345 
dram[3]:       286       279       224       237       236       224       186       216       356       290       392       369       327       332       312       330 
dram[4]:       296       295       249       230       225       242       188       225       325       296       350       362       353       339       319       317 
dram[5]:       279       298       220       225       237       243       191       209       328       319       362       367       319       339       337       347 
dram[6]:       270       289       255       229       217       245       226       249       314       345       390       393       354       358       335       326 
dram[7]:       267       301       245       219       216       239       205       207       309       325       331       372       319       359       350       323 
dram[8]:       260       277       214       226       224       246       206       212       322       310       383       368       584       354       311       311 
dram[9]:       286       312       200       199       246       235       214       195       337       330       359       318       332       373       328       307 
dram[10]:       302       306       218       210       209       208       179       229       348       320       367       341       311       340       360       339 
total reads: 50990
bank skew: 584/177 = 3.30
chip skew: 4808/4517 = 1.06
average mf latency per bank:
dram[0]:      63954     69056     73001     73059     68435     72028     73723     81441     71628     69343     69277     70929     63989     60946     67738     70395
dram[1]:      61829     66031     71633     75837     70004     67373     75715     68914     69737     64309     71241     72658     62847     60248     66821     70185
dram[2]:      67013     64580     71380     73055     75241     64319     75540     74902     69193     63771     72554     64738     64030     63717     71571     66739
dram[3]:      64107     65898     70795     68778     66309     67393     76379     76741     65289     68619     65778     72378     63733     63144     64356     67042
dram[4]:      69298     68229     72268     74677     72792     67614     75778     71730     73972     66745     68310     68935     60351     61593     64264     66279
dram[5]:      68276     68142     71319     70302     62722     63541     76402     74334     68895     66847     67089     66878     62339     64255     67386     63090
dram[6]:      67023     71251     68287     69510     70519     62964     70477     69305     69424     61516     60981     68845     62874     63091     66503     67651
dram[7]:      67228     66528     72258     72408     67598     70802     74697     74950     68003     68454     73063     66926     65464     59602     65404     65188
dram[8]:      74456     67530     69261     75210     70632     65116     77093     76839     68009     69005     67550     67331     62065     60680     69128     66415
dram[9]:      72149     68697     74310     78860     65585     65356     73527     76803     71763     68144     68161     70469     60197     57876     64443     69475
dram[10]:      69293     65867     73349     73365     71821     64758     82332     72360     65835     71127     68371     68682     64654     61696     62027     63573
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18641319 n_act=6777 n_pre=6761 n_req=18020 n_rd=54012 n_write=9863 bw_util=0.006825
n_activity=314350 dram_eff=0.4064
bk0: 3524a 18674287i bk1: 3472a 18670301i bk2: 3252a 18678360i bk3: 3324a 18677009i bk4: 3236a 18675747i bk5: 3360a 18674506i bk6: 3224a 18679149i bk7: 3176a 18679341i bk8: 3228a 18676363i bk9: 3232a 18677161i bk10: 3196a 18678839i bk11: 3276a 18674344i bk12: 3632a 18671926i bk13: 3692a 18670317i bk14: 3524a 18675097i bk15: 3664a 18672461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0973482
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18640923 n_act=6865 n_pre=6849 n_req=18125 n_rd=53952 n_write=10143 bw_util=0.006848
n_activity=316469 dram_eff=0.4051
bk0: 3624a 18671951i bk1: 3540a 18672491i bk2: 3228a 18677660i bk3: 3284a 18675690i bk4: 3268a 18677878i bk5: 3276a 18674528i bk6: 3156a 18679042i bk7: 3284a 18677114i bk8: 3316a 18675281i bk9: 3220a 18675190i bk10: 3276a 18676639i bk11: 3324a 18674219i bk12: 3424a 18671265i bk13: 3548a 18669614i bk14: 3584a 18672292i bk15: 3600a 18671395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0992908
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18640058 n_act=6981 n_pre=6965 n_req=18300 n_rd=54556 n_write=10172 bw_util=0.006916
n_activity=320759 dram_eff=0.4036
bk0: 3532a 18675260i bk1: 3472a 18670642i bk2: 3308a 18678394i bk3: 3392a 18674135i bk4: 3296a 18676488i bk5: 3396a 18673565i bk6: 3204a 18680452i bk7: 3304a 18677061i bk8: 3196a 18676071i bk9: 3344a 18673187i bk10: 3268a 18676501i bk11: 3448a 18668965i bk12: 3524a 18673879i bk13: 3708a 18670763i bk14: 3520a 18678457i bk15: 3644a 18671831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0995216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18640516 n_act=6884 n_pre=6868 n_req=18204 n_rd=54432 n_write=10032 bw_util=0.006888
n_activity=317491 dram_eff=0.4061
bk0: 3560a 18674140i bk1: 3432a 18673581i bk2: 3408a 18679312i bk3: 3308a 18678085i bk4: 3388a 18674134i bk5: 3256a 18675602i bk6: 3184a 18678084i bk7: 3240a 18674663i bk8: 3336a 18675031i bk9: 3140a 18678280i bk10: 3464a 18671974i bk11: 3376a 18673853i bk12: 3596a 18673528i bk13: 3608a 18671166i bk14: 3548a 18674808i bk15: 3588a 18670975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0979011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18641064 n_act=6765 n_pre=6749 n_req=18131 n_rd=54080 n_write=10074 bw_util=0.006855
n_activity=317029 dram_eff=0.4047
bk0: 3572a 18673520i bk1: 3452a 18671959i bk2: 3336a 18676868i bk3: 3384a 18677478i bk4: 3256a 18674545i bk5: 3348a 18672520i bk6: 3124a 18677528i bk7: 3216a 18675907i bk8: 3204a 18679497i bk9: 3152a 18676589i bk10: 3312a 18675226i bk11: 3328a 18674256i bk12: 3616a 18671103i bk13: 3548a 18669636i bk14: 3616a 18673760i bk15: 3616a 18672818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10342
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18640866 n_act=6814 n_pre=6798 n_req=18167 n_rd=54188 n_write=10066 bw_util=0.006865
n_activity=314676 dram_eff=0.4084
bk0: 3484a 18675364i bk1: 3488a 18671561i bk2: 3300a 18675881i bk3: 3316a 18677062i bk4: 3324a 18672818i bk5: 3296a 18671591i bk6: 3208a 18678954i bk7: 3280a 18676702i bk8: 3300a 18674286i bk9: 3144a 18676282i bk10: 3276a 18673202i bk11: 3308a 18671397i bk12: 3540a 18672410i bk13: 3628a 18670954i bk14: 3612a 18672981i bk15: 3684a 18670726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0991108
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18638795 n_act=7138 n_pre=7122 n_req=18583 n_rd=55152 n_write=10525 bw_util=0.007017
n_activity=325388 dram_eff=0.4037
bk0: 3548a 18676256i bk1: 3640a 18671380i bk2: 3420a 18673408i bk3: 3332a 18677317i bk4: 3180a 18674506i bk5: 3268a 18674697i bk6: 3376a 18678498i bk7: 3480a 18672201i bk8: 3248a 18676328i bk9: 3280a 18674318i bk10: 3460a 18673397i bk11: 3452a 18670522i bk12: 3628a 18671793i bk13: 3680a 18670188i bk14: 3564a 18673560i bk15: 3596a 18672013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18640707 n_act=6828 n_pre=6812 n_req=18170 n_rd=54332 n_write=10053 bw_util=0.006879
n_activity=317431 dram_eff=0.4057
bk0: 3352a 18677235i bk1: 3512a 18671620i bk2: 3428a 18676043i bk3: 3256a 18677517i bk4: 3312a 18678300i bk5: 3396a 18672579i bk6: 3212a 18679046i bk7: 3252a 18677175i bk8: 3236a 18677800i bk9: 3288a 18674535i bk10: 3268a 18676701i bk11: 3340a 18673661i bk12: 3572a 18672292i bk13: 3660a 18669584i bk14: 3716a 18672562i bk15: 3532a 18673964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0987933
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18640693 n_act=6863 n_pre=6847 n_req=18339 n_rd=54124 n_write=10205 bw_util=0.006873
n_activity=316906 dram_eff=0.406
bk0: 3420a 18675737i bk1: 3512a 18672729i bk2: 3296a 18678071i bk3: 3352a 18675108i bk4: 3292a 18676914i bk5: 3264a 18674260i bk6: 3180a 18681071i bk7: 3300a 18675062i bk8: 3284a 18675127i bk9: 3208a 18675486i bk10: 3380a 18673929i bk11: 3252a 18671650i bk12: 3620a 18672008i bk13: 3628a 18668745i bk14: 3608a 18674003i bk15: 3528a 18672256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970846
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18641285 n_act=6834 n_pre=6818 n_req=18024 n_rd=53812 n_write=9983 bw_util=0.006816
n_activity=315744 dram_eff=0.4041
bk0: 3484a 18677353i bk1: 3520a 18672283i bk2: 3172a 18680397i bk3: 3096a 18679608i bk4: 3320a 18676219i bk5: 3348a 18675934i bk6: 3304a 18679628i bk7: 3248a 18677138i bk8: 3144a 18678089i bk9: 3256a 18675388i bk10: 3352a 18673072i bk11: 3176a 18674363i bk12: 3608a 18674496i bk13: 3676a 18667200i bk14: 3600a 18675522i bk15: 3508a 18673448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0987361
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18718732 n_nop=18641315 n_act=6778 n_pre=6762 n_req=18058 n_rd=53884 n_write=9993 bw_util=0.006825
n_activity=313394 dram_eff=0.4076
bk0: 3484a 18672731i bk1: 3532a 18669925i bk2: 3244a 18677840i bk3: 3316a 18676603i bk4: 3248a 18675205i bk5: 3224a 18673960i bk6: 3228a 18680522i bk7: 3336a 18675844i bk8: 3220a 18675939i bk9: 3304a 18675109i bk10: 3320a 18676358i bk11: 3176a 18677478i bk12: 3480a 18674910i bk13: 3576a 18670294i bk14: 3588a 18670552i bk15: 3608a 18671754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0997404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 6704, Miss_rate = 0.045, Pending_hits = 1258, Reservation_fails = 2
L2_cache_bank[1]: Access = 150344, Miss = 6799, Miss_rate = 0.045, Pending_hits = 1245, Reservation_fails = 1
L2_cache_bank[2]: Access = 149311, Miss = 6719, Miss_rate = 0.045, Pending_hits = 1246, Reservation_fails = 3
L2_cache_bank[3]: Access = 149772, Miss = 6769, Miss_rate = 0.045, Pending_hits = 1232, Reservation_fails = 7
L2_cache_bank[4]: Access = 149160, Miss = 6712, Miss_rate = 0.045, Pending_hits = 1232, Reservation_fails = 6
L2_cache_bank[5]: Access = 149918, Miss = 6927, Miss_rate = 0.046, Pending_hits = 1253, Reservation_fails = 4
L2_cache_bank[6]: Access = 150839, Miss = 6871, Miss_rate = 0.046, Pending_hits = 1264, Reservation_fails = 6
L2_cache_bank[7]: Access = 149526, Miss = 6737, Miss_rate = 0.045, Pending_hits = 1235, Reservation_fails = 4
L2_cache_bank[8]: Access = 150090, Miss = 6759, Miss_rate = 0.045, Pending_hits = 1252, Reservation_fails = 3
L2_cache_bank[9]: Access = 150338, Miss = 6761, Miss_rate = 0.045, Pending_hits = 1237, Reservation_fails = 3
L2_cache_bank[10]: Access = 150064, Miss = 6761, Miss_rate = 0.045, Pending_hits = 1228, Reservation_fails = 8
L2_cache_bank[11]: Access = 150340, Miss = 6786, Miss_rate = 0.045, Pending_hits = 1290, Reservation_fails = 4
L2_cache_bank[12]: Access = 150051, Miss = 6856, Miss_rate = 0.046, Pending_hits = 1269, Reservation_fails = 2
L2_cache_bank[13]: Access = 151211, Miss = 6932, Miss_rate = 0.046, Pending_hits = 1243, Reservation_fails = 4
L2_cache_bank[14]: Access = 150240, Miss = 6774, Miss_rate = 0.045, Pending_hits = 1203, Reservation_fails = 5
L2_cache_bank[15]: Access = 150024, Miss = 6809, Miss_rate = 0.045, Pending_hits = 1216, Reservation_fails = 4
L2_cache_bank[16]: Access = 179602, Miss = 6770, Miss_rate = 0.038, Pending_hits = 1472, Reservation_fails = 4
L2_cache_bank[17]: Access = 150021, Miss = 6761, Miss_rate = 0.045, Pending_hits = 1203, Reservation_fails = 5
L2_cache_bank[18]: Access = 148630, Miss = 6746, Miss_rate = 0.045, Pending_hits = 1200, Reservation_fails = 4
L2_cache_bank[19]: Access = 148611, Miss = 6707, Miss_rate = 0.045, Pending_hits = 1189, Reservation_fails = 3
L2_cache_bank[20]: Access = 148569, Miss = 6703, Miss_rate = 0.045, Pending_hits = 1232, Reservation_fails = 3
L2_cache_bank[21]: Access = 149553, Miss = 6768, Miss_rate = 0.045, Pending_hits = 1221, Reservation_fails = 2
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 149131
L2_total_cache_miss_rate = 0.0448
L2_total_cache_pending_hits = 27420
L2_total_cache_reservation_fails = 87
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2109248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 124307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1039360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 87
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.9495
	minimum = 6
	maximum = 885
Network latency average = 42.6677
	minimum = 6
	maximum = 553
Slowest packet = 6571408
Flit latency average = 51.6458
	minimum = 6
	maximum = 552
Slowest flit = 11322229
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166832
	minimum = 0.0138839 (at node 3)
	maximum = 0.0985453 (at node 44)
Accepted packet rate average = 0.0166832
	minimum = 0.0138839 (at node 3)
	maximum = 0.0985453 (at node 44)
Injected flit rate average = 0.0250248
	minimum = 0.018825 (at node 45)
	maximum = 0.102333 (at node 44)
Accepted flit rate average= 0.0250248
	minimum = 0.0166607 (at node 3)
	maximum = 0.193303 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8707 (16 samples)
	minimum = 6 (16 samples)
	maximum = 378.75 (16 samples)
Network latency average = 18.4194 (16 samples)
	minimum = 6 (16 samples)
	maximum = 275.625 (16 samples)
Flit latency average = 19.9848 (16 samples)
	minimum = 6 (16 samples)
	maximum = 274.875 (16 samples)
Fragmentation average = 0.0028762 (16 samples)
	minimum = 0 (16 samples)
	maximum = 58.75 (16 samples)
Injected packet rate average = 0.020837 (16 samples)
	minimum = 0.0170114 (16 samples)
	maximum = 0.0619022 (16 samples)
Accepted packet rate average = 0.020837 (16 samples)
	minimum = 0.0170114 (16 samples)
	maximum = 0.0619022 (16 samples)
Injected flit rate average = 0.0316073 (16 samples)
	minimum = 0.0210761 (16 samples)
	maximum = 0.0794458 (16 samples)
Accepted flit rate average = 0.0316073 (16 samples)
	minimum = 0.0237064 (16 samples)
	maximum = 0.112071 (16 samples)
Injected packet size average = 1.51689 (16 samples)
Accepted packet size average = 1.51689 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 9 min, 47 sec (11387 sec)
gpgpu_simulation_rate = 8387 (inst/sec)
gpgpu_simulation_rate = 1200 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 2917729
gpu_sim_insn = 15785486
gpu_ipc =       5.4102
gpu_tot_sim_cycle = 16818291
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =       6.6177
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 1484211
gpu_stall_icnt2sh    = 5535747
partiton_reqs_in_parallel = 63566175
partiton_reqs_in_parallel_total    = 220919452
partiton_level_parallism =      21.7862
partiton_level_parallism_total  =      16.9153
partiton_reqs_in_parallel_util = 63566175
partiton_reqs_in_parallel_util_total    = 220919452
gpu_sim_cycle_parition_util = 2916493
gpu_tot_sim_cycle_parition_util    = 10080780
partiton_level_parallism_util =      21.7954
partiton_level_parallism_util_total  =      21.8881
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =      38.9411 GB/Sec
L2_BW_total  =      25.4958 GB/Sec
gpu_total_sim_rate=7330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6368, 5610, 5727, 6121, 6515, 6331, 6075, 6301, 6069, 5896, 5981, 6483, 6359, 5478, 6149, 6543, 6433, 5966, 5813, 5971, 6759, 6282, 6241, 5511, 6326, 6338, 6412, 6096, 6117, 6371, 6198, 6640, 5305, 4844, 5063, 5034, 5200, 5698, 5396, 5079, 5134, 5732, 5076, 5433, 5337, 5118, 4892, 5023, 5118, 5329, 4674, 4736, 4723, 5038, 5130, 5308, 5089, 5013, 4685, 4788, 5006, 5294, 5267, 5028, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 7185770
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7151555
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29329
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7082832	W0_Idle:235696057	W0_Scoreboard:472243105	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1538 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 4996 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 16818102 
mrq_lat_table:181499 	5040 	6098 	34296 	16612 	9207 	10460 	14818 	17751 	7769 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3877265 	486569 	40319 	11852 	1911 	1640 	9232 	10288 	6994 	11454 	24350 	41879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	2561538 	357297 	669148 	302964 	272021 	218368 	29742 	3864 	1408 	1805 	1703 	9265 	10174 	6930 	11454 	24387 	41842 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1425659 	882774 	838071 	201835 	30523 	1094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	872271 	
mf_lat_pw_table:686 	0 	0 	0 	0 	0 	0 	16217 	344 	124 	67 	151 	262 	597 	1170 	1812 	520 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        44        19        21        16        16        16        16        50        50        70        70        41        35        45        48 
dram[1]:        45        48        20        19        16        16        17        16        50        50        70        67        45        42        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        70        46        48        45        45 
dram[3]:        44        41        18        18        17        16        16        16        50        50        69        70        45        44        43        40 
dram[4]:        46        46        22        18        16        16        16        16        50        50        68        68        29        46        43        46 
dram[5]:        47        44        19        18        16        16        16        16        50        50        68        68        46        46        47        45 
dram[6]:        44        44        18        17        16        16        17        16        50        50        68        68        44        43        43        43 
dram[7]:        41        43        16        18        16        16        16        16        50        50        68        67        46        42        44        32 
dram[8]:        40        45        16        18        16        16        17        16        50        50        68        68        84        45        43        37 
dram[9]:        46        46        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        47        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    237078    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    247483    569195    582057    568988    471074    657136    247483    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.451791  2.575037  2.607085  2.663300  2.493066  2.486154  2.656514  2.527094  2.633803  2.610092  2.627726  2.592047  2.410486  2.495425  2.450723  2.517881 
dram[1]:  2.459388  2.483003  2.541329  2.562399  2.504792  2.485271  2.586885  2.568536  2.630368  2.698873  2.619970  2.647145  2.442623  2.410526  2.601969  2.533333 
dram[2]:  2.458274  2.457103  2.532488  2.567610  2.495298  2.471810  2.440495  2.580227  2.691200  2.583333  2.541908  2.586648  2.449664  2.441103  2.505435  2.568548 
dram[3]:  2.484978  2.491279  2.532182  2.545598  2.475336  2.620915  2.581395  2.572568  2.671254  2.725293  2.491892  2.512676  2.346447  2.483356  2.603424  2.531973 
dram[4]:  2.510029  2.618182  2.571429  2.576619  2.520440  2.496183  2.490536  2.680464  2.631008  2.731544  2.569971  2.687879  2.402270  2.335849  2.517473  2.553306 
dram[5]:  2.484805  2.485836  2.522763  2.648918  2.563492  2.460961  2.551613  2.665016  2.580981  2.702746  2.528409  2.617647  2.441799  2.411239  2.605769  2.526385 
dram[6]:  2.504310  2.509220  2.456681  2.560062  2.458399  2.469080  2.535552  2.531065  2.528634  2.590977  2.579310  2.583333  2.441476  2.432741  2.452685  2.484293 
dram[7]:  2.477633  2.484330  2.443478  2.560897  2.513261  2.509954  2.673469  2.626623  2.662461  2.676923  2.618263  2.606322  2.500000  2.534884  2.481959  2.477572 
dram[8]:  2.514837  2.584337  2.441358  2.479389  2.493130  2.527070  2.633898  2.626214  2.636364  2.561086  2.470351  2.548063  2.771838  2.441524  2.577348  2.509434 
dram[9]:  2.490593  2.537010  2.526846  2.505824  2.375354  2.506154  2.650327  2.573744  2.652106  2.598201  2.507802  2.520710  2.386973  2.444020  2.490862  2.577247 
dram[10]:  2.613333  2.509273  2.480315  2.630542  2.531200  2.569106  2.470313  2.643791  2.611783  2.625966  2.624260  2.617211  2.439620  2.426923  2.420986  2.522850 
average row locality = 303795/119755 = 2.536804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1337      1319      1256      1253      1252      1273      1245      1231      1229      1253      1221      1250      1389      1397      1361      1390 
dram[1]:      1369      1344      1241      1247      1245      1254      1229      1262      1244      1224      1247      1273      1320      1356      1364      1377 
dram[2]:      1333      1318      1249      1269      1263      1288      1248      1261      1223      1245      1259      1290      1344      1408      1361      1396 
dram[3]:      1336      1308      1274      1258      1287      1250      1240      1255      1253      1207      1300      1270      1362      1370      1358      1367 
dram[4]:      1340      1311      1257      1282      1249      1272      1234      1250      1231      1210      1259      1261      1384      1356      1387      1389 
dram[5]:      1318      1325      1260      1257      1261      1265      1246      1267      1256      1214      1256      1256      1356      1379      1380      1399 
dram[6]:      1344      1354      1296      1278      1226      1256      1288      1312      1246      1250      1306      1292      1387      1396      1388      1387 
dram[7]:      1306      1328      1303      1253      1267      1279      1233      1263      1236      1255      1254      1273      1360      1366      1407      1370 
dram[8]:      1310      1321      1257      1273      1263      1236      1224      1266      1250      1237      1285      1249      1381      1365      1389      1365 
dram[9]:      1319      1319      1213      1201      1284      1271      1273      1252      1215      1249      1263      1230      1372      1389      1391      1356 
dram[10]:      1334      1328      1243      1267      1245      1242      1257      1268      1238      1243      1260      1241      1334      1378      1380      1379 
total reads: 227733
bank skew: 1408/1201 = 1.17
chip skew: 21006/20596 = 1.02
number of total write accesses:
dram[0]:       443       414       363       329       366       343       325       308       454       454       466       510       496       512       504       511 
dram[1]:       478       409       327       334       323       349       349       387       471       452       511       535       468       476       486       485 
dram[2]:       405       429       349       364       329       378       331       331       459       460       500       531       481       540       483       515 
dram[3]:       401       406       339       361       369       354       314       358       494       420       544       514       487       495       467       494 
dram[4]:       412       417       363       349       354       363       345       369       466       418       504       513       521       501       486       503 
dram[5]:       399       430       347       335       354       374       336       348       481       459       524       524       490       509       517       516 
dram[6]:       399       415       377       363       340       381       388       399       476       473       564       537       532       521       530       511 
dram[7]:       411       416       383       345       344       360       339       355       452       485       495       541       465       487       519       508 
dram[8]:       385       395       325       351       370       351       330       357       461       461       548       527       745       493       477       497 
dram[9]:       402       429       293       305       393       358       349       336       485       484       505       474       497       532       517       479 
dram[10]:       430       431       332       335       337       338       324       350       491       456       514       523       464       515       535       498 
total reads: 76062
bank skew: 745/293 = 2.54
chip skew: 7206/6798 = 1.06
average mf latency per bank:
dram[0]:      69951     75273     77677     79105     79818     83209     81320     85839     77011     74284     73873     73202     66693     65109     72046     74195
dram[1]:      69712     71371     78263     80202     83666     81410     82097     76523     77007     72614     73910     73695     67737     66698     73422     75329
dram[2]:      73447     72834     78203     78734     86541     78596     79862     81436     74528     74586     73317     70076     69063     65956     73260     72941
dram[3]:      70952     72691     77320     74381     80255     81414     81793     81082     71198     76316     70351     75183     67654     66107     71510     72464
dram[4]:      74431     74361     79301     80344     84737     79035     78897     78459     78771     75460     71823     71542     65593     66100     71770     71037
dram[5]:      75193     73394     77346     77644     78346     77289     81263     78178     74275     72811     69595     69362     65908     67959     72497     70929
dram[6]:      72722     74729     76952     74681     82891     76260     75201     76097     74691     69535     64395     71505     65357     65855     70016     71895
dram[7]:      73811     74159     76953     79339     80490     82994     81281     78844     74701     73643     73538     69422     68136     65193     71195     70143
dram[8]:      78615     74609     75925     78650     81399     80687     82918     80957     74724     74641     70080     70796     65797     66611     72656     71170
dram[9]:      78403     75588     81103     83433     78025     78935     79938     81523     77657     73781     71611     72916     63461     63654     70723     74208
dram[10]:      74381     71818     79524     78311     83827     79823     84141     79376     71756     76918     72191     69852     67756     64170     69941     70352
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015884 n_act=10791 n_pre=10775 n_req=27454 n_rd=82624 n_write=16452 bw_util=0.00821
n_activity=483406 dram_eff=0.4099
bk0: 5348a 24067445i bk1: 5276a 24063789i bk2: 5024a 24072095i bk3: 5012a 24072224i bk4: 5008a 24071251i bk5: 5092a 24070041i bk6: 4980a 24076819i bk7: 4924a 24074656i bk8: 4916a 24070360i bk9: 5012a 24070351i bk10: 4884a 24072679i bk11: 5000a 24068543i bk12: 5556a 24063548i bk13: 5588a 24062898i bk14: 5444a 24068389i bk15: 5560a 24063227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24016015 n_act=10779 n_pre=10763 n_req=27436 n_rd=82384 n_write=16585 bw_util=0.008201
n_activity=481862 dram_eff=0.4108
bk0: 5476a 24064881i bk1: 5376a 24066610i bk2: 4964a 24074241i bk3: 4988a 24070059i bk4: 4980a 24074907i bk5: 5016a 24071525i bk6: 4916a 24071648i bk7: 5048a 24070497i bk8: 4976a 24068756i bk9: 4896a 24068167i bk10: 4988a 24072090i bk11: 5092a 24066782i bk12: 5280a 24065507i bk13: 5424a 24062782i bk14: 5456a 24064185i bk15: 5508a 24062519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24014951 n_act=10965 n_pre=10949 n_req=27640 n_rd=83020 n_write=16641 bw_util=0.008258
n_activity=487759 dram_eff=0.4086
bk0: 5332a 24069304i bk1: 5272a 24063831i bk2: 4996a 24074355i bk3: 5076a 24067742i bk4: 5052a 24071607i bk5: 5152a 24069433i bk6: 4992a 24073411i bk7: 5044a 24071030i bk8: 4892a 24070403i bk9: 4980a 24067471i bk10: 5036a 24070379i bk11: 5160a 24061609i bk12: 5376a 24068482i bk13: 5632a 24059724i bk14: 5444a 24070193i bk15: 5584a 24060965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015587 n_act=10846 n_pre=10830 n_req=27512 n_rd=82780 n_write=16483 bw_util=0.008225
n_activity=482591 dram_eff=0.4114
bk0: 5344a 24069927i bk1: 5232a 24066229i bk2: 5096a 24075354i bk3: 5032a 24072165i bk4: 5148a 24070481i bk5: 5000a 24068325i bk6: 4960a 24074210i bk7: 5020a 24067747i bk8: 5012a 24068189i bk9: 4828a 24071823i bk10: 5200a 24063801i bk11: 5080a 24066092i bk12: 5448a 24065485i bk13: 5480a 24060992i bk14: 5432a 24069019i bk15: 5468a 24062395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015606 n_act=10810 n_pre=10794 n_req=27556 n_rd=82688 n_write=16628 bw_util=0.00823
n_activity=486073 dram_eff=0.4086
bk0: 5360a 24069745i bk1: 5244a 24066468i bk2: 5028a 24071491i bk3: 5128a 24071549i bk4: 4996a 24069992i bk5: 5088a 24069004i bk6: 4936a 24069758i bk7: 5000a 24069340i bk8: 4924a 24072957i bk9: 4840a 24070292i bk10: 5036a 24069549i bk11: 5044a 24066591i bk12: 5536a 24061841i bk13: 5424a 24060280i bk14: 5548a 24066744i bk15: 5556a 24063768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015280 n_act=10858 n_pre=10842 n_req=27638 n_rd=82780 n_write=16766 bw_util=0.008249
n_activity=485646 dram_eff=0.41
bk0: 5272a 24068074i bk1: 5300a 24064176i bk2: 5040a 24069576i bk3: 5028a 24072309i bk4: 5044a 24070437i bk5: 5060a 24067273i bk6: 4984a 24072848i bk7: 5068a 24068993i bk8: 5024a 24066938i bk9: 4856a 24069102i bk10: 5024a 24066630i bk11: 5024a 24063725i bk12: 5424a 24064406i bk13: 5516a 24061364i bk14: 5520a 24063642i bk15: 5596a 24061675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11653
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24012558 n_act=11259 n_pre=11243 n_req=28212 n_rd=84024 n_write=17442 bw_util=0.008408
n_activity=499137 dram_eff=0.4066
bk0: 5376a 24069857i bk1: 5416a 24063044i bk2: 5184a 24066270i bk3: 5112a 24069737i bk4: 4904a 24069280i bk5: 5024a 24068763i bk6: 5152a 24072518i bk7: 5248a 24064861i bk8: 4984a 24069334i bk9: 5000a 24067533i bk10: 5224a 24064433i bk11: 5168a 24062226i bk12: 5548a 24062492i bk13: 5584a 24059734i bk14: 5552a 24063011i bk15: 5548a 24059396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121577
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015118 n_act=10850 n_pre=10834 n_req=27658 n_rd=83012 n_write=16712 bw_util=0.008263
n_activity=488384 dram_eff=0.4084
bk0: 5224a 24071459i bk1: 5312a 24064269i bk2: 5212a 24069664i bk3: 5012a 24071737i bk4: 5068a 24075451i bk5: 5116a 24067901i bk6: 4932a 24075646i bk7: 5052a 24070770i bk8: 4944a 24070143i bk9: 5020a 24065805i bk10: 5016a 24067579i bk11: 5092a 24064760i bk12: 5440a 24064075i bk13: 5464a 24062686i bk14: 5628a 24064925i bk15: 5480a 24064856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116476
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015320 n_act=10877 n_pre=10861 n_req=27744 n_rd=82684 n_write=16784 bw_util=0.008242
n_activity=485900 dram_eff=0.4094
bk0: 5240a 24070285i bk1: 5284a 24065902i bk2: 5028a 24074375i bk3: 5092a 24068325i bk4: 5052a 24072512i bk5: 4944a 24073813i bk6: 4896a 24078316i bk7: 5064a 24067338i bk8: 5000a 24068591i bk9: 4948a 24069178i bk10: 5140a 24067443i bk11: 4996a 24064164i bk12: 5524a 24065818i bk13: 5460a 24060271i bk14: 5556a 24066177i bk15: 5460a 24062791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113381
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015803 n_act=10898 n_pre=10882 n_req=27435 n_rd=82388 n_write=16555 bw_util=0.008199
n_activity=486693 dram_eff=0.4066
bk0: 5276a 24072888i bk1: 5276a 24066639i bk2: 4852a 24078203i bk3: 4804a 24075231i bk4: 5136a 24071658i bk5: 5084a 24071355i bk6: 5092a 24075106i bk7: 5008a 24070545i bk8: 4860a 24070678i bk9: 4996a 24067496i bk10: 5052a 24066976i bk11: 4920a 24065992i bk12: 5488a 24065580i bk13: 5556a 24059194i bk14: 5564a 24066389i bk15: 5424a 24064336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117101
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24136526 n_nop=24015731 n_act=10823 n_pre=10807 n_req=27510 n_rd=82548 n_write=16617 bw_util=0.008217
n_activity=483120 dram_eff=0.4105
bk0: 5336a 24066602i bk1: 5312a 24063006i bk2: 4972a 24073600i bk3: 5068a 24071023i bk4: 4980a 24070060i bk5: 4968a 24069867i bk6: 5028a 24073993i bk7: 5072a 24069031i bk8: 4952a 24070134i bk9: 4972a 24069973i bk10: 5040a 24068788i bk11: 4964a 24070035i bk12: 5336a 24067260i bk13: 5512a 24060696i bk14: 5520a 24061663i bk15: 5516a 24061975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10290, Miss_rate = 0.051, Pending_hits = 1523, Reservation_fails = 2
L2_cache_bank[1]: Access = 204825, Miss = 10366, Miss_rate = 0.051, Pending_hits = 1475, Reservation_fails = 2
L2_cache_bank[2]: Access = 203921, Miss = 10259, Miss_rate = 0.050, Pending_hits = 1481, Reservation_fails = 3
L2_cache_bank[3]: Access = 204543, Miss = 10337, Miss_rate = 0.051, Pending_hits = 1479, Reservation_fails = 7
L2_cache_bank[4]: Access = 203926, Miss = 10280, Miss_rate = 0.050, Pending_hits = 1464, Reservation_fails = 6
L2_cache_bank[5]: Access = 205028, Miss = 10475, Miss_rate = 0.051, Pending_hits = 1507, Reservation_fails = 5
L2_cache_bank[6]: Access = 205141, Miss = 10410, Miss_rate = 0.051, Pending_hits = 1503, Reservation_fails = 6
L2_cache_bank[7]: Access = 204015, Miss = 10285, Miss_rate = 0.050, Pending_hits = 1465, Reservation_fails = 4
L2_cache_bank[8]: Access = 204756, Miss = 10341, Miss_rate = 0.051, Pending_hits = 1517, Reservation_fails = 3
L2_cache_bank[9]: Access = 204618, Miss = 10331, Miss_rate = 0.050, Pending_hits = 1478, Reservation_fails = 3
L2_cache_bank[10]: Access = 204736, Miss = 10333, Miss_rate = 0.050, Pending_hits = 1461, Reservation_fails = 8
L2_cache_bank[11]: Access = 204819, Miss = 10362, Miss_rate = 0.051, Pending_hits = 1524, Reservation_fails = 4
L2_cache_bank[12]: Access = 204923, Miss = 10481, Miss_rate = 0.051, Pending_hits = 1527, Reservation_fails = 2
L2_cache_bank[13]: Access = 205297, Miss = 10525, Miss_rate = 0.051, Pending_hits = 1463, Reservation_fails = 4
L2_cache_bank[14]: Access = 204654, Miss = 10366, Miss_rate = 0.051, Pending_hits = 1447, Reservation_fails = 5
L2_cache_bank[15]: Access = 205078, Miss = 10387, Miss_rate = 0.051, Pending_hits = 1455, Reservation_fails = 4
L2_cache_bank[16]: Access = 233916, Miss = 10359, Miss_rate = 0.044, Pending_hits = 1712, Reservation_fails = 4
L2_cache_bank[17]: Access = 204248, Miss = 10312, Miss_rate = 0.050, Pending_hits = 1440, Reservation_fails = 6
L2_cache_bank[18]: Access = 203028, Miss = 10330, Miss_rate = 0.051, Pending_hits = 1437, Reservation_fails = 4
L2_cache_bank[19]: Access = 202820, Miss = 10267, Miss_rate = 0.051, Pending_hits = 1435, Reservation_fails = 4
L2_cache_bank[20]: Access = 202456, Miss = 10291, Miss_rate = 0.051, Pending_hits = 1480, Reservation_fails = 3
L2_cache_bank[21]: Access = 203679, Miss = 10346, Miss_rate = 0.051, Pending_hits = 1449, Reservation_fails = 3
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 227733
L2_total_cache_miss_rate = 0.0503
L2_total_cache_pending_hits = 32722
L2_total_cache_reservation_fails = 92
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3159826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 193691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1103599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 91
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.0468
	minimum = 6
	maximum = 1052
Network latency average = 25.0913
	minimum = 6
	maximum = 896
Slowest packet = 6658928
Flit latency average = 22.9299
	minimum = 6
	maximum = 896
Slowest flit = 14209393
Fragmentation average = 0.0117884
	minimum = 0
	maximum = 516
Injected packet rate average = 0.00821681
	minimum = 0.00677668 (at node 22)
	maximum = 0.00944399 (at node 33)
Accepted packet rate average = 0.00821681
	minimum = 0.00677668 (at node 22)
	maximum = 0.00944399 (at node 33)
Injected flit rate average = 0.0143468
	minimum = 0.00718796 (at node 22)
	maximum = 0.022978 (at node 33)
Accepted flit rate average= 0.0143468
	minimum = 0.00976959 (at node 48)
	maximum = 0.018864 (at node 4)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4693 (17 samples)
	minimum = 6 (17 samples)
	maximum = 418.353 (17 samples)
Network latency average = 18.8119 (17 samples)
	minimum = 6 (17 samples)
	maximum = 312.118 (17 samples)
Flit latency average = 20.1581 (17 samples)
	minimum = 6 (17 samples)
	maximum = 311.412 (17 samples)
Fragmentation average = 0.00340045 (17 samples)
	minimum = 0 (17 samples)
	maximum = 85.6471 (17 samples)
Injected packet rate average = 0.0200946 (17 samples)
	minimum = 0.0164094 (17 samples)
	maximum = 0.0588164 (17 samples)
Accepted packet rate average = 0.0200946 (17 samples)
	minimum = 0.0164094 (17 samples)
	maximum = 0.0588164 (17 samples)
Injected flit rate average = 0.030592 (17 samples)
	minimum = 0.0202591 (17 samples)
	maximum = 0.0761242 (17 samples)
Accepted flit rate average = 0.030592 (17 samples)
	minimum = 0.0228865 (17 samples)
	maximum = 0.106588 (17 samples)
Injected packet size average = 1.5224 (17 samples)
Accepted packet size average = 1.5224 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 13 min, 2 sec (15182 sec)
gpgpu_simulation_rate = 7330 (inst/sec)
gpgpu_simulation_rate = 1107 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 45192
gpu_sim_insn = 4532584
gpu_ipc =     100.2962
gpu_tot_sim_cycle = 17085633
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =       6.7794
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 1484338
gpu_stall_icnt2sh    = 5535934
partiton_reqs_in_parallel = 994097
partiton_reqs_in_parallel_total    = 284485627
partiton_level_parallism =      21.9972
partiton_level_parallism_total  =      16.7088
partiton_reqs_in_parallel_util = 994097
partiton_reqs_in_parallel_util_total    = 284485627
gpu_sim_cycle_parition_util = 45192
gpu_tot_sim_cycle_parition_util    = 12997273
partiton_level_parallism_util =      21.9972
partiton_level_parallism_util_total  =      21.8885
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =      61.8365 GB/Sec
L2_BW_total  =      25.2604 GB/Sec
gpu_total_sim_rate=7589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6533, 5775, 5892, 6256, 6680, 6481, 6225, 6451, 6234, 6076, 6101, 6633, 6509, 5613, 6314, 6678, 6577, 6095, 5942, 6100, 6888, 6411, 6355, 5625, 6470, 6467, 6541, 6225, 6216, 6485, 6327, 6739, 5419, 4988, 5177, 5148, 5314, 5827, 5480, 5208, 5278, 5846, 5190, 5532, 5451, 5262, 5021, 5122, 5247, 5443, 4788, 4880, 4837, 5167, 5274, 5407, 5218, 5112, 4799, 4917, 5135, 5438, 5396, 5157, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 7366270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7332027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29357
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7376935	W0_Idle:237704531	W0_Scoreboard:472294849	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1538 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 4969 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 17085632 
mrq_lat_table:184470 	5127 	6335 	35116 	17247 	9599 	10525 	14818 	17751 	7769 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3901107 	491039 	40324 	11889 	1968 	1799 	9482 	10821 	7124 	11454 	24350 	41879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	2566619 	358399 	670399 	308270 	284680 	221137 	29889 	3868 	1450 	1857 	1860 	9515 	10711 	7056 	11454 	24387 	41842 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1432761 	883793 	838121 	201835 	30523 	1094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	872271 	
mf_lat_pw_table:21998 	0 	0 	0 	0 	0 	0 	16238 	345 	124 	68 	152 	265 	601 	1176 	1813 	520 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        44        19        21        16        16        16        16        50        50        70        70        43        35        45        48 
dram[1]:        45        48        20        19        16        16        17        16        50        50        70        67        45        42        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        70        46        48        45        45 
dram[3]:        44        41        18        18        17        16        16        16        50        50        69        70        45        44        43        40 
dram[4]:        46        46        22        18        16        16        16        16        50        50        68        68        29        46        43        46 
dram[5]:        47        44        19        18        16        16        16        16        50        50        68        68        46        46        47        45 
dram[6]:        44        44        18        17        16        16        17        16        50        50        68        68        44        43        43        43 
dram[7]:        41        43        16        18        16        16        16        16        50        50        68        67        46        42        44        32 
dram[8]:        40        45        16        18        16        16        17        16        50        50        68        68        84        45        43        37 
dram[9]:        46        46        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        47        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    278201    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    316071    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    463362    237078    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    465864    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    247483    569195    582057    568988    471074    657136    247483    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.498626  2.618343  2.610845  2.686242  2.488479  2.483871  2.656514  2.522095  2.680685  2.651976  2.702955  2.663235  2.460459  2.543081  2.484293  2.546527 
dram[1]:  2.501323  2.528914  2.559677  2.588997  2.502392  2.479938  2.581699  2.564341  2.672256  2.749599  2.688889  2.696532  2.480978  2.452756  2.638773  2.579161 
dram[2]:  2.511299  2.501400  2.549763  2.590267  2.490625  2.467456  2.437596  2.577670  2.727848  2.625378  2.591691  2.657709  2.491298  2.476846  2.548649  2.605333 
dram[3]:  2.534286  2.539017  2.557994  2.569859  2.473134  2.615635  2.580431  2.577353  2.708649  2.781302  2.551678  2.568627  2.393671  2.525828  2.652916  2.576455 
dram[4]:  2.558571  2.670197  2.592710  2.598425  2.519623  2.493902  2.485849  2.679339  2.678516  2.776294  2.637681  2.748494  2.441656  2.372966  2.565684  2.602426 
dram[5]:  2.537464  2.535966  2.543036  2.674419  2.560127  2.458771  2.549114  2.662829  2.623704  2.757235  2.591231  2.679825  2.490765  2.454777  2.654794  2.577428 
dram[6]:  2.558106  2.554302  2.471449  2.574766  2.458399  2.466867  2.533133  2.528023  2.579795  2.643178  2.640990  2.648383  2.474684  2.470960  2.492347  2.533942 
dram[7]:  2.521552  2.533428  2.458092  2.575080  2.510903  2.507645  2.670628  2.623987  2.706250  2.722137  2.683109  2.667622  2.551913  2.584699  2.526384  2.511780 
dram[8]:  2.555882  2.636090  2.453846  2.496195  2.490854  2.527822  2.628378  2.623586  2.684615  2.609023  2.542396  2.612857  2.919481  2.484293  2.628966  2.540721 
dram[9]:  2.546243  2.587554  2.547739  2.524046  2.372881  2.501534  2.649266  2.571198  2.703416  2.645833  2.573654  2.585652  2.428025  2.490494  2.527202  2.631653 
dram[10]:  2.647059  2.561254  2.500000  2.647541  2.526316  2.569106  2.471139  2.645425  2.672180  2.675883  2.691741  2.690828  2.485095  2.465561  2.467844  2.564171 
average row locality = 309002/120190 = 2.570946
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1352      1335      1263      1260      1253      1273      1245      1232      1240      1265      1236      1266      1406      1412      1375      1406 
dram[1]:      1385      1360      1248      1254      1246      1256      1230      1264      1254      1236      1267      1290      1337      1374      1383      1394 
dram[2]:      1348      1334      1255      1276      1264      1289      1250      1261      1236      1256      1277      1307      1361      1422      1378      1413 
dram[3]:      1352      1324      1281      1265      1287      1250      1242      1258      1263      1220      1318      1287      1382      1388      1377      1385 
dram[4]:      1356      1327      1264      1289      1249      1273      1235      1252      1242      1221      1277      1278      1401      1374      1404      1405 
dram[5]:      1334      1341      1267      1264      1262      1266      1247      1269      1266      1225      1272      1276      1374      1396      1398      1419 
dram[6]:      1359      1370      1301      1284      1226      1257      1291      1314      1257      1260      1323      1311      1403      1414      1405      1405 
dram[7]:      1322      1344      1309      1259      1268      1279      1234      1263      1248      1267      1270      1290      1378      1382      1423      1387 
dram[8]:      1326      1337      1263      1279      1264      1239      1225      1266      1260      1249      1301      1265      1399      1381      1405      1382 
dram[9]:      1335      1335      1219      1207      1286      1272      1275      1252      1227      1263      1279      1251      1389      1406      1409      1373 
dram[10]:      1350      1344      1249      1273      1246      1242      1260      1268      1252      1255      1277      1258      1350      1396      1397      1396 
total reads: 229661
bank skew: 1423/1207 = 1.18
chip skew: 21180/20778 = 1.02
number of total write accesses:
dram[0]:       467       435       374       341       367       344       325       309       481       480       502       545       523       536       523       537 
dram[1]:       506       433       339       346       323       351       350       390       499       477       548       576       489       495       509       512 
dram[2]:       430       452       359       374       330       379       332       332       488       482       532       572       500       557       508       541 
dram[3]:       422       433       351       372       370       356       314       358       522       446       583       547       509       519       488       519 
dram[4]:       435       438       372       361       356       363       346       369       491       442       543       547       545       522       510       526 
dram[5]:       427       457       358       346       356       374       336       350       505       490       560       557       514       531       540       545 
dram[6]:       424       441       387       369       340       381       391       400       505       503       597       572       552       543       549       536 
dram[7]:       433       437       392       353       344       361       339       356       484       516       525       572       490       510       540       532 
dram[8]:       412       416       332       361       370       351       331       358       485       486       588       564       849       517       501       521 
dram[9]:       427       453       302       315       394       359       349       337       514       515       538       515       517       559       542       506 
dram[10]:       450       454       341       342       338       338       324       351       525       487       548       561       484       537       560       522 
total reads: 79341
bank skew: 849/302 = 2.81
chip skew: 7490/7089 = 1.06
average mf latency per bank:
dram[0]:      68462     73710     76832     78177     79736     83173     81336     85745     75503     72825     72141     71599     65188     63822     70809     72607
dram[1]:      68101     69790     77337     79260     83629     81221     82009     76308     75536     71232     72030     71846     66343     65394     71808     73606
dram[2]:      71807     71254     77438     77933     86447     78516     79726     81402     72888     73311     71674     68393     67744     64937     71643     71351
dram[3]:      69483     70923     76431     73574     80220     81327     81705     80948     69854     74697     68629     73510     66168     64667     69991     70842
dram[4]:      72821     72812     78536     79429     84646     79002     78814     78377     77296     74030     70043     69950     64227     64757     70250     69618
dram[5]:      73326     71650     76501     76785     78216     77256     81228     78000     73001     71205     67995     67750     64457     66598     70979     69175
dram[6]:      71102     73007     76279     74148     82907     76229     74948     75979     73143     68121     63104     69840     64169     64526     68742     70319
dram[7]:      72225     72631     76284     78661     80456     82958     81246     78812     72973     72036     71979     68038     66585     63866     69869     68662
dram[8]:      76684     73047     75317     77894     81366     80553     82831     80926     73432     73216     68462     69197     62782     65227     71151     69654
dram[9]:      76590     73909     80315     82569     77900     78854     79857     81489     76018     72099     70051     70826     62245     62245     69179     72487
dram[10]:      72904     70272     78785     77691     83737     79840     83999     79344     70025     75208     70579     68178     66443     62857     68456     68863
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098728 n_act=10832 n_pre=10816 n_req=27908 n_rd=83276 n_write=16788 bw_util=0.008263
n_activity=488542 dram_eff=0.4096
bk0: 5408a 24150886i bk1: 5340a 24147207i bk2: 5052a 24155706i bk3: 5040a 24155872i bk4: 5012a 24155086i bk5: 5092a 24153910i bk6: 4980a 24160728i bk7: 4928a 24158493i bk8: 4960a 24153814i bk9: 5060a 24153763i bk10: 4944a 24155838i bk11: 5064a 24151669i bk12: 5624a 24146735i bk13: 5648a 24146216i bk14: 5500a 24151911i bk15: 5624a 24146535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098714 n_act=10835 n_pre=10819 n_req=27921 n_rd=83112 n_write=16960 bw_util=0.008263
n_activity=487874 dram_eff=0.4102
bk0: 5540a 24148259i bk1: 5440a 24149962i bk2: 4992a 24157825i bk3: 5016a 24153701i bk4: 4984a 24158786i bk5: 5024a 24155340i bk6: 4920a 24155504i bk7: 5056a 24154293i bk8: 5016a 24152152i bk9: 4944a 24151605i bk10: 5068a 24155224i bk11: 5160a 24149663i bk12: 5348a 24148787i bk13: 5496a 24146154i bk14: 5532a 24147541i bk15: 5576a 24145805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11661
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24097759 n_act=11010 n_pre=10994 n_req=28095 n_rd=83708 n_write=16969 bw_util=0.008313
n_activity=493313 dram_eff=0.4082
bk0: 5392a 24152822i bk1: 5336a 24147245i bk2: 5020a 24158074i bk3: 5104a 24151430i bk4: 5056a 24155432i bk5: 5156a 24153291i bk6: 5000a 24157258i bk7: 5044a 24154922i bk8: 4944a 24153649i bk9: 5024a 24150905i bk10: 5108a 24153418i bk11: 5228a 24144786i bk12: 5444a 24151781i bk13: 5688a 24143201i bk14: 5512a 24153632i bk15: 5652a 24144247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116867
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098350 n_act=10885 n_pre=10869 n_req=27988 n_rd=83516 n_write=16820 bw_util=0.008285
n_activity=488158 dram_eff=0.4111
bk0: 5408a 24153375i bk1: 5296a 24149601i bk2: 5124a 24159032i bk3: 5060a 24155849i bk4: 5148a 24154346i bk5: 5000a 24152165i bk6: 4968a 24158087i bk7: 5032a 24151644i bk8: 5052a 24151511i bk9: 4880a 24155258i bk10: 5272a 24146857i bk11: 5148a 24149174i bk12: 5528a 24148810i bk13: 5552a 24144287i bk14: 5508a 24152509i bk15: 5540a 24145796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098435 n_act=10845 n_pre=10829 n_req=28013 n_rd=83388 n_write=16943 bw_util=0.008285
n_activity=491388 dram_eff=0.4084
bk0: 5424a 24153143i bk1: 5308a 24149944i bk2: 5056a 24155241i bk3: 5156a 24155255i bk4: 4996a 24153824i bk5: 5092a 24152887i bk6: 4940a 24153606i bk7: 5008a 24153214i bk8: 4968a 24156403i bk9: 4884a 24153715i bk10: 5108a 24152605i bk11: 5112a 24149689i bk12: 5604a 24145109i bk13: 5496a 24143616i bk14: 5616a 24150115i bk15: 5620a 24147273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098048 n_act=10895 n_pre=10879 n_req=28122 n_rd=83504 n_write=17114 bw_util=0.008309
n_activity=491155 dram_eff=0.4097
bk0: 5336a 24151477i bk1: 5364a 24147554i bk2: 5068a 24153240i bk3: 5056a 24156003i bk4: 5048a 24154258i bk5: 5064a 24151155i bk6: 4988a 24156730i bk7: 5076a 24152829i bk8: 5064a 24150366i bk9: 4900a 24152497i bk10: 5088a 24149798i bk11: 5104a 24146817i bk12: 5496a 24147655i bk13: 5584a 24144622i bk14: 5592a 24147073i bk15: 5676a 24144939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116466
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24095389 n_act=11294 n_pre=11278 n_req=28670 n_rd=84720 n_write=17759 bw_util=0.008462
n_activity=504399 dram_eff=0.4063
bk0: 5436a 24153355i bk1: 5480a 24146399i bk2: 5204a 24149932i bk3: 5136a 24153485i bk4: 4904a 24153188i bk5: 5028a 24152647i bk6: 5164a 24156296i bk7: 5256a 24148692i bk8: 5028a 24152773i bk9: 5040a 24150948i bk10: 5292a 24147638i bk11: 5244a 24145396i bk12: 5612a 24145813i bk13: 5656a 24143062i bk14: 5620a 24146457i bk15: 5620a 24142812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121426
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24097965 n_act=10886 n_pre=10870 n_req=28107 n_rd=83692 n_write=17027 bw_util=0.008317
n_activity=493582 dram_eff=0.4081
bk0: 5288a 24154878i bk1: 5376a 24147748i bk2: 5236a 24153380i bk3: 5036a 24155460i bk4: 5072a 24159330i bk5: 5116a 24151758i bk6: 4936a 24159526i bk7: 5052a 24154664i bk8: 4992a 24153435i bk9: 5068a 24149108i bk10: 5080a 24150812i bk11: 5160a 24147928i bk12: 5512a 24147385i bk13: 5528a 24146062i bk14: 5692a 24148444i bk15: 5548a 24148168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116399
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098075 n_act=10914 n_pre=10898 n_req=28283 n_rd=83364 n_write=17189 bw_util=0.008303
n_activity=491595 dram_eff=0.4091
bk0: 5304a 24153675i bk1: 5348a 24149399i bk2: 5052a 24158067i bk3: 5116a 24151999i bk4: 5056a 24156383i bk5: 4956a 24157670i bk6: 4900a 24162164i bk7: 5064a 24151217i bk8: 5040a 24152053i bk9: 4996a 24152593i bk10: 5204a 24150690i bk11: 5060a 24147356i bk12: 5596a 24149109i bk13: 5524a 24143617i bk14: 5620a 24149714i bk15: 5528a 24146137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113296
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098565 n_act=10939 n_pre=10923 n_req=27920 n_rd=83112 n_write=16901 bw_util=0.008259
n_activity=492124 dram_eff=0.4065
bk0: 5340a 24156303i bk1: 5340a 24150039i bk2: 4876a 24161959i bk3: 4828a 24158951i bk4: 5144a 24155488i bk5: 5088a 24155201i bk6: 5100a 24158982i bk7: 5008a 24154430i bk8: 4908a 24154033i bk9: 5052a 24150777i bk10: 5116a 24150170i bk11: 5004a 24148968i bk12: 5556a 24148939i bk13: 5624a 24142464i bk14: 5636a 24149734i bk15: 5492a 24147727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11704
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24220440 n_nop=24098562 n_act=10856 n_pre=10840 n_req=27975 n_rd=83252 n_write=16930 bw_util=0.008273
n_activity=488452 dram_eff=0.4102
bk0: 5400a 24150009i bk1: 5376a 24146486i bk2: 4996a 24157313i bk3: 5092a 24154760i bk4: 4984a 24153896i bk5: 4968a 24153778i bk6: 5040a 24157863i bk7: 5072a 24152942i bk8: 5008a 24153490i bk9: 5020a 24153315i bk10: 5108a 24151960i bk11: 5032a 24153167i bk12: 5400a 24150660i bk13: 5584a 24144079i bk14: 5588a 24145123i bk15: 5584a 24145393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115955

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10370, Miss_rate = 0.051, Pending_hits = 1590, Reservation_fails = 2
L2_cache_bank[1]: Access = 205937, Miss = 10449, Miss_rate = 0.051, Pending_hits = 1540, Reservation_fails = 2
L2_cache_bank[2]: Access = 205029, Miss = 10350, Miss_rate = 0.050, Pending_hits = 1555, Reservation_fails = 3
L2_cache_bank[3]: Access = 205636, Miss = 10428, Miss_rate = 0.051, Pending_hits = 1554, Reservation_fails = 10
L2_cache_bank[4]: Access = 205010, Miss = 10369, Miss_rate = 0.051, Pending_hits = 1529, Reservation_fails = 6
L2_cache_bank[5]: Access = 206107, Miss = 10558, Miss_rate = 0.051, Pending_hits = 1570, Reservation_fails = 5
L2_cache_bank[6]: Access = 206240, Miss = 10502, Miss_rate = 0.051, Pending_hits = 1572, Reservation_fails = 8
L2_cache_bank[7]: Access = 205089, Miss = 10377, Miss_rate = 0.051, Pending_hits = 1536, Reservation_fails = 5
L2_cache_bank[8]: Access = 205876, Miss = 10428, Miss_rate = 0.051, Pending_hits = 1582, Reservation_fails = 4
L2_cache_bank[9]: Access = 205691, Miss = 10419, Miss_rate = 0.051, Pending_hits = 1539, Reservation_fails = 5
L2_cache_bank[10]: Access = 205863, Miss = 10420, Miss_rate = 0.051, Pending_hits = 1531, Reservation_fails = 12
L2_cache_bank[11]: Access = 205901, Miss = 10456, Miss_rate = 0.051, Pending_hits = 1606, Reservation_fails = 5
L2_cache_bank[12]: Access = 206031, Miss = 10565, Miss_rate = 0.051, Pending_hits = 1592, Reservation_fails = 3
L2_cache_bank[13]: Access = 206398, Miss = 10615, Miss_rate = 0.051, Pending_hits = 1532, Reservation_fails = 4
L2_cache_bank[14]: Access = 205748, Miss = 10452, Miss_rate = 0.051, Pending_hits = 1507, Reservation_fails = 5
L2_cache_bank[15]: Access = 206195, Miss = 10471, Miss_rate = 0.051, Pending_hits = 1514, Reservation_fails = 6
L2_cache_bank[16]: Access = 240327, Miss = 10443, Miss_rate = 0.043, Pending_hits = 1856, Reservation_fails = 6
L2_cache_bank[17]: Access = 205364, Miss = 10398, Miss_rate = 0.051, Pending_hits = 1504, Reservation_fails = 7
L2_cache_bank[18]: Access = 204106, Miss = 10419, Miss_rate = 0.051, Pending_hits = 1505, Reservation_fails = 5
L2_cache_bank[19]: Access = 203935, Miss = 10359, Miss_rate = 0.051, Pending_hits = 1520, Reservation_fails = 7
L2_cache_bank[20]: Access = 203542, Miss = 10381, Miss_rate = 0.051, Pending_hits = 1553, Reservation_fails = 4
L2_cache_bank[21]: Access = 204790, Miss = 10432, Miss_rate = 0.051, Pending_hits = 1516, Reservation_fails = 3
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 229661
L2_total_cache_miss_rate = 0.0504
L2_total_cache_pending_hits = 34303
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3167615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 193865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.1544
	minimum = 6
	maximum = 812
Network latency average = 38.5585
	minimum = 6
	maximum = 564
Slowest packet = 9050473
Flit latency average = 45.4726
	minimum = 6
	maximum = 563
Slowest flit = 15630898
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0130482
	minimum = 0.00995773 (at node 9)
	maximum = 0.0709323 (at node 44)
Accepted packet rate average = 0.0130482
	minimum = 0.00995773 (at node 9)
	maximum = 0.0709323 (at node 44)
Injected flit rate average = 0.0195723
	minimum = 0.0159877 (at node 37)
	maximum = 0.0750371 (at node 44)
Accepted flit rate average= 0.0195723
	minimum = 0.0127902 (at node 9)
	maximum = 0.13776 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7295 (18 samples)
	minimum = 6 (18 samples)
	maximum = 440.222 (18 samples)
Network latency average = 19.9089 (18 samples)
	minimum = 6 (18 samples)
	maximum = 326.111 (18 samples)
Flit latency average = 21.5644 (18 samples)
	minimum = 6 (18 samples)
	maximum = 325.389 (18 samples)
Fragmentation average = 0.00321153 (18 samples)
	minimum = 0 (18 samples)
	maximum = 80.8889 (18 samples)
Injected packet rate average = 0.0197031 (18 samples)
	minimum = 0.0160509 (18 samples)
	maximum = 0.0594895 (18 samples)
Accepted packet rate average = 0.0197031 (18 samples)
	minimum = 0.0160509 (18 samples)
	maximum = 0.0594895 (18 samples)
Injected flit rate average = 0.0299798 (18 samples)
	minimum = 0.0200218 (18 samples)
	maximum = 0.0760638 (18 samples)
Accepted flit rate average = 0.0299798 (18 samples)
	minimum = 0.0223256 (18 samples)
	maximum = 0.10832 (18 samples)
Injected packet size average = 1.52157 (18 samples)
Accepted packet size average = 1.52157 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 14 min, 21 sec (15261 sec)
gpgpu_simulation_rate = 7589 (inst/sec)
gpgpu_simulation_rate = 1119 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2880369
gpu_sim_insn = 5569050
gpu_ipc =       1.9335
gpu_tot_sim_cycle = 20193224
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       6.0119
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 1484338
gpu_stall_icnt2sh    = 5535955
partiton_reqs_in_parallel = 63368118
partiton_reqs_in_parallel_total    = 285479724
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.2755
partiton_reqs_in_parallel_util = 63368118
partiton_reqs_in_parallel_util_total    = 285479724
gpu_sim_cycle_parition_util = 2880369
gpu_tot_sim_cycle_parition_util    = 13042465
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9087
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       3.1570 GB/Sec
L2_BW_total  =      21.8233 GB/Sec
gpu_total_sim_rate=6727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6933, 6190, 6232, 6770, 7110, 6866, 6595, 6890, 6579, 6351, 6471, 6963, 6794, 6043, 6784, 6978, 7022, 6610, 6227, 6685, 7143, 6871, 6840, 6154, 7055, 6652, 7201, 6825, 6586, 6955, 6512, 7324, 5636, 5448, 5579, 5510, 5791, 6159, 5727, 5570, 5755, 6338, 5482, 5893, 5713, 5723, 5483, 5559, 5479, 5605, 5265, 5042, 5239, 5444, 5591, 5584, 5520, 5289, 5276, 5394, 5467, 5859, 5818, 5418, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 7389462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7355219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29357
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7403890	W0_Idle:275579115	W0_Scoreboard:595104011	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1538 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 5192 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 20067245 
mrq_lat_table:197742 	5728 	6741 	35836 	18481 	10255 	11059 	15189 	17768 	7769 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3982677 	497268 	40513 	11892 	2031 	1934 	9678 	11209 	7991 	13160 	26368 	44453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	2648514 	358905 	670399 	308270 	290266 	221137 	29889 	3869 	1453 	1920 	1995 	9711 	11099 	7923 	13160 	26405 	44416 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1518510 	888454 	838295 	201835 	30523 	1094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	872271 	
mf_lat_pw_table:27352 	0 	0 	0 	0 	0 	0 	19452 	352 	125 	69 	162 	279 	637 	1237 	2011 	917 	328 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        44        19        21        16        16        16        16        50        50        70        70        43        39        45        48 
dram[1]:        45        48        20        19        16        16        17        16        50        50        70        67        45        42        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        70        46        48        45        45 
dram[3]:        44        41        19        18        17        16        16        16        50        50        69        70        45        44        43        40 
dram[4]:        46        46        22        18        16        16        16        16        50        50        68        68        29        46        43        46 
dram[5]:        47        44        19        18        16        16        16        16        50        50        68        68        46        46        47        45 
dram[6]:        44        44        18        17        16        16        17        16        50        50        68        68        44        43        43        43 
dram[7]:        41        43        16        18        16        16        16        16        50        50        68        67        46        42        44        32 
dram[8]:        40        45        16        18        16        16        17        16        50        50        68        68        84        45        43        37 
dram[9]:        46        46        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        47        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    372516    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    338651    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    479317    320207    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    589452    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    286554    569195    582057    568988    471074    657136    330836    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.458599  2.587500  2.560831  2.643302  2.455192  2.432394  2.601246  2.468657  2.610873  2.569425  2.634532  2.584906  2.426190  2.475271  2.458591  2.494532 
dram[1]:  2.452206  2.476440  2.537538  2.550000  2.453216  2.440629  2.534639  2.517143  2.604225  2.652493  2.612772  2.642857  2.419071  2.404412  2.589309  2.546261 
dram[2]:  2.477690  2.445736  2.508798  2.544656  2.428775  2.436541  2.385694  2.526080  2.670588  2.549020  2.534137  2.582790  2.423687  2.423256  2.488257  2.542289 
dram[3]:  2.498008  2.495946  2.513081  2.526850  2.407153  2.547761  2.523520  2.500000  2.638889  2.699387  2.502500  2.519054  2.365362  2.475124  2.595020  2.536030 
dram[4]:  2.529960  2.620397  2.550810  2.545718  2.470333  2.436185  2.434286  2.582451  2.557103  2.693598  2.553642  2.650138  2.375576  2.326767  2.511194  2.555556 
dram[5]:  2.504723  2.471129  2.491254  2.653543  2.510917  2.406849  2.483113  2.595777  2.564384  2.701807  2.541885  2.626703  2.446887  2.414201  2.615877  2.549938 
dram[6]:  2.484252  2.542216  2.419571  2.523741  2.404864  2.411928  2.477115  2.491848  2.505992  2.556309  2.550562  2.578470  2.434475  2.429412  2.458234  2.484185 
dram[7]:  2.470040  2.488095  2.425445  2.530792  2.478134  2.456461  2.614173  2.582712  2.650360  2.621547  2.611034  2.563969  2.516088  2.516582  2.480676  2.477995 
dram[8]:  2.503411  2.574409  2.424419  2.473609  2.444915  2.499257  2.605634  2.555228  2.623230  2.540278  2.500000  2.547619  2.850000  2.416164  2.559126  2.515605 
dram[9]:  2.503338  2.556011  2.527386  2.502326  2.351779  2.472857  2.604790  2.525373  2.611582  2.564802  2.498055  2.525745  2.389750  2.433918  2.492140  2.576271 
dram[10]:  2.574932  2.513762  2.474303  2.610169  2.503737  2.548092  2.431010  2.581184  2.595891  2.595775  2.621769  2.627586  2.429639  2.425328  2.426729  2.522613 
average row locality = 326813/129779 = 2.518227
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1449      1421      1341      1349      1340      1366      1329      1323      1321      1333      1313      1350      1499      1502      1459      1499 
dram[1]:      1484      1443      1341      1328      1335      1336      1315      1351      1331      1311      1353      1371      1426      1455      1463      1485 
dram[2]:      1445      1428      1343      1354      1349      1356      1347      1343      1309      1322      1344      1390      1468      1513      1482      1488 
dram[3]:      1448      1402      1369      1354      1361      1334      1328      1338      1356      1296      1399      1356      1473      1460      1470      1476 
dram[4]:      1453      1403      1348      1380      1332      1356      1337      1321      1320      1304      1360      1354      1495      1467      1491      1488 
dram[5]:      1419      1413      1342      1331      1351      1358      1335      1353      1348      1292      1363      1354      1470      1489      1485      1509 
dram[6]:      1451      1476      1402      1373      1318      1340      1376      1414      1348      1352      1413      1397      1488      1504      1491      1491 
dram[7]:      1407      1431      1372      1359      1343      1369      1305      1358      1337      1353      1351      1368      1455      1449      1501      1478 
dram[8]:      1412      1424      1327      1362      1345      1318      1320      1351      1347      1324      1366      1344      1476      1470      1476      1481 
dram[9]:      1434      1412      1305      1289      1374      1356      1368      1338      1314      1346      1363      1330      1472      1504      1502      1458 
dram[10]:      1426      1447      1336      1346      1323      1322      1360      1336      1345      1333      1361      1326      1448      1478      1491      1475 
total reads: 244575
bank skew: 1513/1289 = 1.17
chip skew: 22634/22128 = 1.02
number of total write accesses:
dram[0]:       481       442       385       348       386       361       341       331       504       499       518       568       539       550       530       554 
dram[1]:       517       449       349       355       343       370       368       411       518       498       570       590       502       507       523       524 
dram[2]:       443       465       368       384       356       391       354       352       507       498       549       591       517       571       531       556 
dram[3]:       433       445       360       387       389       373       335       382       544       464       603       561       521       530       510       530 
dram[4]:       447       447       384       374       375       381       367       386       516       463       568       570       567       541       528       536 
dram[5]:       437       470       367       354       374       399       356       368       524       502       579       574       534       551       558       559 
dram[6]:       442       451       403       381       363       399       410       420       534       532       630       591       574       561       569       551 
dram[7]:       448       450       401       367       357       380       355       375       505       545       542       596       500       524       553       549 
dram[8]:       423       427       341       372       386       364       345       384       505       505       599       582       861       533       515       534 
dram[9]:       441       459       310       325       411       375       372       354       535       534       563       534       533       577       559       518 
dram[10]:       464       471       349       348       352       347       349       365       550       510       566       579       503       552       579       533 
total reads: 82238
bank skew: 861/310 = 2.78
chip skew: 7811/7337 = 1.06
average mf latency per bank:
dram[0]:      69061     75372     77601     79943     80477     81651     82996     84919     76108     73112     72799     73508     65847     65714     70870     73360
dram[1]:      69210     71140     78827     81090     82243     80290     82001     77198     76021     71551     73013     74272     67436     66138     72073     74263
dram[2]:      72944     72718     78210     78399     83943     77985     80161     81684     74131     74811     72932     70271     69151     66449     72239     72533
dram[3]:      71533     73113     78685     72869     79726     80596     82540     80484     70629     75059     70814     74344     66232     65662     70650     71164
dram[4]:      73181     74544     79676     80519     83309     79074     78357     78836     76667     74867     70992     69862     65033     65471     70938     69497
dram[5]:      74917     71867     77622     77427     76954     76213     80501     78208     74477     72467     68276     69340     65073     67556     71737     69108
dram[6]:      72551     74329     78040     74992     81238     74410     75804     76191     74246     67959     65970     71656     64557     65219     68804     70338
dram[7]:      72332     74201     77174     79206     80197     81853     81336     79201     73996     72193     73341     69293     67332     64403     70322     68475
dram[8]:      77920     73895     75992     77749     80068     79931     83872     80544     74847     75136     69380     70373     63644     66275     71342     69546
dram[9]:      77489     75168     81901     82403     77584     77171     79451     81735     76157     72176     71264     72449     62860     63185     69814     73036
dram[10]:      73457     72999     79859     79682     81806     79268     84643     79221     70742     76538     72400     69967     67812     63565     67854     69864
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438928 n_act=11697 n_pre=11681 n_req=29531 n_rd=88776 n_write=17780 bw_util=0.007207
n_activity=524154 dram_eff=0.4066
bk0: 5796a 29495818i bk1: 5684a 29492875i bk2: 5364a 29501417i bk3: 5396a 29501286i bk4: 5360a 29500510i bk5: 5464a 29498523i bk6: 5316a 29505795i bk7: 5292a 29502847i bk8: 5284a 29498469i bk9: 5332a 29498365i bk10: 5252a 29501202i bk11: 5400a 29496271i bk12: 5996a 29491666i bk13: 6008a 29490511i bk14: 5836a 29497520i bk15: 5996a 29491370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0961397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29439018 n_act=11692 n_pre=11676 n_req=29522 n_rd=88512 n_write=17964 bw_util=0.007202
n_activity=522418 dram_eff=0.4076
bk0: 5936a 29493126i bk1: 5772a 29495009i bk2: 5364a 29503209i bk3: 5312a 29498865i bk4: 5340a 29503549i bk5: 5344a 29499865i bk6: 5260a 29500050i bk7: 5404a 29498704i bk8: 5324a 29497366i bk9: 5244a 29496257i bk10: 5412a 29500370i bk11: 5484a 29495202i bk12: 5704a 29494124i bk13: 5820a 29491374i bk14: 5852a 29492512i bk15: 5940a 29490815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.096412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29437920 n_act=11904 n_pre=11888 n_req=29714 n_rd=89124 n_write=18026 bw_util=0.007247
n_activity=529526 dram_eff=0.4047
bk0: 5780a 29498198i bk1: 5712a 29491726i bk2: 5372a 29503818i bk3: 5416a 29496560i bk4: 5396a 29500430i bk5: 5424a 29498921i bk6: 5388a 29501285i bk7: 5372a 29499655i bk8: 5236a 29498799i bk9: 5288a 29496173i bk10: 5376a 29498418i bk11: 5560a 29489628i bk12: 5872a 29495912i bk13: 6052a 29487535i bk14: 5928a 29497911i bk15: 5952a 29488908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0966622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438650 n_act=11748 n_pre=11732 n_req=29587 n_rd=88880 n_write=17852 bw_util=0.007219
n_activity=523233 dram_eff=0.408
bk0: 5792a 29498915i bk1: 5608a 29495121i bk2: 5476a 29504531i bk3: 5416a 29500706i bk4: 5444a 29499142i bk5: 5336a 29496786i bk6: 5312a 29502779i bk7: 5352a 29496015i bk8: 5424a 29496594i bk9: 5184a 29500316i bk10: 5596a 29492153i bk11: 5424a 29494776i bk12: 5892a 29494426i bk13: 5840a 29490322i bk14: 5880a 29497747i bk15: 5904a 29490794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0969221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438419 n_act=11772 n_pre=11756 n_req=29659 n_rd=88836 n_write=18079 bw_util=0.007232
n_activity=527754 dram_eff=0.4052
bk0: 5812a 29498159i bk1: 5612a 29495209i bk2: 5392a 29500108i bk3: 5520a 29499166i bk4: 5328a 29498412i bk5: 5424a 29497997i bk6: 5348a 29497617i bk7: 5284a 29497005i bk8: 5280a 29500931i bk9: 5216a 29498039i bk10: 5440a 29496512i bk11: 5416a 29494426i bk12: 5980a 29488943i bk13: 5868a 29487901i bk14: 5964a 29494863i bk15: 5952a 29492388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994918
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438410 n_act=11733 n_pre=11717 n_req=29718 n_rd=88848 n_write=18154 bw_util=0.007237
n_activity=526115 dram_eff=0.4068
bk0: 5676a 29496848i bk1: 5652a 29492882i bk2: 5368a 29498762i bk3: 5324a 29501736i bk4: 5404a 29499289i bk5: 5432a 29495787i bk6: 5340a 29501098i bk7: 5412a 29497428i bk8: 5392a 29495549i bk9: 5168a 29497662i bk10: 5452a 29493916i bk11: 5416a 29491159i bk12: 5880a 29492600i bk13: 5956a 29489174i bk14: 5940a 29491793i bk15: 6036a 29490059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0964579
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29434789 n_act=12255 n_pre=12239 n_req=30445 n_rd=90536 n_write=19043 bw_util=0.007412
n_activity=543666 dram_eff=0.4031
bk0: 5804a 29498087i bk1: 5904a 29491469i bk2: 5608a 29494403i bk3: 5492a 29498031i bk4: 5272a 29497520i bk5: 5360a 29496737i bk6: 5504a 29500342i bk7: 5656a 29492639i bk8: 5392a 29496635i bk9: 5408a 29494907i bk10: 5652a 29492219i bk11: 5588a 29490188i bk12: 5952a 29490719i bk13: 6016a 29487029i bk14: 5964a 29490916i bk15: 5964a 29487706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101113
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438373 n_act=11741 n_pre=11725 n_req=29683 n_rd=88944 n_write=18079 bw_util=0.007239
n_activity=528717 dram_eff=0.4048
bk0: 5628a 29500183i bk1: 5724a 29493047i bk2: 5488a 29499560i bk3: 5436a 29500457i bk4: 5372a 29504786i bk5: 5476a 29496498i bk6: 5220a 29505124i bk7: 5432a 29499499i bk8: 5348a 29498066i bk9: 5412a 29493426i bk10: 5404a 29495493i bk11: 5472a 29492598i bk12: 5820a 29493139i bk13: 5796a 29492103i bk14: 6004a 29493972i bk15: 5912a 29493231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0961025
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438709 n_act=11736 n_pre=11720 n_req=29819 n_rd=88572 n_write=18125 bw_util=0.007217
n_activity=525381 dram_eff=0.4062
bk0: 5648a 29499115i bk1: 5696a 29494422i bk2: 5308a 29503746i bk3: 5448a 29497275i bk4: 5380a 29501453i bk5: 5272a 29502718i bk6: 5280a 29507589i bk7: 5404a 29495315i bk8: 5388a 29497128i bk9: 5296a 29497625i bk10: 5464a 29496667i bk11: 5376a 29492121i bk12: 5904a 29494257i bk13: 5880a 29488790i bk14: 5904a 29495151i bk15: 5924a 29491219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0936794
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438685 n_act=11800 n_pre=11784 n_req=29565 n_rd=88660 n_write=17933 bw_util=0.00721
n_activity=527597 dram_eff=0.4041
bk0: 5736a 29501168i bk1: 5648a 29495639i bk2: 5220a 29507862i bk3: 5156a 29504080i bk4: 5496a 29501104i bk5: 5424a 29499552i bk6: 5472a 29503543i bk7: 5352a 29499041i bk8: 5256a 29498112i bk9: 5384a 29495054i bk10: 5452a 29494159i bk11: 5320a 29493745i bk12: 5888a 29493151i bk13: 6016a 29486711i bk14: 6008a 29494508i bk15: 5832a 29492687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29568862 n_nop=29438915 n_act=11702 n_pre=11686 n_req=29570 n_rd=88612 n_write=17947 bw_util=0.007208
n_activity=523420 dram_eff=0.4072
bk0: 5704a 29495548i bk1: 5788a 29491173i bk2: 5344a 29502921i bk3: 5384a 29500685i bk4: 5292a 29499423i bk5: 5288a 29499618i bk6: 5440a 29502382i bk7: 5344a 29498554i bk8: 5380a 29497896i bk9: 5332a 29498165i bk10: 5444a 29497136i bk11: 5304a 29497976i bk12: 5792a 29495180i bk13: 5912a 29488608i bk14: 5964a 29489694i bk15: 5900a 29490799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0958429

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11051, Miss_rate = 0.053, Pending_hits = 1600, Reservation_fails = 2
L2_cache_bank[1]: Access = 210322, Miss = 11143, Miss_rate = 0.053, Pending_hits = 1558, Reservation_fails = 2
L2_cache_bank[2]: Access = 209466, Miss = 11048, Miss_rate = 0.053, Pending_hits = 1560, Reservation_fails = 3
L2_cache_bank[3]: Access = 209934, Miss = 11080, Miss_rate = 0.053, Pending_hits = 1560, Reservation_fails = 10
L2_cache_bank[4]: Access = 209540, Miss = 11087, Miss_rate = 0.053, Pending_hits = 1538, Reservation_fails = 6
L2_cache_bank[5]: Access = 210392, Miss = 11194, Miss_rate = 0.053, Pending_hits = 1576, Reservation_fails = 5
L2_cache_bank[6]: Access = 210689, Miss = 11204, Miss_rate = 0.053, Pending_hits = 1579, Reservation_fails = 8
L2_cache_bank[7]: Access = 209302, Miss = 11016, Miss_rate = 0.053, Pending_hits = 1542, Reservation_fails = 5
L2_cache_bank[8]: Access = 210327, Miss = 11136, Miss_rate = 0.053, Pending_hits = 1586, Reservation_fails = 4
L2_cache_bank[9]: Access = 209957, Miss = 11073, Miss_rate = 0.053, Pending_hits = 1546, Reservation_fails = 5
L2_cache_bank[10]: Access = 210261, Miss = 11113, Miss_rate = 0.053, Pending_hits = 1536, Reservation_fails = 12
L2_cache_bank[11]: Access = 210055, Miss = 11099, Miss_rate = 0.053, Pending_hits = 1607, Reservation_fails = 5
L2_cache_bank[12]: Access = 210465, Miss = 11287, Miss_rate = 0.054, Pending_hits = 1605, Reservation_fails = 3
L2_cache_bank[13]: Access = 210869, Miss = 11347, Miss_rate = 0.054, Pending_hits = 1537, Reservation_fails = 4
L2_cache_bank[14]: Access = 209940, Miss = 11071, Miss_rate = 0.053, Pending_hits = 1511, Reservation_fails = 5
L2_cache_bank[15]: Access = 210618, Miss = 11165, Miss_rate = 0.053, Pending_hits = 1524, Reservation_fails = 6
L2_cache_bank[16]: Access = 244634, Miss = 11069, Miss_rate = 0.045, Pending_hits = 1857, Reservation_fails = 6
L2_cache_bank[17]: Access = 209736, Miss = 11074, Miss_rate = 0.053, Pending_hits = 1510, Reservation_fails = 7
L2_cache_bank[18]: Access = 208560, Miss = 11132, Miss_rate = 0.053, Pending_hits = 1521, Reservation_fails = 5
L2_cache_bank[19]: Access = 208272, Miss = 11033, Miss_rate = 0.053, Pending_hits = 1520, Reservation_fails = 7
L2_cache_bank[20]: Access = 208064, Miss = 11090, Miss_rate = 0.053, Pending_hits = 1562, Reservation_fails = 4
L2_cache_bank[21]: Access = 209003, Miss = 11063, Miss_rate = 0.053, Pending_hits = 1517, Reservation_fails = 3
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 244575
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 34452
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3243138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1127136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.39573
	minimum = 6
	maximum = 45
Network latency average = 7.38057
	minimum = 6
	maximum = 45
Slowest packet = 9171764
Flit latency average = 7.03329
	minimum = 6
	maximum = 44
Slowest flit = 15878154
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000666151
	minimum = 0.000512782 (at node 27)
	maximum = 0.000786358 (at node 32)
Accepted packet rate average = 0.000666151
	minimum = 0.000512782 (at node 27)
	maximum = 0.000786358 (at node 32)
Injected flit rate average = 0.00103396
	minimum = 0.000543507 (at node 27)
	maximum = 0.00161073 (at node 32)
Accepted flit rate average= 0.00103396
	minimum = 0.000762403 (at node 39)
	maximum = 0.00137101 (at node 18)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.4488 (19 samples)
	minimum = 6 (19 samples)
	maximum = 419.421 (19 samples)
Network latency average = 19.2496 (19 samples)
	minimum = 6 (19 samples)
	maximum = 311.316 (19 samples)
Flit latency average = 20.7996 (19 samples)
	minimum = 6 (19 samples)
	maximum = 310.579 (19 samples)
Fragmentation average = 0.0030425 (19 samples)
	minimum = 0 (19 samples)
	maximum = 76.6316 (19 samples)
Injected packet rate average = 0.0187012 (19 samples)
	minimum = 0.0152331 (19 samples)
	maximum = 0.0563999 (19 samples)
Accepted packet rate average = 0.0187012 (19 samples)
	minimum = 0.0152331 (19 samples)
	maximum = 0.0563999 (19 samples)
Injected flit rate average = 0.0284563 (19 samples)
	minimum = 0.0189966 (19 samples)
	maximum = 0.0721452 (19 samples)
Accepted flit rate average = 0.0284563 (19 samples)
	minimum = 0.0211907 (19 samples)
	maximum = 0.102691 (19 samples)
Injected packet size average = 1.52163 (19 samples)
Accepted packet size average = 1.52163 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 0 min, 46 sec (18046 sec)
gpgpu_simulation_rate = 6727 (inst/sec)
gpgpu_simulation_rate = 1118 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3250
gpu_sim_insn = 4446854
gpu_ipc =    1368.2628
gpu_tot_sim_cycle = 20418624
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =       6.1633
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 1484338
gpu_stall_icnt2sh    = 5536206
partiton_reqs_in_parallel = 71500
partiton_reqs_in_parallel_total    = 348847842
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.0883
partiton_reqs_in_parallel_util = 71500
partiton_reqs_in_parallel_util_total    = 348847842
gpu_sim_cycle_parition_util = 3250
gpu_tot_sim_cycle_parition_util    = 15922834
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9087
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     238.8848 GB/Sec
L2_BW_total  =      21.6204 GB/Sec
gpu_total_sim_rate=6968

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7038, 6295, 6337, 6875, 7215, 6971, 6700, 6995, 6684, 6456, 6576, 7068, 6899, 6148, 6889, 7083, 7127, 6715, 6332, 6790, 7248, 6976, 6945, 6259, 7160, 6757, 7306, 6930, 6691, 7060, 6617, 7429, 5720, 5532, 5663, 5594, 5875, 6243, 5811, 5654, 5839, 6422, 5566, 5977, 5797, 5807, 5567, 5643, 5563, 5689, 5349, 5126, 5323, 5528, 5675, 5668, 5604, 5373, 5360, 5478, 5551, 5943, 5902, 5502, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 7389462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7355219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29357
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7420164	W0_Idle:275580361	W0_Scoreboard:595137435	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1538 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 5184 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 20418621 
mrq_lat_table:198376 	5775 	6765 	35885 	18516 	10262 	11059 	15189 	17768 	7769 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3990446 	497690 	40513 	11892 	2031 	1934 	9678 	11209 	7991 	13160 	26368 	44453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	2656556 	359052 	670399 	308270 	290268 	221137 	29889 	3869 	1453 	1920 	1995 	9711 	11099 	7923 	13160 	26405 	44416 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1524965 	889900 	838556 	201844 	30523 	1094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	872271 	
mf_lat_pw_table:27372 	0 	0 	0 	0 	0 	0 	19459 	352 	125 	69 	162 	279 	637 	1237 	2011 	917 	328 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        44        19        21        16        16        16        16        50        50        70        70        43        39        45        48 
dram[1]:        45        48        20        19        16        16        17        16        50        50        70        67        45        42        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        70        46        48        45        45 
dram[3]:        44        41        19        18        17        16        16        16        50        50        69        70        45        44        43        40 
dram[4]:        46        46        22        18        16        16        16        16        50        50        68        68        29        46        43        46 
dram[5]:        47        44        19        18        16        16        16        16        50        50        68        68        46        46        47        45 
dram[6]:        44        44        18        17        16        16        17        16        50        50        68        68        44        43        43        43 
dram[7]:        41        43        16        18        16        16        16        16        50        50        68        67        46        42        44        32 
dram[8]:        40        45        16        18        16        16        17        16        50        50        68        68        84        45        43        37 
dram[9]:        46        46        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        47        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    372516    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    338651    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    479317    320207    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    589452    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    286554    569195    582057    568988    471074    657136    330836    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.458599  2.587500  2.560831  2.643302  2.460227  2.436006  2.601866  2.472429  2.613410  2.564246  2.634146  2.583110  2.427046  2.483133  2.460494  2.501214 
dram[1]:  2.452206  2.476440  2.537538  2.550000  2.456934  2.440000  2.536842  2.524286  2.603086  2.653002  2.607817  2.633199  2.427318  2.405141  2.592448  2.551899 
dram[2]:  2.477690  2.445736  2.508798  2.544656  2.439545  2.437326  2.392157  2.533532  2.663743  2.548747  2.536096  2.583333  2.434307  2.426249  2.493827  2.549068 
dram[3]:  2.498008  2.495946  2.513081  2.526850  2.409904  2.548435  2.528788  2.500726  2.634483  2.697248  2.505618  2.514398  2.368483  2.473358  2.602094  2.539141 
dram[4]:  2.529960  2.620397  2.550810  2.545718  2.473989  2.441795  2.439372  2.583081  2.559722  2.693475  2.547369  2.651099  2.379310  2.332176  2.519901  2.557377 
dram[5]:  2.504723  2.471129  2.491254  2.653543  2.521106  2.414501  2.490455  2.599398  2.563438  2.699248  2.539062  2.624490  2.454988  2.422668  2.622762  2.554187 
dram[6]:  2.484252  2.542216  2.419571  2.523741  2.410000  2.417476  2.485437  2.495251  2.514628  2.560811  2.558604  2.574193  2.438823  2.434783  2.466587  2.482424 
dram[7]:  2.470040  2.488095  2.425445  2.530792  2.482507  2.460028  2.620472  2.590774  2.642857  2.627586  2.608815  2.568449  2.519280  2.525510  2.484922  2.489621 
dram[8]:  2.503411  2.574409  2.424419  2.473609  2.450565  2.500000  2.607812  2.567010  2.627119  2.536653  2.498094  2.544137  2.851762  2.420989  2.563543  2.528090 
dram[9]:  2.503338  2.556011  2.527386  2.502326  2.353947  2.475036  2.608371  2.524590  2.614084  2.560380  2.502591  2.525034  2.394048  2.442757  2.495169  2.575521 
dram[10]:  2.574932  2.513762  2.474303  2.610169  2.512706  2.547256  2.436080  2.581818  2.594816  2.599719  2.618403  2.627235  2.422222  2.424821  2.430913  2.523212 
average row locality = 327609/129984 = 2.520380
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1449      1421      1341      1349      1346      1371      1332      1328      1327      1336      1317      1357      1505      1508      1462      1504 
dram[1]:      1484      1443      1341      1328      1340      1338      1319      1356      1337      1314      1362      1375      1432      1457      1467      1490 
dram[2]:      1445      1428      1343      1354      1359      1359      1354      1348      1313      1329      1348      1393      1478      1517      1489      1493 
dram[3]:      1448      1402      1369      1354      1363      1337      1334      1341      1364      1299      1404      1359      1477      1463      1476      1479 
dram[4]:      1453      1403      1348      1380      1337      1360      1343      1324      1326      1310      1366      1359      1502      1472      1497      1491 
dram[5]:      1419      1413      1342      1331      1358      1366      1340      1358      1354      1293      1369      1355      1478      1497      1490      1514 
dram[6]:      1451      1476      1402      1373      1324      1344      1382      1419      1356      1361      1422      1402      1496      1509      1497      1496 
dram[7]:      1407      1431      1372      1359      1346      1374      1309      1366      1343      1359      1352      1374      1458      1454      1505      1486 
dram[8]:      1412      1424      1327      1362      1349      1321      1324      1359      1354      1328      1367      1348      1481      1474      1480      1489 
dram[9]:      1434      1412      1305      1289      1378      1360      1373      1340      1320      1351      1369      1332      1477      1511      1507      1460 
dram[10]:      1426      1447      1336      1346      1329      1324      1366      1339      1351      1340      1367      1330      1454      1480      1496      1478 
total reads: 245234
bank skew: 1517/1289 = 1.18
chip skew: 22710/22183 = 1.02
number of total write accesses:
dram[0]:       481       442       385       348       386       361       341       331       505       500       519       570       541       553       531       557 
dram[1]:       517       449       349       355       343       370       368       411       519       498       573       592       505       508       524       526 
dram[2]:       443       465       368       384       356       391       354       352       509       501       549       591       523       572       531       559 
dram[3]:       433       445       360       387       389       373       335       382       546       465       603       562       522       533       512       532 
dram[4]:       447       447       384       374       375       381       367       386       517       465       570       571       568       543       529       537 
dram[5]:       437       470       367       354       374       399       356       368       525       502       581       574       540       555       561       560 
dram[6]:       442       451       403       381       363       399       410       420       535       534       630       593       577       563       570       552 
dram[7]:       448       450       401       367       357       380       355       375       507       546       542       596       502       526       555       553 
dram[8]:       423       427       341       372       386       364       345       384       506       506       599       583       866       533       517       536 
dram[9]:       441       459       310       325       411       375       372       354       536       536       563       534       534       580       559       518 
dram[10]:       464       471       349       348       352       347       349       365       551       511       568       580       508       552       580       533 
total reads: 82375
bank skew: 866/310 = 2.79
chip skew: 7823/7351 = 1.06
average mf latency per bank:
dram[0]:      69061     75372     77601     79943     80203     81420     82852     84669     75823     72958     72606     73170     65595     65432     70732     73080
dram[1]:      69210     71140     78827     81090     82003     80200     81812     76986     75740     71437     72567     74050     67129     66042     71897     74010
dram[2]:      72944     72718     78210     78399     83459     77855     79838     81450     73892     74409     72784     70170     68603     66295     71994     72255
dram[3]:      71533     73113     78685     72869     79639     80459     82249     80350     70266     74894     70643     74194     66071     65469     70371     70991
dram[4]:      73181     74544     79676     80519     83071     78897     78088     78703     76382     74536     70704     69650     64788     65248     70698     69365
dram[5]:      74917     71867     77622     77427     76648     75872     80270     77987     74205     72432     68002     69308     64627     67166     71462     68913
dram[6]:      72551     74329     78040     74992     80954     74244     75556     75990     73899     67570     65686     71410     64220     65003     68576     70137
dram[7]:      72332     74201     77174     79206     80060     81624     81146     78843     73682     71934     73307     69087     67165     64181     70122     68078
dram[8]:      77920     73895     75992     77749     79888     79793     83677     80181     74531     74937     69349     70196     63377     66148     71133     69208
dram[9]:      77489     75168     81901     82403     77415     76998     79229     81644     75875     71913     71049     72377     62678     62887     69650     72967
dram[10]:      73457     72999     79859     79682     81520     79178     84353     79087     70488     76213     72106     69789     67437     63507     67663     69764
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444627 n_act=11718 n_pre=11702 n_req=29604 n_rd=89012 n_write=17836 bw_util=0.007226
n_activity=525474 dram_eff=0.4067
bk0: 5796a 29501847i bk1: 5684a 29498905i bk2: 5364a 29507449i bk3: 5396a 29507318i bk4: 5384a 29506472i bk5: 5484a 29504452i bk6: 5328a 29511781i bk7: 5312a 29508801i bk8: 5308a 29504410i bk9: 5344a 29504268i bk10: 5268a 29507154i bk11: 5428a 29502143i bk12: 6020a 29497510i bk13: 6032a 29496382i bk14: 5848a 29503487i bk15: 6016a 29497267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0961353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444735 n_act=11714 n_pre=11698 n_req=29590 n_rd=88732 n_write=18016 bw_util=0.007219
n_activity=523782 dram_eff=0.4076
bk0: 5936a 29499155i bk1: 5772a 29501040i bk2: 5364a 29509241i bk3: 5312a 29504899i bk4: 5360a 29509521i bk5: 5352a 29505856i bk6: 5276a 29506028i bk7: 5424a 29504692i bk8: 5348a 29503261i bk9: 5256a 29502250i bk10: 5448a 29506151i bk11: 5500a 29501069i bk12: 5728a 29500021i bk13: 5828a 29497360i bk14: 5868a 29498482i bk15: 5960a 29496745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0964049
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29443579 n_act=11923 n_pre=11907 n_req=29798 n_rd=89400 n_write=18086 bw_util=0.007269
n_activity=531014 dram_eff=0.4048
bk0: 5780a 29504227i bk1: 5712a 29497755i bk2: 5372a 29509849i bk3: 5416a 29502593i bk4: 5436a 29506361i bk5: 5436a 29504871i bk6: 5416a 29507245i bk7: 5392a 29505646i bk8: 5252a 29504699i bk9: 5316a 29502024i bk10: 5392a 29504394i bk11: 5572a 29495616i bk12: 5912a 29501637i bk13: 6068a 29493407i bk14: 5956a 29503864i bk15: 5972a 29494788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0966662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444399 n_act=11768 n_pre=11752 n_req=29648 n_rd=89076 n_write=17900 bw_util=0.007234
n_activity=524494 dram_eff=0.4079
bk0: 5792a 29504943i bk1: 5608a 29501152i bk2: 5476a 29510563i bk3: 5416a 29506739i bk4: 5452a 29505162i bk5: 5348a 29502764i bk6: 5336a 29508744i bk7: 5364a 29502004i bk8: 5456a 29502418i bk9: 5196a 29506269i bk10: 5616a 29498127i bk11: 5436a 29500705i bk12: 5908a 29500383i bk13: 5852a 29496195i bk14: 5904a 29503629i bk15: 5916a 29496723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0969091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444122 n_act=11791 n_pre=11775 n_req=29732 n_rd=89084 n_write=18123 bw_util=0.00725
n_activity=529132 dram_eff=0.4052
bk0: 5812a 29504191i bk1: 5612a 29501241i bk2: 5392a 29506140i bk3: 5520a 29505198i bk4: 5348a 29504385i bk5: 5440a 29503980i bk6: 5372a 29503583i bk7: 5296a 29502989i bk8: 5304a 29506872i bk9: 5240a 29503939i bk10: 5464a 29502321i bk11: 5436a 29500365i bk12: 6008a 29494834i bk13: 5888a 29493802i bk14: 5988a 29500844i bk15: 5964a 29498371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444079 n_act=11751 n_pre=11735 n_req=29800 n_rd=89108 n_write=18222 bw_util=0.007258
n_activity=527532 dram_eff=0.4069
bk0: 5676a 29502876i bk1: 5652a 29498910i bk2: 5368a 29504791i bk3: 5324a 29507766i bk4: 5432a 29505247i bk5: 5464a 29501672i bk6: 5360a 29507073i bk7: 5432a 29503358i bk8: 5416a 29501449i bk9: 5172a 29503664i bk10: 5476a 29499804i bk11: 5420a 29497159i bk12: 5912a 29498400i bk13: 5988a 29494995i bk14: 5960a 29497696i bk15: 6056a 29495993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0964472
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29440434 n_act=12273 n_pre=12257 n_req=30533 n_rd=90840 n_write=19091 bw_util=0.007434
n_activity=545314 dram_eff=0.4032
bk0: 5804a 29504115i bk1: 5904a 29497500i bk2: 5608a 29500434i bk3: 5492a 29504064i bk4: 5296a 29503481i bk5: 5376a 29502698i bk6: 5528a 29506327i bk7: 5676a 29498616i bk8: 5424a 29502582i bk9: 5444a 29500775i bk10: 5688a 29498165i bk11: 5608a 29496077i bk12: 5984a 29496549i bk13: 6036a 29492911i bk14: 5988a 29496875i bk15: 5984a 29493601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101102
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444092 n_act=11754 n_pre=11738 n_req=29755 n_rd=89180 n_write=18131 bw_util=0.007257
n_activity=529985 dram_eff=0.405
bk0: 5628a 29506213i bk1: 5724a 29499080i bk2: 5488a 29505594i bk3: 5436a 29506492i bk4: 5384a 29510799i bk5: 5496a 29502464i bk6: 5236a 29511128i bk7: 5464a 29505413i bk8: 5372a 29503926i bk9: 5436a 29499376i bk10: 5408a 29501491i bk11: 5496a 29498559i bk12: 5832a 29499068i bk13: 5816a 29498011i bk14: 6020a 29499899i bk15: 5944a 29499098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0960864
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444446 n_act=11751 n_pre=11735 n_req=29887 n_rd=88796 n_write=18167 bw_util=0.007233
n_activity=526680 dram_eff=0.4062
bk0: 5648a 29505147i bk1: 5696a 29500455i bk2: 5308a 29509780i bk3: 5448a 29503310i bk4: 5396a 29507460i bk5: 5284a 29508699i bk6: 5296a 29513572i bk7: 5436a 29501279i bk8: 5416a 29503054i bk9: 5312a 29503554i bk10: 5468a 29502666i bk11: 5392a 29498028i bk12: 5924a 29500084i bk13: 5896a 29494762i bk14: 5920a 29501067i bk15: 5956a 29497126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0936668
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444446 n_act=11816 n_pre=11800 n_req=29625 n_rd=88872 n_write=17961 bw_util=0.007225
n_activity=528666 dram_eff=0.4042
bk0: 5736a 29507197i bk1: 5648a 29501672i bk2: 5220a 29513896i bk3: 5156a 29510116i bk4: 5512a 29507085i bk5: 5440a 29505497i bk6: 5492a 29509518i bk7: 5360a 29505036i bk8: 5280a 29504027i bk9: 5404a 29500918i bk10: 5476a 29500118i bk11: 5328a 29499734i bk12: 5908a 29499094i bk13: 6044a 29492573i bk14: 6028a 29500477i bk15: 5840a 29498671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970558
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29574895 n_nop=29444632 n_act=11726 n_pre=11710 n_req=29637 n_rd=88836 n_write=17991 bw_util=0.007224
n_activity=524832 dram_eff=0.4071
bk0: 5704a 29501579i bk1: 5788a 29497205i bk2: 5344a 29508955i bk3: 5384a 29506719i bk4: 5316a 29505415i bk5: 5296a 29505593i bk6: 5464a 29508350i bk7: 5356a 29504531i bk8: 5404a 29503804i bk9: 5360a 29504083i bk10: 5468a 29502989i bk11: 5320a 29503915i bk12: 5816a 29500921i bk13: 5920a 29494593i bk14: 5984a 29495658i bk15: 5912a 29496780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0958326

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11079, Miss_rate = 0.053, Pending_hits = 1666, Reservation_fails = 2
L2_cache_bank[1]: Access = 210694, Miss = 11174, Miss_rate = 0.053, Pending_hits = 1637, Reservation_fails = 2
L2_cache_bank[2]: Access = 209838, Miss = 11082, Miss_rate = 0.053, Pending_hits = 1648, Reservation_fails = 3
L2_cache_bank[3]: Access = 210306, Miss = 11101, Miss_rate = 0.053, Pending_hits = 1613, Reservation_fails = 10
L2_cache_bank[4]: Access = 209912, Miss = 11129, Miss_rate = 0.053, Pending_hits = 1641, Reservation_fails = 6
L2_cache_bank[5]: Access = 210764, Miss = 11221, Miss_rate = 0.053, Pending_hits = 1645, Reservation_fails = 5
L2_cache_bank[6]: Access = 211062, Miss = 11235, Miss_rate = 0.053, Pending_hits = 1660, Reservation_fails = 8
L2_cache_bank[7]: Access = 209674, Miss = 11034, Miss_rate = 0.053, Pending_hits = 1590, Reservation_fails = 5
L2_cache_bank[8]: Access = 210700, Miss = 11172, Miss_rate = 0.053, Pending_hits = 1685, Reservation_fails = 4
L2_cache_bank[9]: Access = 210329, Miss = 11099, Miss_rate = 0.053, Pending_hits = 1610, Reservation_fails = 5
L2_cache_bank[10]: Access = 210637, Miss = 11150, Miss_rate = 0.053, Pending_hits = 1634, Reservation_fails = 12
L2_cache_bank[11]: Access = 210428, Miss = 11127, Miss_rate = 0.053, Pending_hits = 1668, Reservation_fails = 5
L2_cache_bank[12]: Access = 210840, Miss = 11330, Miss_rate = 0.054, Pending_hits = 1716, Reservation_fails = 3
L2_cache_bank[13]: Access = 211242, Miss = 11380, Miss_rate = 0.054, Pending_hits = 1626, Reservation_fails = 4
L2_cache_bank[14]: Access = 210315, Miss = 11092, Miss_rate = 0.053, Pending_hits = 1566, Reservation_fails = 5
L2_cache_bank[15]: Access = 210991, Miss = 11203, Miss_rate = 0.053, Pending_hits = 1626, Reservation_fails = 6
L2_cache_bank[16]: Access = 245010, Miss = 11094, Miss_rate = 0.045, Pending_hits = 1915, Reservation_fails = 6
L2_cache_bank[17]: Access = 210104, Miss = 11105, Miss_rate = 0.053, Pending_hits = 1581, Reservation_fails = 7
L2_cache_bank[18]: Access = 208928, Miss = 11163, Miss_rate = 0.053, Pending_hits = 1598, Reservation_fails = 5
L2_cache_bank[19]: Access = 208640, Miss = 11055, Miss_rate = 0.053, Pending_hits = 1571, Reservation_fails = 7
L2_cache_bank[20]: Access = 208436, Miss = 11125, Miss_rate = 0.053, Pending_hits = 1657, Reservation_fails = 4
L2_cache_bank[21]: Access = 209375, Miss = 11084, Miss_rate = 0.053, Pending_hits = 1573, Reservation_fails = 3
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 245234
L2_total_cache_miss_rate = 0.0527
L2_total_cache_pending_hits = 36126
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1127154
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02393
	minimum = 6
	maximum = 74
Network latency average = 8.66836
	minimum = 6
	maximum = 67
Slowest packet = 9299423
Flit latency average = 8.64909
	minimum = 6
	maximum = 66
Slowest flit = 16027916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504217
	minimum = 0.0443213 (at node 0)
	maximum = 0.057864 (at node 38)
Accepted packet rate average = 0.0504217
	minimum = 0.0443213 (at node 0)
	maximum = 0.057864 (at node 38)
Injected flit rate average = 0.0756325
	minimum = 0.0443213 (at node 0)
	maximum = 0.115112 (at node 38)
Accepted flit rate average= 0.0756325
	minimum = 0.0566328 (at node 45)
	maximum = 0.0941828 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.3776 (20 samples)
	minimum = 6 (20 samples)
	maximum = 402.15 (20 samples)
Network latency average = 18.7205 (20 samples)
	minimum = 6 (20 samples)
	maximum = 299.1 (20 samples)
Flit latency average = 20.1921 (20 samples)
	minimum = 6 (20 samples)
	maximum = 298.35 (20 samples)
Fragmentation average = 0.00289038 (20 samples)
	minimum = 0 (20 samples)
	maximum = 72.8 (20 samples)
Injected packet rate average = 0.0202872 (20 samples)
	minimum = 0.0166876 (20 samples)
	maximum = 0.0564731 (20 samples)
Accepted packet rate average = 0.0202872 (20 samples)
	minimum = 0.0166876 (20 samples)
	maximum = 0.0564731 (20 samples)
Injected flit rate average = 0.0308151 (20 samples)
	minimum = 0.0202629 (20 samples)
	maximum = 0.0742936 (20 samples)
Accepted flit rate average = 0.0308151 (20 samples)
	minimum = 0.0229628 (20 samples)
	maximum = 0.102266 (20 samples)
Injected packet size average = 1.51894 (20 samples)
Accepted packet size average = 1.51894 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 1 min, 0 sec (18060 sec)
gpgpu_simulation_rate = 6968 (inst/sec)
gpgpu_simulation_rate = 1130 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5022
gpu_sim_insn = 4970317
gpu_ipc =     989.7087
gpu_tot_sim_cycle = 20650868
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =       6.3347
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 1484338
gpu_stall_icnt2sh    = 5536277
partiton_reqs_in_parallel = 110484
partiton_reqs_in_parallel_total    = 348919342
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.9015
partiton_reqs_in_parallel_util = 110484
partiton_reqs_in_parallel_util_total    = 348919342
gpu_sim_cycle_parition_util = 5022
gpu_tot_sim_cycle_parition_util    = 15926084
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9087
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     154.9913 GB/Sec
L2_BW_total  =      21.4150 GB/Sec
gpu_total_sim_rate=7237

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7153, 6410, 6452, 6990, 7330, 7086, 6815, 7110, 6799, 6571, 6691, 7183, 7014, 6263, 7004, 7198, 7242, 6830, 6447, 6905, 7363, 7091, 7060, 6374, 7275, 6872, 7421, 7045, 6806, 7175, 6732, 7544, 5812, 5624, 5755, 5686, 5967, 6335, 5903, 5746, 5931, 6514, 5658, 6069, 5889, 5899, 5659, 5735, 5655, 5781, 5441, 5218, 5415, 5620, 5767, 5760, 5696, 5465, 5452, 5570, 5643, 6035, 5994, 5594, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 7389462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7355219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29357
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7441328	W0_Idle:275586757	W0_Scoreboard:595165734	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1538 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 5175 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 20649223 
mrq_lat_table:198526 	5790 	6767 	35901 	18523 	10262 	11059 	15189 	17768 	7769 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3998529 	497819 	40513 	11892 	2031 	1934 	9678 	11209 	7991 	13160 	26368 	44453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	2664724 	359078 	670399 	308270 	290286 	221137 	29889 	3869 	1453 	1920 	1995 	9711 	11099 	7923 	13160 	26405 	44416 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1532839 	890213 	838576 	201844 	30523 	1094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	872271 	
mf_lat_pw_table:27377 	0 	0 	0 	0 	0 	0 	19470 	352 	125 	69 	162 	279 	637 	1237 	2011 	917 	328 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        44        19        21        16        16        16        16        50        50        70        70        43        39        45        48 
dram[1]:        45        48        20        19        16        16        17        16        50        50        70        67        45        42        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        70        46        48        45        45 
dram[3]:        44        41        19        18        17        16        16        16        50        50        69        70        45        44        43        40 
dram[4]:        46        46        22        18        16        16        16        16        50        50        68        68        29        46        43        46 
dram[5]:        47        44        19        18        16        16        16        16        50        50        68        68        46        46        47        45 
dram[6]:        44        44        18        17        16        16        17        16        50        50        68        68        44        43        43        43 
dram[7]:        41        43        16        18        16        16        16        16        50        50        68        67        46        42        44        32 
dram[8]:        40        45        16        18        16        16        17        16        50        50        68        68        84        45        43        37 
dram[9]:        46        46        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        47        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    372516    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    338651    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    479317    320207    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    589452    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    286554    569195    582057    568988    471074    657136    330836    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.458599  2.587500  2.560831  2.643302  2.460227  2.436006  2.601866  2.472429  2.615385  2.563459  2.639885  2.585007  2.425355  2.481348  2.460494  2.501214 
dram[1]:  2.452206  2.476440  2.537538  2.550000  2.456934  2.440000  2.536842  2.524286  2.606443  2.653509  2.615074  2.633690  2.427318  2.405141  2.592448  2.551899 
dram[2]:  2.477690  2.445736  2.508798  2.544656  2.439545  2.437326  2.390210  2.533532  2.663265  2.555710  2.535381  2.582575  2.432564  2.424594  2.493827  2.549068 
dram[3]:  2.498008  2.495946  2.513081  2.526850  2.409904  2.548435  2.526475  2.500726  2.639118  2.698777  2.507481  2.512418  2.368483  2.471535  2.600000  2.539141 
dram[4]:  2.529960  2.620397  2.550810  2.545718  2.473989  2.441795  2.439372  2.583081  2.560333  2.699545  2.550591  2.657967  2.377727  2.332176  2.519901  2.557377 
dram[5]:  2.504723  2.471129  2.491254  2.653543  2.521106  2.412568  2.490455  2.599398  2.565395  2.699248  2.545573  2.622283  2.453220  2.420990  2.622762  2.554187 
dram[6]:  2.484252  2.542216  2.419571  2.523741  2.410000  2.417476  2.485437  2.495251  2.522606  2.568919  2.562889  2.580645  2.438308  2.434783  2.466587  2.478839 
dram[7]:  2.470040  2.488095  2.425445  2.530792  2.482507  2.460028  2.620472  2.590774  2.644793  2.635862  2.606602  2.571615  2.519280  2.525510  2.484922  2.489621 
dram[8]:  2.503411  2.574409  2.424419  2.473609  2.450565  2.500000  2.607812  2.567010  2.632768  2.537293  2.496193  2.546053  2.851762  2.420989  2.563543  2.528090 
dram[9]:  2.503338  2.556011  2.527386  2.502326  2.353947  2.475036  2.608371  2.524590  2.616034  2.562331  2.505821  2.524324  2.394048  2.442757  2.495169  2.575521 
dram[10]:  2.572789  2.513762  2.474303  2.610169  2.512706  2.547256  2.436080  2.581818  2.598093  2.600840  2.620270  2.626374  2.424168  2.424821  2.430913  2.523212 
average row locality = 327799/130035 = 2.520852
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1449      1421      1341      1349      1346      1371      1332      1328      1331      1338      1321      1361      1506      1509      1462      1504 
dram[1]:      1484      1443      1341      1328      1340      1338      1319      1356      1342      1317      1370      1378      1432      1457      1467      1490 
dram[2]:      1445      1428      1343      1354      1359      1359      1355      1348      1318      1334      1350      1395      1479      1518      1489      1493 
dram[3]:      1448      1402      1369      1354      1363      1337      1335      1341      1370      1300      1408      1360      1477      1464      1477      1479 
dram[4]:      1453      1403      1348      1380      1337      1360      1343      1324      1329      1314      1371      1364      1503      1472      1497      1491 
dram[5]:      1419      1413      1342      1331      1358      1367      1340      1358      1358      1293      1374      1356      1479      1498      1490      1514 
dram[6]:      1451      1476      1402      1373      1324      1344      1382      1419      1362      1367      1428      1407      1498      1509      1497      1498 
dram[7]:      1407      1431      1372      1359      1346      1374      1309      1366      1347      1365      1353      1379      1458      1454      1505      1486 
dram[8]:      1412      1424      1327      1362      1349      1321      1324      1359      1358      1331      1368      1352      1481      1474      1480      1489 
dram[9]:      1434      1412      1305      1289      1378      1360      1373      1340      1324      1355      1374      1334      1477      1511      1507      1460 
dram[10]:      1427      1447      1336      1346      1329      1324      1366      1339      1356      1346      1371      1332      1458      1480      1496      1478 
total reads: 245424
bank skew: 1518/1289 = 1.18
chip skew: 22737/22202 = 1.02
number of total write accesses:
dram[0]:       481       442       385       348       386       361       341       331       505       500       519       570       541       553       531       557 
dram[1]:       517       449       349       355       343       370       368       411       519       498       573       592       505       508       524       526 
dram[2]:       443       465       368       384       356       391       354       352       509       501       549       591       523       572       531       559 
dram[3]:       433       445       360       387       389       373       335       382       546       465       603       562       522       533       512       532 
dram[4]:       447       447       384       374       375       381       367       386       517       465       570       571       568       543       529       537 
dram[5]:       437       470       367       354       374       399       356       368       525       502       581       574       540       555       561       560 
dram[6]:       442       451       403       381       363       399       410       420       535       534       630       593       577       563       570       552 
dram[7]:       448       450       401       367       357       380       355       375       507       546       542       596       502       526       555       553 
dram[8]:       423       427       341       372       386       364       345       384       506       506       599       583       866       533       517       536 
dram[9]:       441       459       310       325       411       375       372       354       536       536       563       534       534       580       559       518 
dram[10]:       464       471       349       348       352       347       349       365       551       511       568       580       508       552       580       533 
total reads: 82375
bank skew: 866/310 = 2.79
chip skew: 7823/7351 = 1.06
average mf latency per bank:
dram[0]:      69066     75376     77606     79948     80204     81421     82852     84669     75661     72882     72453     73024     65567     65405     70736     73084
dram[1]:      69214     71144     78832     81095     82004     80201     81812     76986     75540     71323     72273     73942     67133     66046     71901     74014
dram[2]:      72948     72722     78215     78404     83460     77856     79792     81450     73694     74209     72712     70103     68574     66267     71998     72259
dram[3]:      71538     73117     78690     72874     79640     80460     82200     80350     70049     74855     70507     74160     66076     65441     70340     70996
dram[4]:      73186     74549     79681     80524     83072     78898     78088     78703     76261     74372     70527     69475     64761     65252     70703     69369
dram[5]:      74922     71871     77627     77432     76649     75831     80270     77987     74051     72435     67833     69277     64599     67137     71466     68917
dram[6]:      72555     74333     78045     74996     80955     74245     75556     75990     73669     67361     65499     71236     64163     65007     68580     70073
dram[7]:      72337     74205     77179     79211     80061     81625     81146     78843     73526     71711     73273     68917     67169     64185     70127     68082
dram[8]:      77924     73899     75997     77754     79888     79794     83677     80181     74374     74818     69318     70056     63381     66152     71137     69212
dram[9]:      77494     75173     81906     82408     77416     76999     79229     81644     75716     71765     70870     72304     62682     62891     69654     72971
dram[10]:      73423     73004     79864     79687     81520     79179     84353     79087     70307     75970     71962     69720     67305     63511     67667     69768
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453877 n_act=11723 n_pre=11707 n_req=29620 n_rd=89076 n_write=17836 bw_util=0.007228
n_activity=525795 dram_eff=0.4067
bk0: 5796a 29511170i bk1: 5684a 29508228i bk2: 5364a 29516772i bk3: 5396a 29516641i bk4: 5384a 29515796i bk5: 5484a 29513777i bk6: 5328a 29521107i bk7: 5312a 29518127i bk8: 5324a 29513681i bk9: 5352a 29513545i bk10: 5284a 29516450i bk11: 5444a 29511411i bk12: 6024a 29506801i bk13: 6036a 29505673i bk14: 5848a 29512808i bk15: 6016a 29506590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.096107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453975 n_act=11718 n_pre=11702 n_req=29609 n_rd=88808 n_write=18016 bw_util=0.007222
n_activity=524140 dram_eff=0.4076
bk0: 5936a 29508479i bk1: 5772a 29510364i bk2: 5364a 29518565i bk3: 5312a 29514223i bk4: 5360a 29518846i bk5: 5352a 29515181i bk6: 5276a 29515353i bk7: 5424a 29514018i bk8: 5368a 29512524i bk9: 5268a 29511527i bk10: 5480a 29515391i bk11: 5512a 29510345i bk12: 5728a 29509342i bk13: 5828a 29506682i bk14: 5868a 29507805i bk15: 5960a 29506069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0963764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29452821 n_act=11930 n_pre=11914 n_req=29815 n_rd=89468 n_write=18086 bw_util=0.007271
n_activity=531447 dram_eff=0.4048
bk0: 5780a 29513550i bk1: 5712a 29507079i bk2: 5372a 29519173i bk3: 5416a 29511917i bk4: 5436a 29515687i bk5: 5436a 29514198i bk6: 5420a 29516540i bk7: 5392a 29514971i bk8: 5272a 29513937i bk9: 5336a 29511293i bk10: 5400a 29513678i bk11: 5580a 29504900i bk12: 5916a 29510927i bk13: 6072a 29502697i bk14: 5956a 29513186i bk15: 5972a 29504111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0966377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453651 n_act=11774 n_pre=11758 n_req=29663 n_rd=89136 n_write=17900 bw_util=0.007236
n_activity=524928 dram_eff=0.4078
bk0: 5792a 29514266i bk1: 5608a 29510476i bk2: 5476a 29519887i bk3: 5416a 29516063i bk4: 5452a 29514487i bk5: 5348a 29512089i bk6: 5340a 29518038i bk7: 5364a 29511328i bk8: 5480a 29511674i bk9: 5200a 29515588i bk10: 5632a 29507400i bk11: 5440a 29509997i bk12: 5908a 29509705i bk13: 5856a 29505486i bk14: 5908a 29512919i bk15: 5916a 29506045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0968801
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453368 n_act=11794 n_pre=11778 n_req=29750 n_rd=89156 n_write=18123 bw_util=0.007252
n_activity=529508 dram_eff=0.4052
bk0: 5812a 29513514i bk1: 5612a 29510564i bk2: 5392a 29515464i bk3: 5520a 29514522i bk4: 5348a 29513709i bk5: 5440a 29513306i bk6: 5372a 29512909i bk7: 5296a 29512316i bk8: 5316a 29516153i bk9: 5256a 29513236i bk10: 5484a 29511586i bk11: 5456a 29509648i bk12: 6012a 29504125i bk13: 5888a 29503123i bk14: 5988a 29510165i bk15: 5964a 29507693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.099447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453341 n_act=11756 n_pre=11740 n_req=29813 n_rd=89160 n_write=18222 bw_util=0.007259
n_activity=527918 dram_eff=0.4068
bk0: 5676a 29512199i bk1: 5652a 29508234i bk2: 5368a 29514115i bk3: 5324a 29517090i bk4: 5432a 29514572i bk5: 5468a 29510965i bk6: 5360a 29516397i bk7: 5432a 29512683i bk8: 5432a 29510721i bk9: 5172a 29512988i bk10: 5496a 29509093i bk11: 5424a 29506452i bk12: 5916a 29507692i bk13: 5992a 29504286i bk14: 5960a 29507017i bk15: 6056a 29505316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0964173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29449642 n_act=12277 n_pre=12261 n_req=30560 n_rd=90948 n_write=19091 bw_util=0.007439
n_activity=545828 dram_eff=0.4032
bk0: 5804a 29513436i bk1: 5904a 29506823i bk2: 5608a 29509757i bk3: 5492a 29513387i bk4: 5296a 29512805i bk5: 5376a 29512022i bk6: 5528a 29515652i bk7: 5676a 29507941i bk8: 5448a 29511862i bk9: 5468a 29510038i bk10: 5712a 29507423i bk11: 5628a 29505356i bk12: 5992a 29505834i bk13: 6036a 29502234i bk14: 5988a 29506198i bk15: 5992a 29502862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101073
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453346 n_act=11757 n_pre=11741 n_req=29771 n_rd=89244 n_write=18131 bw_util=0.007259
n_activity=530304 dram_eff=0.405
bk0: 5628a 29515534i bk1: 5724a 29508404i bk2: 5488a 29514919i bk3: 5436a 29515817i bk4: 5384a 29520124i bk5: 5496a 29511790i bk6: 5236a 29520455i bk7: 5464a 29514740i bk8: 5388a 29513199i bk9: 5460a 29508656i bk10: 5412a 29510784i bk11: 5516a 29507822i bk12: 5832a 29508389i bk13: 5816a 29507332i bk14: 6020a 29509220i bk15: 5944a 29508419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0960577
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453716 n_act=11754 n_pre=11738 n_req=29899 n_rd=88844 n_write=18167 bw_util=0.007234
n_activity=526959 dram_eff=0.4061
bk0: 5648a 29514471i bk1: 5696a 29509779i bk2: 5308a 29519104i bk3: 5448a 29512634i bk4: 5396a 29516785i bk5: 5284a 29518024i bk6: 5296a 29522898i bk7: 5436a 29510605i bk8: 5432a 29512351i bk9: 5324a 29512833i bk10: 5472a 29511958i bk11: 5408a 29507298i bk12: 5924a 29509406i bk13: 5896a 29504084i bk14: 5920a 29510389i bk15: 5956a 29506448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.093638
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453702 n_act=11820 n_pre=11804 n_req=29640 n_rd=88932 n_write=17961 bw_util=0.007226
n_activity=528927 dram_eff=0.4042
bk0: 5736a 29516520i bk1: 5648a 29510996i bk2: 5220a 29523220i bk3: 5156a 29519440i bk4: 5512a 29516409i bk5: 5440a 29514823i bk6: 5492a 29518844i bk7: 5360a 29514362i bk8: 5296a 29513299i bk9: 5420a 29510180i bk10: 5496a 29509379i bk11: 5336a 29509007i bk12: 5908a 29508414i bk13: 6044a 29501896i bk14: 6028a 29509800i bk15: 5840a 29507994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970296
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29584219 n_nop=29453854 n_act=11733 n_pre=11717 n_req=29659 n_rd=88924 n_write=17991 bw_util=0.007228
n_activity=525354 dram_eff=0.407
bk0: 5708a 29510869i bk1: 5788a 29506527i bk2: 5344a 29518277i bk3: 5384a 29516044i bk4: 5316a 29514740i bk5: 5296a 29514918i bk6: 5464a 29517675i bk7: 5356a 29513857i bk8: 5424a 29513069i bk9: 5384a 29513307i bk10: 5484a 29512260i bk11: 5328a 29513200i bk12: 5832a 29510192i bk13: 5920a 29503915i bk14: 5984a 29504980i bk15: 5912a 29506102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0958059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11088, Miss_rate = 0.053, Pending_hits = 1679, Reservation_fails = 2
L2_cache_bank[1]: Access = 211067, Miss = 11181, Miss_rate = 0.053, Pending_hits = 1648, Reservation_fails = 2
L2_cache_bank[2]: Access = 210211, Miss = 11095, Miss_rate = 0.053, Pending_hits = 1666, Reservation_fails = 3
L2_cache_bank[3]: Access = 210680, Miss = 11107, Miss_rate = 0.053, Pending_hits = 1620, Reservation_fails = 10
L2_cache_bank[4]: Access = 210288, Miss = 11138, Miss_rate = 0.053, Pending_hits = 1651, Reservation_fails = 6
L2_cache_bank[5]: Access = 211136, Miss = 11229, Miss_rate = 0.053, Pending_hits = 1657, Reservation_fails = 5
L2_cache_bank[6]: Access = 211440, Miss = 11247, Miss_rate = 0.053, Pending_hits = 1674, Reservation_fails = 8
L2_cache_bank[7]: Access = 210047, Miss = 11037, Miss_rate = 0.053, Pending_hits = 1593, Reservation_fails = 5
L2_cache_bank[8]: Access = 211072, Miss = 11181, Miss_rate = 0.053, Pending_hits = 1697, Reservation_fails = 4
L2_cache_bank[9]: Access = 210701, Miss = 11108, Miss_rate = 0.053, Pending_hits = 1619, Reservation_fails = 5
L2_cache_bank[10]: Access = 211012, Miss = 11160, Miss_rate = 0.053, Pending_hits = 1647, Reservation_fails = 12
L2_cache_bank[11]: Access = 210803, Miss = 11130, Miss_rate = 0.053, Pending_hits = 1670, Reservation_fails = 5
L2_cache_bank[12]: Access = 211213, Miss = 11344, Miss_rate = 0.054, Pending_hits = 1734, Reservation_fails = 3
L2_cache_bank[13]: Access = 211616, Miss = 11393, Miss_rate = 0.054, Pending_hits = 1643, Reservation_fails = 4
L2_cache_bank[14]: Access = 210687, Miss = 11097, Miss_rate = 0.053, Pending_hits = 1575, Reservation_fails = 5
L2_cache_bank[15]: Access = 211362, Miss = 11214, Miss_rate = 0.053, Pending_hits = 1639, Reservation_fails = 6
L2_cache_bank[16]: Access = 245379, Miss = 11099, Miss_rate = 0.045, Pending_hits = 1922, Reservation_fails = 6
L2_cache_bank[17]: Access = 210474, Miss = 11112, Miss_rate = 0.053, Pending_hits = 1591, Reservation_fails = 7
L2_cache_bank[18]: Access = 209302, Miss = 11172, Miss_rate = 0.053, Pending_hits = 1610, Reservation_fails = 5
L2_cache_bank[19]: Access = 209012, Miss = 11061, Miss_rate = 0.053, Pending_hits = 1583, Reservation_fails = 7
L2_cache_bank[20]: Access = 208811, Miss = 11139, Miss_rate = 0.053, Pending_hits = 1676, Reservation_fails = 4
L2_cache_bank[21]: Access = 209749, Miss = 11092, Miss_rate = 0.053, Pending_hits = 1584, Reservation_fails = 3
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 245424
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 36378
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3256743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1127159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35838
	minimum = 6
	maximum = 34
Network latency average = 7.29658
	minimum = 6
	maximum = 23
Slowest packet = 9315152
Flit latency average = 6.94496
	minimum = 6
	maximum = 22
Slowest flit = 16038633
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327106
	minimum = 0.0286795 (at node 0)
	maximum = 0.0376419 (at node 34)
Accepted packet rate average = 0.0327106
	minimum = 0.0286795 (at node 0)
	maximum = 0.0376419 (at node 34)
Injected flit rate average = 0.0490659
	minimum = 0.0286795 (at node 0)
	maximum = 0.0751842 (at node 34)
Accepted flit rate average= 0.0490659
	minimum = 0.0367457 (at node 44)
	maximum = 0.0607449 (at node 24)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.329 (21 samples)
	minimum = 6 (21 samples)
	maximum = 384.619 (21 samples)
Network latency average = 18.1765 (21 samples)
	minimum = 6 (21 samples)
	maximum = 285.952 (21 samples)
Flit latency average = 19.5613 (21 samples)
	minimum = 6 (21 samples)
	maximum = 285.19 (21 samples)
Fragmentation average = 0.00275274 (21 samples)
	minimum = 0 (21 samples)
	maximum = 69.3333 (21 samples)
Injected packet rate average = 0.0208788 (21 samples)
	minimum = 0.0172586 (21 samples)
	maximum = 0.0555764 (21 samples)
Accepted packet rate average = 0.0208788 (21 samples)
	minimum = 0.0172586 (21 samples)
	maximum = 0.0555764 (21 samples)
Injected flit rate average = 0.0316842 (21 samples)
	minimum = 0.0206637 (21 samples)
	maximum = 0.074336 (21 samples)
Accepted flit rate average = 0.0316842 (21 samples)
	minimum = 0.0236192 (21 samples)
	maximum = 0.100289 (21 samples)
Injected packet size average = 1.51753 (21 samples)
Accepted packet size average = 1.51753 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 1 min, 15 sec (18075 sec)
gpgpu_simulation_rate = 7237 (inst/sec)
gpgpu_simulation_rate = 1142 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3183
gpu_sim_insn = 4446804
gpu_ipc =    1397.0481
gpu_tot_sim_cycle = 20876201
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =       6.4793
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 1484338
gpu_stall_icnt2sh    = 5536292
partiton_reqs_in_parallel = 70026
partiton_reqs_in_parallel_total    = 349029826
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.7224
partiton_reqs_in_parallel_util = 70026
partiton_reqs_in_parallel_util_total    = 349029826
gpu_sim_cycle_parition_util = 3183
gpu_tot_sim_cycle_parition_util    = 15931106
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9087
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.3176 GB/Sec
L2_BW_total  =      21.2209 GB/Sec
gpu_total_sim_rate=7477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7258, 6515, 6557, 7095, 7435, 7191, 6920, 7215, 6904, 6676, 6796, 7288, 7119, 6368, 7109, 7303, 7347, 6935, 6552, 7010, 7468, 7196, 7165, 6479, 7380, 6977, 7526, 7150, 6911, 7280, 6837, 7649, 5917, 5729, 5860, 5791, 6072, 6440, 6008, 5851, 6036, 6619, 5763, 6174, 5994, 6004, 5764, 5840, 5739, 5865, 5525, 5302, 5499, 5704, 5851, 5844, 5780, 5549, 5536, 5654, 5727, 6119, 6078, 5678, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 7389462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7355219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29357
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7457644	W0_Idle:275589121	W0_Scoreboard:595195515	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1538 
maxdqlatency = 0 
maxmflatency = 484333 
averagemflatency = 5166 
max_icnt2mem_latency = 484078 
max_icnt2sh_latency = 20649223 
mrq_lat_table:198526 	5790 	6767 	35901 	18523 	10262 	11059 	15189 	17768 	7769 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4006700 	497819 	40513 	11892 	2031 	1934 	9678 	11209 	7991 	13160 	26368 	44453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	2672615 	359358 	670399 	308270 	290286 	221137 	29889 	3869 	1453 	1920 	1995 	9711 	11099 	7923 	13160 	26405 	44416 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1539506 	891651 	838642 	201844 	30523 	1094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10389 	259885 	872271 	
mf_lat_pw_table:27377 	0 	0 	0 	0 	0 	0 	19476 	352 	125 	69 	162 	279 	637 	1237 	2011 	917 	328 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        44        19        21        16        16        16        16        50        50        70        70        43        39        45        48 
dram[1]:        45        48        20        19        16        16        17        16        50        50        70        67        45        42        45        44 
dram[2]:        47        45        22        18        16        16        16        16        50        50        68        70        46        48        45        45 
dram[3]:        44        41        19        18        17        16        16        16        50        50        69        70        45        44        43        40 
dram[4]:        46        46        22        18        16        16        16        16        50        50        68        68        29        46        43        46 
dram[5]:        47        44        19        18        16        16        16        16        50        50        68        68        46        46        47        45 
dram[6]:        44        44        18        17        16        16        17        16        50        50        68        68        44        43        43        43 
dram[7]:        41        43        16        18        16        16        16        16        50        50        68        67        46        42        44        32 
dram[8]:        40        45        16        18        16        16        17        16        50        50        68        68        84        45        43        37 
dram[9]:        46        46        16        18        16        16        16        16        55        55        68        68        44        45        46        43 
dram[10]:        35        46        19        16        17        16        16        16        55        55        68        68        44        43        47        46 
maximum service time to same row:
dram[0]:    658751    660117    660586    662380    657597    461544    468563    463521    372516    654740    651631    589554    460498    658646    656819    689709 
dram[1]:    658458    464971    658967    661017    586912    656147    662032    659271    571251    658745    689368    496733    659959    657178    655863    746041 
dram[2]:    584405    657575    653512    588859    464526    585707    569374    571311    584583    585201    644788    466902    416796    466819    485654    747175 
dram[3]:    656401    618232    658214    658431    656831    658555    658348    659102    659573    585015    660816    585249    655535    639235    747525    659129 
dram[4]:    618097    655425    660350    467148    262417    657093    584344    643976    462951    664886    584514    656364    656749    338651    252585    661869 
dram[5]:    587063    642100    586294    657930    570405    652839    660817    657902    662187    656961    655787    664338    655824    464058    659126    586261 
dram[6]:    587052    660203    656472    660313    587003    571238    587272    584724    587900    583733    660741    587893    468868    648180    657616    660683 
dram[7]:    477618    479317    320207    659647    654333    464587    657690    655879    483280    584339    656281    655616    659762    434990    659136    650740 
dram[8]:    660987    656546    645344    659490    658124    589452    584002    654944    656710    658431    657311    654700    464325    658795    585060    659598 
dram[9]:    663359    286554    569195    582057    568988    471074    657136    330836    516484    660846    465821    503333    658212    569367    493711    658868 
dram[10]:    662514    459206    464981    640781    465357    653575    571314    587017    655163    657450    662729    657958    642001    654902    656539    655780 
average row accesses per activate:
dram[0]:  2.458599  2.587500  2.560831  2.643302  2.460227  2.436006  2.601866  2.472429  2.615385  2.563459  2.639885  2.585007  2.425355  2.481348  2.460494  2.501214 
dram[1]:  2.452206  2.476440  2.537538  2.550000  2.456934  2.440000  2.536842  2.524286  2.606443  2.653509  2.615074  2.633690  2.427318  2.405141  2.592448  2.551899 
dram[2]:  2.477690  2.445736  2.508798  2.544656  2.439545  2.437326  2.390210  2.533532  2.663265  2.555710  2.535381  2.582575  2.432564  2.424594  2.493827  2.549068 
dram[3]:  2.498008  2.495946  2.513081  2.526850  2.409904  2.548435  2.526475  2.500726  2.639118  2.698777  2.507481  2.512418  2.368483  2.471535  2.600000  2.539141 
dram[4]:  2.529960  2.620397  2.550810  2.545718  2.473989  2.441795  2.439372  2.583081  2.560333  2.699545  2.550591  2.657967  2.377727  2.332176  2.519901  2.557377 
dram[5]:  2.504723  2.471129  2.491254  2.653543  2.521106  2.412568  2.490455  2.599398  2.565395  2.699248  2.545573  2.622283  2.453220  2.420990  2.622762  2.554187 
dram[6]:  2.484252  2.542216  2.419571  2.523741  2.410000  2.417476  2.485437  2.495251  2.522606  2.568919  2.562889  2.580645  2.438308  2.434783  2.466587  2.478839 
dram[7]:  2.470040  2.488095  2.425445  2.530792  2.482507  2.460028  2.620472  2.590774  2.644793  2.635862  2.606602  2.571615  2.519280  2.525510  2.484922  2.489621 
dram[8]:  2.503411  2.574409  2.424419  2.473609  2.450565  2.500000  2.607812  2.567010  2.632768  2.537293  2.496193  2.546053  2.851762  2.420989  2.563543  2.528090 
dram[9]:  2.503338  2.556011  2.527386  2.502326  2.353947  2.475036  2.608371  2.524590  2.616034  2.562331  2.505821  2.524324  2.394048  2.442757  2.495169  2.575521 
dram[10]:  2.572789  2.513762  2.474303  2.610169  2.512706  2.547256  2.436080  2.581818  2.598093  2.600840  2.620270  2.626374  2.424168  2.424821  2.430913  2.523212 
average row locality = 327799/130035 = 2.520852
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1449      1421      1341      1349      1346      1371      1332      1328      1331      1338      1321      1361      1506      1509      1462      1504 
dram[1]:      1484      1443      1341      1328      1340      1338      1319      1356      1342      1317      1370      1378      1432      1457      1467      1490 
dram[2]:      1445      1428      1343      1354      1359      1359      1355      1348      1318      1334      1350      1395      1479      1518      1489      1493 
dram[3]:      1448      1402      1369      1354      1363      1337      1335      1341      1370      1300      1408      1360      1477      1464      1477      1479 
dram[4]:      1453      1403      1348      1380      1337      1360      1343      1324      1329      1314      1371      1364      1503      1472      1497      1491 
dram[5]:      1419      1413      1342      1331      1358      1367      1340      1358      1358      1293      1374      1356      1479      1498      1490      1514 
dram[6]:      1451      1476      1402      1373      1324      1344      1382      1419      1362      1367      1428      1407      1498      1509      1497      1498 
dram[7]:      1407      1431      1372      1359      1346      1374      1309      1366      1347      1365      1353      1379      1458      1454      1505      1486 
dram[8]:      1412      1424      1327      1362      1349      1321      1324      1359      1358      1331      1368      1352      1481      1474      1480      1489 
dram[9]:      1434      1412      1305      1289      1378      1360      1373      1340      1324      1355      1374      1334      1477      1511      1507      1460 
dram[10]:      1427      1447      1336      1346      1329      1324      1366      1339      1356      1346      1371      1332      1458      1480      1496      1478 
total reads: 245424
bank skew: 1518/1289 = 1.18
chip skew: 22737/22202 = 1.02
number of total write accesses:
dram[0]:       481       442       385       348       386       361       341       331       505       500       519       570       541       553       531       557 
dram[1]:       517       449       349       355       343       370       368       411       519       498       573       592       505       508       524       526 
dram[2]:       443       465       368       384       356       391       354       352       509       501       549       591       523       572       531       559 
dram[3]:       433       445       360       387       389       373       335       382       546       465       603       562       522       533       512       532 
dram[4]:       447       447       384       374       375       381       367       386       517       465       570       571       568       543       529       537 
dram[5]:       437       470       367       354       374       399       356       368       525       502       581       574       540       555       561       560 
dram[6]:       442       451       403       381       363       399       410       420       535       534       630       593       577       563       570       552 
dram[7]:       448       450       401       367       357       380       355       375       507       546       542       596       502       526       555       553 
dram[8]:       423       427       341       372       386       364       345       384       506       506       599       583       866       533       517       536 
dram[9]:       441       459       310       325       411       375       372       354       536       536       563       534       534       580       559       518 
dram[10]:       464       471       349       348       352       347       349       365       551       511       568       580       508       552       580       533 
total reads: 82375
bank skew: 866/310 = 2.79
chip skew: 7823/7351 = 1.06
average mf latency per bank:
dram[0]:      69066     75376     77606     79948     80208     81425     82857     84674     75666     72887     72458     73028     65571     65409     70741     73088
dram[1]:      69214     71144     78832     81095     82008     80205     81817     76990     75545     71327     72278     73946     67137     66050     71905     74019
dram[2]:      72948     72722     78215     78404     83464     77860     79797     81455     73698     74214     72716     70108     68578     66271     72003     72263
dram[3]:      71538     73117     78690     72874     79644     80464     82205     80355     70054     74859     70511     74164     66080     65445     70344     71000
dram[4]:      73186     74549     79681     80524     83076     78902     78093     78708     76266     74376     70531     69480     64765     65256     70707     69373
dram[5]:      74922     71871     77627     77432     76653     75834     80275     77992     74056     72439     67837     69281     64603     67141     71471     68921
dram[6]:      72555     74333     78045     74996     80959     74249     75561     75994     73673     67365     65504     71240     64167     65011     68584     70078
dram[7]:      72337     74205     77179     79211     80065     81629     81151     78848     73531     71716     73277     68921     67174     64189     70131     68086
dram[8]:      77924     73899     75997     77754     79892     79798     83682     80186     74379     74822     69323     70060     63384     66156     71141     69216
dram[9]:      77494     75173     81906     82408     77420     77003     79234     81649     75721     71769     70874     72308     62686     62895     69658     72975
dram[10]:      73423     73004     79864     79687     81525     79183     84358     79092     70311     75975     71967     69725     67309     63515     67671     69772
maximum mf latency per bank:
dram[0]:     473911    473957    476514    476491    460841    460884    463446    463451    471268    471296    481699    481710    481710    463470    450478    471285
dram[1]:     471310    473912    476512    479102    460873    460875    460888    463455    473893    473900    473926    481711    463471    481710    468705    450464
dram[2]:     473914    473886    479102    479121    460854    460875    463428    466074    473901    473931    479082    481698    484316    484298    471286    468703
dram[3]:     473888    473890    479105    479106    460877    458337    466076    466079    473917    466109    463532    481677    481715    481728    453041    468716
dram[4]:     471290    473891    476511    479103    460913    460877    460837    460838    473918    471320    463462    481698    481715    484315    468704    453057
dram[5]:     473893    473915    479124    476513    460877    460879    466065    466076    473895    473905    481680    481690    484329    460903    468705    468706
dram[6]:     471295    473917    479110    479110    460881    460882    466080    466086    473897    473897    476514    481728    481697    481697    471265    453058
dram[7]:     473872    473922    479111    479131    460887    460867    466077    466063    471282    473898    479082    481699    481698    481707    471283    471283
dram[8]:     473955    473886    479096    476514    460869    460888    466079    463476    471296    471319    481717    481698    481736    481708    471284    468712
dram[9]:     473888    473889    476515    476514    460870    460890    463444    466079    473902    471310    481678    481699    484313    481709    471286    468712
dram[10]:     473889    473911    479083    479099    460880    460882    460846    466080    473904    471273    473930    479132    484328    484333    471288    471284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459786 n_act=11723 n_pre=11707 n_req=29620 n_rd=89076 n_write=17836 bw_util=0.007226
n_activity=525795 dram_eff=0.4067
bk0: 5796a 29517079i bk1: 5684a 29514137i bk2: 5364a 29522681i bk3: 5396a 29522550i bk4: 5384a 29521705i bk5: 5484a 29519686i bk6: 5328a 29527016i bk7: 5312a 29524036i bk8: 5324a 29519590i bk9: 5352a 29519454i bk10: 5284a 29522359i bk11: 5444a 29517320i bk12: 6024a 29512710i bk13: 6036a 29511582i bk14: 5848a 29518717i bk15: 6016a 29512499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0960878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459884 n_act=11718 n_pre=11702 n_req=29609 n_rd=88808 n_write=18016 bw_util=0.00722
n_activity=524140 dram_eff=0.4076
bk0: 5936a 29514388i bk1: 5772a 29516273i bk2: 5364a 29524474i bk3: 5312a 29520132i bk4: 5360a 29524755i bk5: 5352a 29521090i bk6: 5276a 29521262i bk7: 5424a 29519927i bk8: 5368a 29518433i bk9: 5268a 29517436i bk10: 5480a 29521300i bk11: 5512a 29516254i bk12: 5728a 29515251i bk13: 5828a 29512591i bk14: 5868a 29513714i bk15: 5960a 29511978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0963572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29458730 n_act=11930 n_pre=11914 n_req=29815 n_rd=89468 n_write=18086 bw_util=0.00727
n_activity=531447 dram_eff=0.4048
bk0: 5780a 29519459i bk1: 5712a 29512988i bk2: 5372a 29525082i bk3: 5416a 29517826i bk4: 5436a 29521596i bk5: 5436a 29520107i bk6: 5420a 29522449i bk7: 5392a 29520880i bk8: 5272a 29519846i bk9: 5336a 29517202i bk10: 5400a 29519587i bk11: 5580a 29510809i bk12: 5916a 29516836i bk13: 6072a 29508606i bk14: 5956a 29519095i bk15: 5972a 29510020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0966184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459560 n_act=11774 n_pre=11758 n_req=29663 n_rd=89136 n_write=17900 bw_util=0.007235
n_activity=524928 dram_eff=0.4078
bk0: 5792a 29520175i bk1: 5608a 29516385i bk2: 5476a 29525796i bk3: 5416a 29521972i bk4: 5452a 29520396i bk5: 5348a 29517998i bk6: 5340a 29523947i bk7: 5364a 29517237i bk8: 5480a 29517583i bk9: 5200a 29521497i bk10: 5632a 29513309i bk11: 5440a 29515906i bk12: 5908a 29515614i bk13: 5856a 29511395i bk14: 5908a 29518828i bk15: 5916a 29511954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0968607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459277 n_act=11794 n_pre=11778 n_req=29750 n_rd=89156 n_write=18123 bw_util=0.007251
n_activity=529508 dram_eff=0.4052
bk0: 5812a 29519423i bk1: 5612a 29516473i bk2: 5392a 29521373i bk3: 5520a 29520431i bk4: 5348a 29519618i bk5: 5440a 29519215i bk6: 5372a 29518818i bk7: 5296a 29518225i bk8: 5316a 29522062i bk9: 5256a 29519145i bk10: 5484a 29517495i bk11: 5456a 29515557i bk12: 6012a 29510034i bk13: 5888a 29509032i bk14: 5988a 29516074i bk15: 5964a 29513602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459250 n_act=11756 n_pre=11740 n_req=29813 n_rd=89160 n_write=18222 bw_util=0.007258
n_activity=527918 dram_eff=0.4068
bk0: 5676a 29518108i bk1: 5652a 29514143i bk2: 5368a 29520024i bk3: 5324a 29522999i bk4: 5432a 29520481i bk5: 5468a 29516874i bk6: 5360a 29522306i bk7: 5432a 29518592i bk8: 5432a 29516630i bk9: 5172a 29518897i bk10: 5496a 29515002i bk11: 5424a 29512361i bk12: 5916a 29513601i bk13: 5992a 29510195i bk14: 5960a 29512926i bk15: 6056a 29511225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.096398
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29455551 n_act=12277 n_pre=12261 n_req=30560 n_rd=90948 n_write=19091 bw_util=0.007438
n_activity=545828 dram_eff=0.4032
bk0: 5804a 29519345i bk1: 5904a 29512732i bk2: 5608a 29515666i bk3: 5492a 29519296i bk4: 5296a 29518714i bk5: 5376a 29517931i bk6: 5528a 29521561i bk7: 5676a 29513850i bk8: 5448a 29517771i bk9: 5468a 29515947i bk10: 5712a 29513332i bk11: 5628a 29511265i bk12: 5992a 29511743i bk13: 6036a 29508143i bk14: 5988a 29512107i bk15: 5992a 29508771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101053
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459255 n_act=11757 n_pre=11741 n_req=29771 n_rd=89244 n_write=18131 bw_util=0.007257
n_activity=530304 dram_eff=0.405
bk0: 5628a 29521443i bk1: 5724a 29514313i bk2: 5488a 29520828i bk3: 5436a 29521726i bk4: 5384a 29526033i bk5: 5496a 29517699i bk6: 5236a 29526364i bk7: 5464a 29520649i bk8: 5388a 29519108i bk9: 5460a 29514565i bk10: 5412a 29516693i bk11: 5516a 29513731i bk12: 5832a 29514298i bk13: 5816a 29513241i bk14: 6020a 29515129i bk15: 5944a 29514328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0960385
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459625 n_act=11754 n_pre=11738 n_req=29899 n_rd=88844 n_write=18167 bw_util=0.007233
n_activity=526959 dram_eff=0.4061
bk0: 5648a 29520380i bk1: 5696a 29515688i bk2: 5308a 29525013i bk3: 5448a 29518543i bk4: 5396a 29522694i bk5: 5284a 29523933i bk6: 5296a 29528807i bk7: 5436a 29516514i bk8: 5432a 29518260i bk9: 5324a 29518742i bk10: 5472a 29517867i bk11: 5408a 29513207i bk12: 5924a 29515315i bk13: 5896a 29509993i bk14: 5920a 29516298i bk15: 5956a 29512357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0936193
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459611 n_act=11820 n_pre=11804 n_req=29640 n_rd=88932 n_write=17961 bw_util=0.007225
n_activity=528927 dram_eff=0.4042
bk0: 5736a 29522429i bk1: 5648a 29516905i bk2: 5220a 29529129i bk3: 5156a 29525349i bk4: 5512a 29522318i bk5: 5440a 29520732i bk6: 5492a 29524753i bk7: 5360a 29520271i bk8: 5296a 29519208i bk9: 5420a 29516089i bk10: 5496a 29515288i bk11: 5336a 29514916i bk12: 5908a 29514323i bk13: 6044a 29507805i bk14: 6028a 29515709i bk15: 5840a 29513903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970102
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29590128 n_nop=29459763 n_act=11733 n_pre=11717 n_req=29659 n_rd=88924 n_write=17991 bw_util=0.007226
n_activity=525354 dram_eff=0.407
bk0: 5708a 29516778i bk1: 5788a 29512436i bk2: 5344a 29524186i bk3: 5384a 29521953i bk4: 5316a 29520649i bk5: 5296a 29520827i bk6: 5464a 29523584i bk7: 5356a 29519766i bk8: 5424a 29518978i bk9: 5384a 29519216i bk10: 5484a 29518169i bk11: 5328a 29519109i bk12: 5832a 29516101i bk13: 5920a 29509824i bk14: 5984a 29510889i bk15: 5912a 29512011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0957868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11088, Miss_rate = 0.053, Pending_hits = 1679, Reservation_fails = 2
L2_cache_bank[1]: Access = 211439, Miss = 11181, Miss_rate = 0.053, Pending_hits = 1648, Reservation_fails = 2
L2_cache_bank[2]: Access = 210583, Miss = 11095, Miss_rate = 0.053, Pending_hits = 1666, Reservation_fails = 3
L2_cache_bank[3]: Access = 211052, Miss = 11107, Miss_rate = 0.053, Pending_hits = 1620, Reservation_fails = 10
L2_cache_bank[4]: Access = 210660, Miss = 11138, Miss_rate = 0.053, Pending_hits = 1651, Reservation_fails = 6
L2_cache_bank[5]: Access = 211508, Miss = 11229, Miss_rate = 0.053, Pending_hits = 1657, Reservation_fails = 5
L2_cache_bank[6]: Access = 211812, Miss = 11247, Miss_rate = 0.053, Pending_hits = 1674, Reservation_fails = 8
L2_cache_bank[7]: Access = 210419, Miss = 11037, Miss_rate = 0.052, Pending_hits = 1593, Reservation_fails = 5
L2_cache_bank[8]: Access = 211444, Miss = 11181, Miss_rate = 0.053, Pending_hits = 1697, Reservation_fails = 4
L2_cache_bank[9]: Access = 211073, Miss = 11108, Miss_rate = 0.053, Pending_hits = 1619, Reservation_fails = 5
L2_cache_bank[10]: Access = 211384, Miss = 11160, Miss_rate = 0.053, Pending_hits = 1647, Reservation_fails = 12
L2_cache_bank[11]: Access = 211175, Miss = 11130, Miss_rate = 0.053, Pending_hits = 1670, Reservation_fails = 5
L2_cache_bank[12]: Access = 211585, Miss = 11344, Miss_rate = 0.054, Pending_hits = 1734, Reservation_fails = 3
L2_cache_bank[13]: Access = 211988, Miss = 11393, Miss_rate = 0.054, Pending_hits = 1643, Reservation_fails = 4
L2_cache_bank[14]: Access = 211059, Miss = 11097, Miss_rate = 0.053, Pending_hits = 1575, Reservation_fails = 5
L2_cache_bank[15]: Access = 211734, Miss = 11214, Miss_rate = 0.053, Pending_hits = 1639, Reservation_fails = 6
L2_cache_bank[16]: Access = 245750, Miss = 11099, Miss_rate = 0.045, Pending_hits = 1922, Reservation_fails = 6
L2_cache_bank[17]: Access = 210842, Miss = 11112, Miss_rate = 0.053, Pending_hits = 1591, Reservation_fails = 7
L2_cache_bank[18]: Access = 209670, Miss = 11172, Miss_rate = 0.053, Pending_hits = 1610, Reservation_fails = 5
L2_cache_bank[19]: Access = 209380, Miss = 11061, Miss_rate = 0.053, Pending_hits = 1583, Reservation_fails = 7
L2_cache_bank[20]: Access = 209183, Miss = 11139, Miss_rate = 0.053, Pending_hits = 1676, Reservation_fails = 4
L2_cache_bank[21]: Access = 210121, Miss = 11092, Miss_rate = 0.053, Pending_hits = 1584, Reservation_fails = 3
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 245424
L2_total_cache_miss_rate = 0.0525
L2_total_cache_pending_hits = 36378
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3264914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1127159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.85859
	minimum = 6
	maximum = 52
Network latency average = 8.74226
	minimum = 6
	maximum = 40
Slowest packet = 9338176
Flit latency average = 8.61763
	minimum = 6
	maximum = 39
Slowest flit = 16082393
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513576
	minimum = 0.0452546 (at node 1)
	maximum = 0.0584538 (at node 28)
Accepted packet rate average = 0.0513576
	minimum = 0.0452546 (at node 1)
	maximum = 0.0584538 (at node 28)
Injected flit rate average = 0.0770365
	minimum = 0.0452546 (at node 1)
	maximum = 0.116908 (at node 28)
Accepted flit rate average= 0.0770365
	minimum = 0.0578253 (at node 45)
	maximum = 0.0955374 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.444 (22 samples)
	minimum = 6 (22 samples)
	maximum = 369.5 (22 samples)
Network latency average = 17.7477 (22 samples)
	minimum = 6 (22 samples)
	maximum = 274.773 (22 samples)
Flit latency average = 19.0638 (22 samples)
	minimum = 6 (22 samples)
	maximum = 274 (22 samples)
Fragmentation average = 0.00262762 (22 samples)
	minimum = 0 (22 samples)
	maximum = 66.1818 (22 samples)
Injected packet rate average = 0.0222642 (22 samples)
	minimum = 0.0185311 (22 samples)
	maximum = 0.0557072 (22 samples)
Accepted packet rate average = 0.0222642 (22 samples)
	minimum = 0.0185311 (22 samples)
	maximum = 0.0557072 (22 samples)
Injected flit rate average = 0.0337457 (22 samples)
	minimum = 0.0217814 (22 samples)
	maximum = 0.0762711 (22 samples)
Accepted flit rate average = 0.0337457 (22 samples)
	minimum = 0.025174 (22 samples)
	maximum = 0.100073 (22 samples)
Injected packet size average = 1.51569 (22 samples)
Accepted packet size average = 1.51569 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 1 min, 29 sec (18089 sec)
gpgpu_simulation_rate = 7477 (inst/sec)
gpgpu_simulation_rate = 1154 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 166685 Tlb_hit: 159371 Tlb_miss: 7314 Tlb_hit_rate: 0.956121
Shader1: Tlb_access: 166179 Tlb_hit: 158877 Tlb_miss: 7302 Tlb_hit_rate: 0.956059
Shader2: Tlb_access: 166595 Tlb_hit: 159171 Tlb_miss: 7424 Tlb_hit_rate: 0.955437
Shader3: Tlb_access: 169540 Tlb_hit: 162434 Tlb_miss: 7106 Tlb_hit_rate: 0.958087
Shader4: Tlb_access: 166389 Tlb_hit: 159110 Tlb_miss: 7279 Tlb_hit_rate: 0.956253
Shader5: Tlb_access: 164949 Tlb_hit: 157350 Tlb_miss: 7599 Tlb_hit_rate: 0.953931
Shader6: Tlb_access: 167215 Tlb_hit: 159669 Tlb_miss: 7546 Tlb_hit_rate: 0.954872
Shader7: Tlb_access: 166240 Tlb_hit: 158860 Tlb_miss: 7380 Tlb_hit_rate: 0.955606
Shader8: Tlb_access: 165492 Tlb_hit: 158345 Tlb_miss: 7147 Tlb_hit_rate: 0.956814
Shader9: Tlb_access: 166473 Tlb_hit: 159050 Tlb_miss: 7423 Tlb_hit_rate: 0.955410
Shader10: Tlb_access: 163841 Tlb_hit: 156637 Tlb_miss: 7204 Tlb_hit_rate: 0.956031
Shader11: Tlb_access: 167798 Tlb_hit: 160314 Tlb_miss: 7484 Tlb_hit_rate: 0.955399
Shader12: Tlb_access: 168028 Tlb_hit: 160700 Tlb_miss: 7328 Tlb_hit_rate: 0.956388
Shader13: Tlb_access: 171364 Tlb_hit: 163893 Tlb_miss: 7471 Tlb_hit_rate: 0.956403
Shader14: Tlb_access: 169899 Tlb_hit: 162491 Tlb_miss: 7408 Tlb_hit_rate: 0.956398
Shader15: Tlb_access: 162048 Tlb_hit: 154751 Tlb_miss: 7297 Tlb_hit_rate: 0.954970
Shader16: Tlb_access: 162866 Tlb_hit: 155787 Tlb_miss: 7079 Tlb_hit_rate: 0.956535
Shader17: Tlb_access: 167178 Tlb_hit: 159602 Tlb_miss: 7576 Tlb_hit_rate: 0.954683
Shader18: Tlb_access: 165606 Tlb_hit: 158266 Tlb_miss: 7340 Tlb_hit_rate: 0.955678
Shader19: Tlb_access: 167359 Tlb_hit: 159941 Tlb_miss: 7418 Tlb_hit_rate: 0.955676
Shader20: Tlb_access: 168355 Tlb_hit: 160868 Tlb_miss: 7487 Tlb_hit_rate: 0.955528
Shader21: Tlb_access: 164278 Tlb_hit: 156887 Tlb_miss: 7391 Tlb_hit_rate: 0.955009
Shader22: Tlb_access: 161098 Tlb_hit: 153651 Tlb_miss: 7447 Tlb_hit_rate: 0.953773
Shader23: Tlb_access: 162394 Tlb_hit: 154969 Tlb_miss: 7425 Tlb_hit_rate: 0.954278
Shader24: Tlb_access: 157206 Tlb_hit: 150006 Tlb_miss: 7200 Tlb_hit_rate: 0.954200
Shader25: Tlb_access: 163425 Tlb_hit: 155929 Tlb_miss: 7496 Tlb_hit_rate: 0.954132
Shader26: Tlb_access: 164816 Tlb_hit: 157333 Tlb_miss: 7483 Tlb_hit_rate: 0.954598
Shader27: Tlb_access: 165855 Tlb_hit: 158461 Tlb_miss: 7394 Tlb_hit_rate: 0.955419
Tlb_tot_access: 4639171 Tlb_tot_hit: 4432723, Tlb_tot_miss: 206448, Tlb_tot_hit_rate: 0.955499
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 961 Tlb_invalidate: 878 Tlb_evict: 0 Tlb_page_evict: 878
Shader1: Tlb_validate: 958 Tlb_invalidate: 883 Tlb_evict: 0 Tlb_page_evict: 883
Shader2: Tlb_validate: 968 Tlb_invalidate: 902 Tlb_evict: 0 Tlb_page_evict: 902
Shader3: Tlb_validate: 958 Tlb_invalidate: 890 Tlb_evict: 0 Tlb_page_evict: 890
Shader4: Tlb_validate: 952 Tlb_invalidate: 871 Tlb_evict: 0 Tlb_page_evict: 871
Shader5: Tlb_validate: 955 Tlb_invalidate: 869 Tlb_evict: 0 Tlb_page_evict: 869
Shader6: Tlb_validate: 964 Tlb_invalidate: 881 Tlb_evict: 0 Tlb_page_evict: 881
Shader7: Tlb_validate: 959 Tlb_invalidate: 869 Tlb_evict: 0 Tlb_page_evict: 869
Shader8: Tlb_validate: 950 Tlb_invalidate: 871 Tlb_evict: 0 Tlb_page_evict: 871
Shader9: Tlb_validate: 958 Tlb_invalidate: 875 Tlb_evict: 0 Tlb_page_evict: 875
Shader10: Tlb_validate: 953 Tlb_invalidate: 864 Tlb_evict: 0 Tlb_page_evict: 864
Shader11: Tlb_validate: 956 Tlb_invalidate: 864 Tlb_evict: 0 Tlb_page_evict: 864
Shader12: Tlb_validate: 958 Tlb_invalidate: 885 Tlb_evict: 0 Tlb_page_evict: 885
Shader13: Tlb_validate: 963 Tlb_invalidate: 886 Tlb_evict: 0 Tlb_page_evict: 886
Shader14: Tlb_validate: 952 Tlb_invalidate: 877 Tlb_evict: 0 Tlb_page_evict: 877
Shader15: Tlb_validate: 948 Tlb_invalidate: 867 Tlb_evict: 0 Tlb_page_evict: 867
Shader16: Tlb_validate: 960 Tlb_invalidate: 871 Tlb_evict: 0 Tlb_page_evict: 871
Shader17: Tlb_validate: 966 Tlb_invalidate: 882 Tlb_evict: 0 Tlb_page_evict: 882
Shader18: Tlb_validate: 962 Tlb_invalidate: 884 Tlb_evict: 0 Tlb_page_evict: 884
Shader19: Tlb_validate: 963 Tlb_invalidate: 885 Tlb_evict: 0 Tlb_page_evict: 885
Shader20: Tlb_validate: 966 Tlb_invalidate: 884 Tlb_evict: 0 Tlb_page_evict: 884
Shader21: Tlb_validate: 966 Tlb_invalidate: 896 Tlb_evict: 0 Tlb_page_evict: 896
Shader22: Tlb_validate: 945 Tlb_invalidate: 869 Tlb_evict: 0 Tlb_page_evict: 869
Shader23: Tlb_validate: 956 Tlb_invalidate: 884 Tlb_evict: 0 Tlb_page_evict: 884
Shader24: Tlb_validate: 946 Tlb_invalidate: 856 Tlb_evict: 0 Tlb_page_evict: 856
Shader25: Tlb_validate: 950 Tlb_invalidate: 864 Tlb_evict: 0 Tlb_page_evict: 864
Shader26: Tlb_validate: 958 Tlb_invalidate: 871 Tlb_evict: 0 Tlb_page_evict: 871
Shader27: Tlb_validate: 956 Tlb_invalidate: 869 Tlb_evict: 0 Tlb_page_evict: 869
Tlb_tot_valiate: 26807 Tlb_invalidate: 24547, Tlb_tot_evict: 0, Tlb_tot_evict page: 24547
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786901 Trashed: 1 | Page: 786929 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 4 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787747 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Total 43
Shader1: Page: 786874 Trashed: 1 | Page: 786902 Trashed: 1 | Page: 786930 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 4 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Total 44
Shader2: Page: 786875 Trashed: 1 | Page: 786903 Trashed: 1 | Page: 786909 Trashed: 1 | Page: 786931 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 788135 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Total 46
Shader3: Page: 786866 Trashed: 1 | Page: 786876 Trashed: 1 | Page: 786932 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787421 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Total 41
Shader4: Page: 786639 Trashed: 1 | Page: 786877 Trashed: 1 | Page: 786905 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 4 | Page: 786957 Trashed: 2 | Page: 787759 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Total 44
Shader5: Page: 786878 Trashed: 1 | Page: 786906 Trashed: 1 | Page: 786934 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 4 | Page: 786957 Trashed: 2 | Page: 787313 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Total 46
Shader6: Page: 786879 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 787346 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788561 Trashed: 1 | Total 37
Shader7: Page: 786642 Trashed: 1 | Page: 786786 Trashed: 1 | Page: 786880 Trashed: 1 | Page: 786908 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 787769 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788566 Trashed: 1 | Total 37
Shader8: Page: 786437 Trashed: 1 | Page: 786881 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 788456 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788570 Trashed: 1 | Total 35
Shader9: Page: 786882 Trashed: 1 | Page: 786910 Trashed: 1 | Page: 786938 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 788156 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788654 Trashed: 1 | Total 43
Shader10: Page: 786618 Trashed: 1 | Page: 786817 Trashed: 1 | Page: 786845 Trashed: 1 | Page: 786883 Trashed: 1 | Page: 786911 Trashed: 1 | Page: 786939 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 787556 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Total 51
Shader11: Page: 786884 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 788330 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788576 Trashed: 1 | Total 33
Shader12: Page: 786885 Trashed: 1 | Page: 786941 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 4 | Page: 787752 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Total 41
Shader13: Page: 786792 Trashed: 1 | Page: 786886 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 4 | Page: 787481 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Total 37
Shader14: Page: 786566 Trashed: 1 | Page: 786887 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787370 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Total 37
Shader15: Page: 786888 Trashed: 1 | Page: 786916 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Total 35
Shader16: Page: 786764 Trashed: 1 | Page: 786889 Trashed: 1 | Page: 786917 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788594 Trashed: 1 | Total 44
Shader17: Page: 786551 Trashed: 1 | Page: 786890 Trashed: 1 | Page: 786918 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Total 45
Shader18: Page: 786828 Trashed: 1 | Page: 786891 Trashed: 1 | Page: 786919 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Total 43
Shader19: Page: 786476 Trashed: 1 | Page: 786892 Trashed: 1 | Page: 786920 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Total 37
Shader20: Page: 786893 Trashed: 1 | Page: 786921 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Total 41
Shader21: Page: 786800 Trashed: 1 | Page: 786894 Trashed: 1 | Page: 786922 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 2 | Page: 787493 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Total 44
Shader22: Page: 786694 Trashed: 1 | Page: 786923 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787310 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Total 40
Shader23: Page: 786802 Trashed: 1 | Page: 786868 Trashed: 1 | Page: 786896 Trashed: 1 | Page: 786924 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788444 Trashed: 2 | Page: 788446 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788615 Trashed: 1 | Total 44
Shader24: Page: 786859 Trashed: 1 | Page: 786897 Trashed: 1 | Page: 786925 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Total 43
Shader25: Page: 786870 Trashed: 1 | Page: 786898 Trashed: 1 | Page: 786926 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Total 42
Shader26: Page: 786849 Trashed: 1 | Page: 786899 Trashed: 1 | Page: 786927 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Total 42
Shader27: Page: 786862 Trashed: 1 | Page: 786900 Trashed: 1 | Page: 786928 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788429 Trashed: 2 | Page: 788459 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Total 39
Tlb_tot_thrash: 1154
========================================Page fault statistics==============================
Shader0: Page_table_access:7314 Page_hit: 3159 Page_miss: 4155 Page_hit_rate: 0.431911
Shader1: Page_table_access:7302 Page_hit: 3623 Page_miss: 3679 Page_hit_rate: 0.496165
Shader2: Page_table_access:7424 Page_hit: 3506 Page_miss: 3918 Page_hit_rate: 0.472252
Shader3: Page_table_access:7106 Page_hit: 3784 Page_miss: 3322 Page_hit_rate: 0.532508
Shader4: Page_table_access:7279 Page_hit: 3302 Page_miss: 3977 Page_hit_rate: 0.453634
Shader5: Page_table_access:7599 Page_hit: 3200 Page_miss: 4399 Page_hit_rate: 0.421108
Shader6: Page_table_access:7546 Page_hit: 3403 Page_miss: 4143 Page_hit_rate: 0.450967
Shader7: Page_table_access:7380 Page_hit: 3345 Page_miss: 4035 Page_hit_rate: 0.453252
Shader8: Page_table_access:7147 Page_hit: 3516 Page_miss: 3631 Page_hit_rate: 0.491955
Shader9: Page_table_access:7423 Page_hit: 3717 Page_miss: 3706 Page_hit_rate: 0.500741
Shader10: Page_table_access:7204 Page_hit: 3232 Page_miss: 3972 Page_hit_rate: 0.448640
Shader11: Page_table_access:7484 Page_hit: 3522 Page_miss: 3962 Page_hit_rate: 0.470604
Shader12: Page_table_access:7328 Page_hit: 3441 Page_miss: 3887 Page_hit_rate: 0.469569
Shader13: Page_table_access:7471 Page_hit: 3350 Page_miss: 4121 Page_hit_rate: 0.448400
Shader14: Page_table_access:7408 Page_hit: 3480 Page_miss: 3928 Page_hit_rate: 0.469762
Shader15: Page_table_access:7297 Page_hit: 3282 Page_miss: 4015 Page_hit_rate: 0.449774
Shader16: Page_table_access:7079 Page_hit: 3108 Page_miss: 3971 Page_hit_rate: 0.439045
Shader17: Page_table_access:7576 Page_hit: 3050 Page_miss: 4526 Page_hit_rate: 0.402587
Shader18: Page_table_access:7340 Page_hit: 3471 Page_miss: 3869 Page_hit_rate: 0.472888
Shader19: Page_table_access:7418 Page_hit: 3309 Page_miss: 4109 Page_hit_rate: 0.446077
Shader20: Page_table_access:7487 Page_hit: 3354 Page_miss: 4133 Page_hit_rate: 0.447976
Shader21: Page_table_access:7391 Page_hit: 3913 Page_miss: 3478 Page_hit_rate: 0.529428
Shader22: Page_table_access:7447 Page_hit: 3725 Page_miss: 3722 Page_hit_rate: 0.500201
Shader23: Page_table_access:7425 Page_hit: 3599 Page_miss: 3826 Page_hit_rate: 0.484714
Shader24: Page_table_access:7200 Page_hit: 3686 Page_miss: 3514 Page_hit_rate: 0.511944
Shader25: Page_table_access:7496 Page_hit: 3815 Page_miss: 3681 Page_hit_rate: 0.508938
Shader26: Page_table_access:7483 Page_hit: 3495 Page_miss: 3988 Page_hit_rate: 0.467059
Shader27: Page_table_access:7394 Page_hit: 3453 Page_miss: 3941 Page_hit_rate: 0.467000
Page_table_tot_access: 206448 Page_tot_hit: 96840, Page_tot_miss 109608, Page_tot_hit_rate: 0.469077 Page_tot_fault: 5419 Page_tot_pending: 104189
Total_memory_access_page_fault: 5419, Average_latency: 12157514.000000
========================================Page thrashing statistics==============================
Page_validate: 7862 Page_evict_dirty: 1631 Page_evict_not_dirty: 3962
Page: 786432 Thrashed: 2
Page: 786433 Thrashed: 3
Page: 786434 Thrashed: 3
Page: 786435 Thrashed: 3
Page: 786436 Thrashed: 3
Page: 786437 Thrashed: 3
Page: 786438 Thrashed: 3
Page: 786439 Thrashed: 3
Page: 786440 Thrashed: 3
Page: 786441 Thrashed: 3
Page: 786442 Thrashed: 2
Page: 786443 Thrashed: 3
Page: 786444 Thrashed: 2
Page: 786445 Thrashed: 1
Page: 786446 Thrashed: 3
Page: 786447 Thrashed: 3
Page: 786448 Thrashed: 3
Page: 786449 Thrashed: 3
Page: 786450 Thrashed: 3
Page: 786451 Thrashed: 3
Page: 786452 Thrashed: 2
Page: 786453 Thrashed: 3
Page: 786454 Thrashed: 3
Page: 786455 Thrashed: 3
Page: 786456 Thrashed: 3
Page: 786457 Thrashed: 1
Page: 786458 Thrashed: 2
Page: 786459 Thrashed: 3
Page: 786460 Thrashed: 3
Page: 786461 Thrashed: 3
Page: 786462 Thrashed: 2
Page: 786463 Thrashed: 2
Page: 786464 Thrashed: 2
Page: 786465 Thrashed: 2
Page: 786466 Thrashed: 1
Page: 786467 Thrashed: 2
Page: 786468 Thrashed: 2
Page: 786469 Thrashed: 3
Page: 786470 Thrashed: 3
Page: 786471 Thrashed: 3
Page: 786472 Thrashed: 1
Page: 786473 Thrashed: 1
Page: 786474 Thrashed: 1
Page: 786475 Thrashed: 2
Page: 786476 Thrashed: 3
Page: 786477 Thrashed: 2
Page: 786478 Thrashed: 1
Page: 786479 Thrashed: 2
Page: 786480 Thrashed: 1
Page: 786481 Thrashed: 1
Page: 786482 Thrashed: 1
Page: 786483 Thrashed: 3
Page: 786484 Thrashed: 3
Page: 786485 Thrashed: 1
Page: 786486 Thrashed: 2
Page: 786487 Thrashed: 1
Page: 786488 Thrashed: 1
Page: 786489 Thrashed: 2
Page: 786490 Thrashed: 1
Page: 786491 Thrashed: 2
Page: 786492 Thrashed: 1
Page: 786493 Thrashed: 2
Page: 786494 Thrashed: 1
Page: 786495 Thrashed: 2
Page: 786496 Thrashed: 2
Page: 786497 Thrashed: 1
Page: 786498 Thrashed: 2
Page: 786499 Thrashed: 1
Page: 786500 Thrashed: 1
Page: 786501 Thrashed: 1
Page: 786502 Thrashed: 2
Page: 786503 Thrashed: 2
Page: 786504 Thrashed: 3
Page: 786505 Thrashed: 2
Page: 786506 Thrashed: 1
Page: 786507 Thrashed: 2
Page: 786508 Thrashed: 3
Page: 786509 Thrashed: 1
Page: 786510 Thrashed: 2
Page: 786511 Thrashed: 2
Page: 786512 Thrashed: 1
Page: 786513 Thrashed: 3
Page: 786514 Thrashed: 2
Page: 786515 Thrashed: 3
Page: 786516 Thrashed: 3
Page: 786517 Thrashed: 2
Page: 786518 Thrashed: 1
Page: 786519 Thrashed: 2
Page: 786520 Thrashed: 3
Page: 786521 Thrashed: 3
Page: 786522 Thrashed: 1
Page: 786523 Thrashed: 1
Page: 786524 Thrashed: 1
Page: 786525 Thrashed: 2
Page: 786526 Thrashed: 1
Page: 786527 Thrashed: 2
Page: 786528 Thrashed: 2
Page: 786529 Thrashed: 2
Page: 786530 Thrashed: 3
Page: 786531 Thrashed: 3
Page: 786532 Thrashed: 1
Page: 786533 Thrashed: 3
Page: 786534 Thrashed: 2
Page: 786535 Thrashed: 2
Page: 786536 Thrashed: 2
Page: 786537 Thrashed: 2
Page: 786538 Thrashed: 1
Page: 786539 Thrashed: 2
Page: 786540 Thrashed: 2
Page: 786541 Thrashed: 2
Page: 786542 Thrashed: 2
Page: 786543 Thrashed: 2
Page: 786544 Thrashed: 3
Page: 786545 Thrashed: 3
Page: 786546 Thrashed: 2
Page: 786547 Thrashed: 2
Page: 786548 Thrashed: 2
Page: 786549 Thrashed: 3
Page: 786550 Thrashed: 3
Page: 786551 Thrashed: 2
Page: 786552 Thrashed: 3
Page: 786553 Thrashed: 3
Page: 786554 Thrashed: 3
Page: 786555 Thrashed: 3
Page: 786556 Thrashed: 3
Page: 786557 Thrashed: 2
Page: 786558 Thrashed: 2
Page: 786559 Thrashed: 2
Page: 786560 Thrashed: 2
Page: 786561 Thrashed: 2
Page: 786562 Thrashed: 2
Page: 786563 Thrashed: 3
Page: 786564 Thrashed: 2
Page: 786565 Thrashed: 4
Page: 786566 Thrashed: 2
Page: 786567 Thrashed: 3
Page: 786568 Thrashed: 2
Page: 786569 Thrashed: 3
Page: 786570 Thrashed: 3
Page: 786571 Thrashed: 2
Page: 786572 Thrashed: 2
Page: 786573 Thrashed: 3
Page: 786574 Thrashed: 3
Page: 786575 Thrashed: 2
Page: 786576 Thrashed: 3
Page: 786577 Thrashed: 2
Page: 786578 Thrashed: 3
Page: 786579 Thrashed: 2
Page: 786580 Thrashed: 3
Page: 786581 Thrashed: 2
Page: 786582 Thrashed: 3
Page: 786583 Thrashed: 3
Page: 786584 Thrashed: 2
Page: 786585 Thrashed: 3
Page: 786586 Thrashed: 2
Page: 786587 Thrashed: 2
Page: 786588 Thrashed: 2
Page: 786589 Thrashed: 2
Page: 786590 Thrashed: 1
Page: 786591 Thrashed: 2
Page: 786592 Thrashed: 2
Page: 786593 Thrashed: 2
Page: 786594 Thrashed: 2
Page: 786595 Thrashed: 2
Page: 786596 Thrashed: 3
Page: 786597 Thrashed: 2
Page: 786598 Thrashed: 2
Page: 786599 Thrashed: 2
Page: 786600 Thrashed: 2
Page: 786601 Thrashed: 1
Page: 786602 Thrashed: 2
Page: 786603 Thrashed: 2
Page: 786604 Thrashed: 3
Page: 786605 Thrashed: 2
Page: 786606 Thrashed: 2
Page: 786607 Thrashed: 2
Page: 786608 Thrashed: 1
Page: 786609 Thrashed: 2
Page: 786610 Thrashed: 2
Page: 786611 Thrashed: 1
Page: 786612 Thrashed: 3
Page: 786613 Thrashed: 3
Page: 786614 Thrashed: 3
Page: 786615 Thrashed: 2
Page: 786616 Thrashed: 3
Page: 786617 Thrashed: 3
Page: 786618 Thrashed: 1
Page: 786619 Thrashed: 2
Page: 786620 Thrashed: 2
Page: 786621 Thrashed: 3
Page: 786622 Thrashed: 3
Page: 786623 Thrashed: 2
Page: 786624 Thrashed: 1
Page: 786625 Thrashed: 2
Page: 786626 Thrashed: 3
Page: 786627 Thrashed: 2
Page: 786628 Thrashed: 2
Page: 786629 Thrashed: 2
Page: 786630 Thrashed: 2
Page: 786631 Thrashed: 2
Page: 786632 Thrashed: 2
Page: 786633 Thrashed: 3
Page: 786634 Thrashed: 3
Page: 786635 Thrashed: 1
Page: 786636 Thrashed: 1
Page: 786637 Thrashed: 2
Page: 786638 Thrashed: 2
Page: 786639 Thrashed: 1
Page: 786640 Thrashed: 2
Page: 786641 Thrashed: 2
Page: 786642 Thrashed: 1
Page: 786643 Thrashed: 2
Page: 786644 Thrashed: 2
Page: 786645 Thrashed: 2
Page: 786646 Thrashed: 3
Page: 786647 Thrashed: 2
Page: 786648 Thrashed: 2
Page: 786649 Thrashed: 3
Page: 786650 Thrashed: 2
Page: 786651 Thrashed: 2
Page: 786652 Thrashed: 2
Page: 786653 Thrashed: 3
Page: 786654 Thrashed: 2
Page: 786655 Thrashed: 4
Page: 786656 Thrashed: 3
Page: 786657 Thrashed: 2
Page: 786658 Thrashed: 3
Page: 786659 Thrashed: 2
Page: 786660 Thrashed: 3
Page: 786661 Thrashed: 3
Page: 786662 Thrashed: 3
Page: 786663 Thrashed: 3
Page: 786664 Thrashed: 2
Page: 786665 Thrashed: 3
Page: 786666 Thrashed: 3
Page: 786667 Thrashed: 2
Page: 786668 Thrashed: 3
Page: 786669 Thrashed: 3
Page: 786670 Thrashed: 2
Page: 786671 Thrashed: 3
Page: 786672 Thrashed: 3
Page: 786673 Thrashed: 3
Page: 786674 Thrashed: 3
Page: 786675 Thrashed: 3
Page: 786676 Thrashed: 3
Page: 786677 Thrashed: 3
Page: 786678 Thrashed: 3
Page: 786679 Thrashed: 3
Page: 786680 Thrashed: 3
Page: 786681 Thrashed: 3
Page: 786682 Thrashed: 3
Page: 786683 Thrashed: 2
Page: 786684 Thrashed: 3
Page: 786685 Thrashed: 3
Page: 786686 Thrashed: 2
Page: 786687 Thrashed: 2
Page: 786688 Thrashed: 3
Page: 786689 Thrashed: 3
Page: 786690 Thrashed: 2
Page: 786691 Thrashed: 2
Page: 786692 Thrashed: 3
Page: 786693 Thrashed: 3
Page: 786694 Thrashed: 2
Page: 786695 Thrashed: 2
Page: 786696 Thrashed: 4
Page: 786697 Thrashed: 1
Page: 786698 Thrashed: 2
Page: 786699 Thrashed: 3
Page: 786700 Thrashed: 2
Page: 786701 Thrashed: 2
Page: 786702 Thrashed: 3
Page: 786703 Thrashed: 4
Page: 786704 Thrashed: 1
Page: 786705 Thrashed: 3
Page: 786706 Thrashed: 2
Page: 786707 Thrashed: 3
Page: 786708 Thrashed: 2
Page: 786709 Thrashed: 3
Page: 786710 Thrashed: 3
Page: 786711 Thrashed: 1
Page: 786712 Thrashed: 1
Page: 786713 Thrashed: 2
Page: 786714 Thrashed: 1
Page: 786715 Thrashed: 3
Page: 786716 Thrashed: 3
Page: 786717 Thrashed: 3
Page: 786718 Thrashed: 1
Page: 786719 Thrashed: 2
Page: 786720 Thrashed: 3
Page: 786721 Thrashed: 2
Page: 786722 Thrashed: 3
Page: 786723 Thrashed: 2
Page: 786724 Thrashed: 2
Page: 786725 Thrashed: 1
Page: 786726 Thrashed: 1
Page: 786727 Thrashed: 3
Page: 786728 Thrashed: 3
Page: 786729 Thrashed: 3
Page: 786730 Thrashed: 3
Page: 786731 Thrashed: 3
Page: 786732 Thrashed: 2
Page: 786733 Thrashed: 2
Page: 786734 Thrashed: 2
Page: 786735 Thrashed: 3
Page: 786736 Thrashed: 2
Page: 786737 Thrashed: 2
Page: 786738 Thrashed: 3
Page: 786739 Thrashed: 3
Page: 786740 Thrashed: 1
Page: 786741 Thrashed: 1
Page: 786742 Thrashed: 2
Page: 786743 Thrashed: 2
Page: 786744 Thrashed: 1
Page: 786745 Thrashed: 2
Page: 786746 Thrashed: 2
Page: 786747 Thrashed: 1
Page: 786748 Thrashed: 2
Page: 786749 Thrashed: 2
Page: 786750 Thrashed: 2
Page: 786751 Thrashed: 1
Page: 786752 Thrashed: 2
Page: 786753 Thrashed: 1
Page: 786754 Thrashed: 1
Page: 786755 Thrashed: 2
Page: 786756 Thrashed: 1
Page: 786757 Thrashed: 3
Page: 786758 Thrashed: 2
Page: 786759 Thrashed: 1
Page: 786760 Thrashed: 2
Page: 786761 Thrashed: 2
Page: 786762 Thrashed: 2
Page: 786763 Thrashed: 2
Page: 786764 Thrashed: 2
Page: 786765 Thrashed: 3
Page: 786766 Thrashed: 4
Page: 786767 Thrashed: 4
Page: 786768 Thrashed: 4
Page: 786769 Thrashed: 3
Page: 786770 Thrashed: 3
Page: 786771 Thrashed: 4
Page: 786772 Thrashed: 3
Page: 786773 Thrashed: 3
Page: 786774 Thrashed: 3
Page: 786775 Thrashed: 2
Page: 786776 Thrashed: 2
Page: 786777 Thrashed: 3
Page: 786778 Thrashed: 3
Page: 786779 Thrashed: 2
Page: 786780 Thrashed: 4
Page: 786781 Thrashed: 3
Page: 786782 Thrashed: 3
Page: 786783 Thrashed: 3
Page: 786784 Thrashed: 2
Page: 786785 Thrashed: 3
Page: 786786 Thrashed: 2
Page: 786787 Thrashed: 2
Page: 786788 Thrashed: 3
Page: 786789 Thrashed: 2
Page: 786790 Thrashed: 3
Page: 786791 Thrashed: 2
Page: 786792 Thrashed: 3
Page: 786793 Thrashed: 2
Page: 786794 Thrashed: 2
Page: 786795 Thrashed: 3
Page: 786796 Thrashed: 3
Page: 786797 Thrashed: 2
Page: 786798 Thrashed: 3
Page: 786799 Thrashed: 3
Page: 786800 Thrashed: 1
Page: 786801 Thrashed: 3
Page: 786802 Thrashed: 1
Page: 786803 Thrashed: 1
Page: 786804 Thrashed: 3
Page: 786805 Thrashed: 3
Page: 786806 Thrashed: 3
Page: 786807 Thrashed: 3
Page: 786808 Thrashed: 3
Page: 786809 Thrashed: 2
Page: 786810 Thrashed: 3
Page: 786811 Thrashed: 2
Page: 786812 Thrashed: 2
Page: 786813 Thrashed: 2
Page: 786814 Thrashed: 3
Page: 786815 Thrashed: 2
Page: 786816 Thrashed: 3
Page: 786817 Thrashed: 3
Page: 786818 Thrashed: 1
Page: 786819 Thrashed: 3
Page: 786820 Thrashed: 3
Page: 786821 Thrashed: 3
Page: 786822 Thrashed: 2
Page: 786823 Thrashed: 2
Page: 786824 Thrashed: 2
Page: 786825 Thrashed: 2
Page: 786826 Thrashed: 2
Page: 786827 Thrashed: 3
Page: 786828 Thrashed: 2
Page: 786829 Thrashed: 2
Page: 786830 Thrashed: 2
Page: 786831 Thrashed: 2
Page: 786832 Thrashed: 2
Page: 786833 Thrashed: 1
Page: 786834 Thrashed: 2
Page: 786835 Thrashed: 2
Page: 786836 Thrashed: 2
Page: 786837 Thrashed: 2
Page: 786838 Thrashed: 2
Page: 786839 Thrashed: 2
Page: 786840 Thrashed: 3
Page: 786841 Thrashed: 1
Page: 786842 Thrashed: 3
Page: 786843 Thrashed: 2
Page: 786844 Thrashed: 3
Page: 786845 Thrashed: 1
Page: 786846 Thrashed: 3
Page: 786847 Thrashed: 1
Page: 786848 Thrashed: 3
Page: 786849 Thrashed: 1
Page: 786850 Thrashed: 1
Page: 786851 Thrashed: 1
Page: 786852 Thrashed: 1
Page: 786853 Thrashed: 3
Page: 786854 Thrashed: 3
Page: 786855 Thrashed: 2
Page: 786856 Thrashed: 2
Page: 786857 Thrashed: 3
Page: 786858 Thrashed: 1
Page: 786859 Thrashed: 1
Page: 786860 Thrashed: 3
Page: 786861 Thrashed: 2
Page: 786862 Thrashed: 1
Page: 786863 Thrashed: 2
Page: 786864 Thrashed: 2
Page: 786865 Thrashed: 2
Page: 786866 Thrashed: 1
Page: 786867 Thrashed: 3
Page: 786868 Thrashed: 3
Page: 786869 Thrashed: 2
Page: 786870 Thrashed: 3
Page: 786871 Thrashed: 3
Page: 786872 Thrashed: 3
Page: 786873 Thrashed: 3
Page: 786874 Thrashed: 4
Page: 786875 Thrashed: 4
Page: 786876 Thrashed: 4
Page: 786877 Thrashed: 5
Page: 786878 Thrashed: 5
Page: 786879 Thrashed: 5
Page: 786880 Thrashed: 5
Page: 786881 Thrashed: 5
Page: 786882 Thrashed: 5
Page: 786883 Thrashed: 5
Page: 786884 Thrashed: 5
Page: 786885 Thrashed: 5
Page: 786886 Thrashed: 5
Page: 786887 Thrashed: 5
Page: 786888 Thrashed: 5
Page: 786889 Thrashed: 5
Page: 786890 Thrashed: 5
Page: 786891 Thrashed: 5
Page: 786892 Thrashed: 5
Page: 786893 Thrashed: 6
Page: 786894 Thrashed: 5
Page: 786895 Thrashed: 4
Page: 786896 Thrashed: 5
Page: 786897 Thrashed: 5
Page: 786898 Thrashed: 5
Page: 786899 Thrashed: 5
Page: 786900 Thrashed: 5
Page: 786901 Thrashed: 5
Page: 786902 Thrashed: 4
Page: 786903 Thrashed: 4
Page: 786904 Thrashed: 3
Page: 786905 Thrashed: 3
Page: 786906 Thrashed: 3
Page: 786907 Thrashed: 3
Page: 786908 Thrashed: 4
Page: 786909 Thrashed: 3
Page: 786910 Thrashed: 4
Page: 786911 Thrashed: 3
Page: 786912 Thrashed: 3
Page: 786913 Thrashed: 3
Page: 786914 Thrashed: 4
Page: 786915 Thrashed: 3
Page: 786916 Thrashed: 5
Page: 786917 Thrashed: 5
Page: 786918 Thrashed: 4
Page: 786919 Thrashed: 5
Page: 786920 Thrashed: 5
Page: 786921 Thrashed: 5
Page: 786922 Thrashed: 5
Page: 786923 Thrashed: 5
Page: 786924 Thrashed: 5
Page: 786925 Thrashed: 5
Page: 786926 Thrashed: 5
Page: 786927 Thrashed: 5
Page: 786928 Thrashed: 5
Page: 786929 Thrashed: 4
Page: 786930 Thrashed: 4
Page: 786931 Thrashed: 4
Page: 786932 Thrashed: 3
Page: 786933 Thrashed: 3
Page: 786934 Thrashed: 3
Page: 786935 Thrashed: 3
Page: 786936 Thrashed: 3
Page: 786937 Thrashed: 3
Page: 786938 Thrashed: 3
Page: 786939 Thrashed: 3
Page: 786940 Thrashed: 3
Page: 786941 Thrashed: 3
Page: 786942 Thrashed: 3
Page: 786944 Thrashed: 4
Page: 786945 Thrashed: 4
Page: 786946 Thrashed: 4
Page: 786947 Thrashed: 4
Page: 786948 Thrashed: 4
Page: 786949 Thrashed: 4
Page: 786950 Thrashed: 4
Page: 786951 Thrashed: 4
Page: 786952 Thrashed: 4
Page: 786953 Thrashed: 4
Page: 786954 Thrashed: 4
Page: 786955 Thrashed: 4
Page: 786956 Thrashed: 4
Page: 786957 Thrashed: 4
Page: 787136 Thrashed: 3
Page: 787137 Thrashed: 4
Page: 787138 Thrashed: 3
Page: 787139 Thrashed: 3
Page: 787140 Thrashed: 4
Page: 787141 Thrashed: 3
Page: 787142 Thrashed: 3
Page: 787143 Thrashed: 4
Page: 787144 Thrashed: 3
Page: 787145 Thrashed: 3
Page: 787146 Thrashed: 4
Page: 787147 Thrashed: 4
Page: 787148 Thrashed: 4
Page: 787149 Thrashed: 4
Page: 787150 Thrashed: 3
Page: 787151 Thrashed: 3
Page: 787152 Thrashed: 3
Page: 787153 Thrashed: 3
Page: 787154 Thrashed: 3
Page: 787155 Thrashed: 3
Page: 787156 Thrashed: 3
Page: 787157 Thrashed: 3
Page: 787158 Thrashed: 3
Page: 787159 Thrashed: 3
Page: 787160 Thrashed: 2
Page: 787161 Thrashed: 3
Page: 787162 Thrashed: 3
Page: 787163 Thrashed: 3
Page: 787164 Thrashed: 3
Page: 787165 Thrashed: 3
Page: 787166 Thrashed: 3
Page: 787167 Thrashed: 3
Page: 787168 Thrashed: 3
Page: 787169 Thrashed: 3
Page: 787170 Thrashed: 3
Page: 787171 Thrashed: 2
Page: 787172 Thrashed: 3
Page: 787173 Thrashed: 3
Page: 787174 Thrashed: 3
Page: 787175 Thrashed: 3
Page: 787176 Thrashed: 3
Page: 787177 Thrashed: 2
Page: 787178 Thrashed: 2
Page: 787179 Thrashed: 2
Page: 787180 Thrashed: 2
Page: 787181 Thrashed: 1
Page: 787182 Thrashed: 3
Page: 787183 Thrashed: 3
Page: 787184 Thrashed: 3
Page: 787185 Thrashed: 3
Page: 787186 Thrashed: 3
Page: 787187 Thrashed: 3
Page: 787188 Thrashed: 3
Page: 787189 Thrashed: 4
Page: 787190 Thrashed: 4
Page: 787191 Thrashed: 4
Page: 787192 Thrashed: 3
Page: 787193 Thrashed: 3
Page: 787194 Thrashed: 3
Page: 787195 Thrashed: 4
Page: 787196 Thrashed: 3
Page: 787197 Thrashed: 3
Page: 787198 Thrashed: 3
Page: 787199 Thrashed: 4
Page: 787200 Thrashed: 3
Page: 787201 Thrashed: 3
Page: 787202 Thrashed: 3
Page: 787203 Thrashed: 3
Page: 787204 Thrashed: 3
Page: 787205 Thrashed: 3
Page: 787206 Thrashed: 3
Page: 787207 Thrashed: 3
Page: 787208 Thrashed: 3
Page: 787209 Thrashed: 3
Page: 787210 Thrashed: 3
Page: 787211 Thrashed: 2
Page: 787212 Thrashed: 3
Page: 787213 Thrashed: 2
Page: 787214 Thrashed: 1
Page: 787215 Thrashed: 3
Page: 787216 Thrashed: 2
Page: 787217 Thrashed: 3
Page: 787218 Thrashed: 3
Page: 787219 Thrashed: 3
Page: 787220 Thrashed: 2
Page: 787221 Thrashed: 3
Page: 787222 Thrashed: 3
Page: 787223 Thrashed: 3
Page: 787224 Thrashed: 3
Page: 787225 Thrashed: 3
Page: 787226 Thrashed: 3
Page: 787227 Thrashed: 3
Page: 787228 Thrashed: 3
Page: 787229 Thrashed: 2
Page: 787230 Thrashed: 3
Page: 787231 Thrashed: 2
Page: 787232 Thrashed: 2
Page: 787233 Thrashed: 3
Page: 787234 Thrashed: 3
Page: 787235 Thrashed: 3
Page: 787236 Thrashed: 3
Page: 787237 Thrashed: 2
Page: 787238 Thrashed: 3
Page: 787239 Thrashed: 2
Page: 787240 Thrashed: 2
Page: 787241 Thrashed: 3
Page: 787242 Thrashed: 2
Page: 787243 Thrashed: 2
Page: 787244 Thrashed: 2
Page: 787245 Thrashed: 2
Page: 787246 Thrashed: 2
Page: 787247 Thrashed: 1
Page: 787248 Thrashed: 3
Page: 787249 Thrashed: 3
Page: 787250 Thrashed: 2
Page: 787251 Thrashed: 3
Page: 787252 Thrashed: 3
Page: 787253 Thrashed: 3
Page: 787254 Thrashed: 3
Page: 787255 Thrashed: 3
Page: 787256 Thrashed: 1
Page: 787257 Thrashed: 2
Page: 787258 Thrashed: 2
Page: 787259 Thrashed: 2
Page: 787260 Thrashed: 2
Page: 787261 Thrashed: 2
Page: 787262 Thrashed: 3
Page: 787263 Thrashed: 2
Page: 787264 Thrashed: 2
Page: 787265 Thrashed: 1
Page: 787266 Thrashed: 3
Page: 787267 Thrashed: 2
Page: 787268 Thrashed: 3
Page: 787269 Thrashed: 3
Page: 787270 Thrashed: 3
Page: 787271 Thrashed: 1
Page: 787272 Thrashed: 2
Page: 787273 Thrashed: 2
Page: 787274 Thrashed: 2
Page: 787275 Thrashed: 1
Page: 787276 Thrashed: 2
Page: 787277 Thrashed: 3
Page: 787278 Thrashed: 3
Page: 787279 Thrashed: 3
Page: 787280 Thrashed: 2
Page: 787281 Thrashed: 3
Page: 787282 Thrashed: 2
Page: 787283 Thrashed: 3
Page: 787284 Thrashed: 3
Page: 787285 Thrashed: 1
Page: 787286 Thrashed: 2
Page: 787287 Thrashed: 3
Page: 787288 Thrashed: 3
Page: 787289 Thrashed: 1
Page: 787290 Thrashed: 3
Page: 787291 Thrashed: 3
Page: 787292 Thrashed: 3
Page: 787293 Thrashed: 3
Page: 787294 Thrashed: 3
Page: 787295 Thrashed: 2
Page: 787296 Thrashed: 1
Page: 787297 Thrashed: 2
Page: 787298 Thrashed: 2
Page: 787299 Thrashed: 3
Page: 787300 Thrashed: 2
Page: 787301 Thrashed: 2
Page: 787302 Thrashed: 3
Page: 787303 Thrashed: 3
Page: 787304 Thrashed: 2
Page: 787305 Thrashed: 3
Page: 787306 Thrashed: 2
Page: 787307 Thrashed: 3
Page: 787308 Thrashed: 3
Page: 787309 Thrashed: 3
Page: 787310 Thrashed: 3
Page: 787311 Thrashed: 3
Page: 787312 Thrashed: 3
Page: 787313 Thrashed: 4
Page: 787314 Thrashed: 2
Page: 787315 Thrashed: 3
Page: 787316 Thrashed: 1
Page: 787317 Thrashed: 2
Page: 787318 Thrashed: 2
Page: 787319 Thrashed: 2
Page: 787320 Thrashed: 2
Page: 787321 Thrashed: 3
Page: 787322 Thrashed: 3
Page: 787323 Thrashed: 2
Page: 787324 Thrashed: 2
Page: 787325 Thrashed: 1
Page: 787326 Thrashed: 2
Page: 787327 Thrashed: 2
Page: 787328 Thrashed: 2
Page: 787329 Thrashed: 2
Page: 787330 Thrashed: 2
Page: 787331 Thrashed: 2
Page: 787332 Thrashed: 2
Page: 787333 Thrashed: 2
Page: 787334 Thrashed: 3
Page: 787335 Thrashed: 3
Page: 787336 Thrashed: 2
Page: 787337 Thrashed: 2
Page: 787338 Thrashed: 2
Page: 787339 Thrashed: 2
Page: 787340 Thrashed: 2
Page: 787341 Thrashed: 2
Page: 787342 Thrashed: 2
Page: 787343 Thrashed: 2
Page: 787344 Thrashed: 2
Page: 787345 Thrashed: 2
Page: 787346 Thrashed: 2
Page: 787347 Thrashed: 2
Page: 787348 Thrashed: 3
Page: 787349 Thrashed: 2
Page: 787350 Thrashed: 3
Page: 787351 Thrashed: 3
Page: 787352 Thrashed: 2
Page: 787353 Thrashed: 2
Page: 787354 Thrashed: 2
Page: 787355 Thrashed: 2
Page: 787356 Thrashed: 3
Page: 787357 Thrashed: 2
Page: 787358 Thrashed: 3
Page: 787359 Thrashed: 3
Page: 787360 Thrashed: 3
Page: 787361 Thrashed: 3
Page: 787362 Thrashed: 3
Page: 787363 Thrashed: 2
Page: 787364 Thrashed: 2
Page: 787365 Thrashed: 3
Page: 787366 Thrashed: 3
Page: 787367 Thrashed: 2
Page: 787368 Thrashed: 2
Page: 787369 Thrashed: 2
Page: 787370 Thrashed: 2
Page: 787371 Thrashed: 2
Page: 787372 Thrashed: 2
Page: 787373 Thrashed: 2
Page: 787374 Thrashed: 2
Page: 787375 Thrashed: 2
Page: 787376 Thrashed: 2
Page: 787377 Thrashed: 3
Page: 787378 Thrashed: 3
Page: 787380 Thrashed: 2
Page: 787381 Thrashed: 2
Page: 787382 Thrashed: 2
Page: 787383 Thrashed: 2
Page: 787384 Thrashed: 2
Page: 787385 Thrashed: 1
Page: 787386 Thrashed: 2
Page: 787387 Thrashed: 2
Page: 787388 Thrashed: 2
Page: 787389 Thrashed: 2
Page: 787390 Thrashed: 2
Page: 787391 Thrashed: 2
Page: 787392 Thrashed: 2
Page: 787393 Thrashed: 2
Page: 787394 Thrashed: 1
Page: 787395 Thrashed: 2
Page: 787396 Thrashed: 3
Page: 787397 Thrashed: 2
Page: 787398 Thrashed: 3
Page: 787399 Thrashed: 3
Page: 787400 Thrashed: 2
Page: 787401 Thrashed: 2
Page: 787402 Thrashed: 2
Page: 787403 Thrashed: 2
Page: 787404 Thrashed: 2
Page: 787405 Thrashed: 2
Page: 787406 Thrashed: 2
Page: 787407 Thrashed: 2
Page: 787408 Thrashed: 3
Page: 787409 Thrashed: 3
Page: 787410 Thrashed: 2
Page: 787411 Thrashed: 2
Page: 787412 Thrashed: 2
Page: 787413 Thrashed: 2
Page: 787414 Thrashed: 2
Page: 787415 Thrashed: 2
Page: 787416 Thrashed: 2
Page: 787417 Thrashed: 3
Page: 787418 Thrashed: 3
Page: 787419 Thrashed: 2
Page: 787420 Thrashed: 2
Page: 787421 Thrashed: 2
Page: 787422 Thrashed: 2
Page: 787423 Thrashed: 2
Page: 787424 Thrashed: 3
Page: 787425 Thrashed: 3
Page: 787426 Thrashed: 2
Page: 787427 Thrashed: 3
Page: 787428 Thrashed: 3
Page: 787429 Thrashed: 3
Page: 787430 Thrashed: 3
Page: 787431 Thrashed: 3
Page: 787432 Thrashed: 3
Page: 787433 Thrashed: 3
Page: 787434 Thrashed: 3
Page: 787435 Thrashed: 3
Page: 787436 Thrashed: 2
Page: 787437 Thrashed: 3
Page: 787438 Thrashed: 3
Page: 787439 Thrashed: 3
Page: 787440 Thrashed: 3
Page: 787441 Thrashed: 3
Page: 787442 Thrashed: 1
Page: 787443 Thrashed: 2
Page: 787444 Thrashed: 2
Page: 787445 Thrashed: 3
Page: 787446 Thrashed: 3
Page: 787447 Thrashed: 2
Page: 787448 Thrashed: 2
Page: 787449 Thrashed: 2
Page: 787450 Thrashed: 2
Page: 787451 Thrashed: 1
Page: 787452 Thrashed: 2
Page: 787453 Thrashed: 2
Page: 787454 Thrashed: 2
Page: 787455 Thrashed: 2
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 2
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 4
Page: 787462 Thrashed: 4
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 4
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 2
Page: 787469 Thrashed: 2
Page: 787470 Thrashed: 2
Page: 787471 Thrashed: 3
Page: 787473 Thrashed: 3
Page: 787474 Thrashed: 3
Page: 787475 Thrashed: 3
Page: 787476 Thrashed: 3
Page: 787477 Thrashed: 3
Page: 787478 Thrashed: 2
Page: 787479 Thrashed: 3
Page: 787480 Thrashed: 2
Page: 787481 Thrashed: 3
Page: 787482 Thrashed: 2
Page: 787483 Thrashed: 3
Page: 787484 Thrashed: 2
Page: 787485 Thrashed: 2
Page: 787486 Thrashed: 2
Page: 787487 Thrashed: 2
Page: 787488 Thrashed: 3
Page: 787489 Thrashed: 3
Page: 787490 Thrashed: 3
Page: 787491 Thrashed: 3
Page: 787492 Thrashed: 3
Page: 787493 Thrashed: 3
Page: 787494 Thrashed: 3
Page: 787495 Thrashed: 3
Page: 787496 Thrashed: 3
Page: 787497 Thrashed: 4
Page: 787498 Thrashed: 3
Page: 787499 Thrashed: 3
Page: 787500 Thrashed: 3
Page: 787501 Thrashed: 4
Page: 787502 Thrashed: 3
Page: 787503 Thrashed: 4
Page: 787504 Thrashed: 3
Page: 787505 Thrashed: 2
Page: 787506 Thrashed: 3
Page: 787507 Thrashed: 3
Page: 787508 Thrashed: 1
Page: 787509 Thrashed: 2
Page: 787510 Thrashed: 2
Page: 787511 Thrashed: 2
Page: 787512 Thrashed: 2
Page: 787513 Thrashed: 3
Page: 787514 Thrashed: 3
Page: 787515 Thrashed: 3
Page: 787516 Thrashed: 3
Page: 787517 Thrashed: 2
Page: 787518 Thrashed: 3
Page: 787519 Thrashed: 3
Page: 787520 Thrashed: 3
Page: 787521 Thrashed: 3
Page: 787522 Thrashed: 3
Page: 787523 Thrashed: 3
Page: 787524 Thrashed: 3
Page: 787525 Thrashed: 3
Page: 787526 Thrashed: 3
Page: 787527 Thrashed: 3
Page: 787528 Thrashed: 3
Page: 787529 Thrashed: 2
Page: 787530 Thrashed: 3
Page: 787531 Thrashed: 3
Page: 787532 Thrashed: 3
Page: 787533 Thrashed: 3
Page: 787534 Thrashed: 2
Page: 787535 Thrashed: 3
Page: 787536 Thrashed: 3
Page: 787537 Thrashed: 3
Page: 787538 Thrashed: 3
Page: 787539 Thrashed: 3
Page: 787540 Thrashed: 3
Page: 787541 Thrashed: 3
Page: 787542 Thrashed: 3
Page: 787543 Thrashed: 3
Page: 787544 Thrashed: 3
Page: 787545 Thrashed: 3
Page: 787546 Thrashed: 3
Page: 787547 Thrashed: 2
Page: 787548 Thrashed: 3
Page: 787549 Thrashed: 3
Page: 787550 Thrashed: 3
Page: 787551 Thrashed: 3
Page: 787552 Thrashed: 3
Page: 787553 Thrashed: 3
Page: 787554 Thrashed: 3
Page: 787555 Thrashed: 3
Page: 787556 Thrashed: 3
Page: 787557 Thrashed: 2
Page: 787558 Thrashed: 3
Page: 787559 Thrashed: 3
Page: 787560 Thrashed: 3
Page: 787561 Thrashed: 3
Page: 787562 Thrashed: 3
Page: 787563 Thrashed: 3
Page: 787564 Thrashed: 3
Page: 787565 Thrashed: 3
Page: 787566 Thrashed: 3
Page: 787567 Thrashed: 3
Page: 787568 Thrashed: 3
Page: 787569 Thrashed: 3
Page: 787570 Thrashed: 3
Page: 787571 Thrashed: 2
Page: 787572 Thrashed: 1
Page: 787573 Thrashed: 3
Page: 787574 Thrashed: 2
Page: 787575 Thrashed: 2
Page: 787576 Thrashed: 3
Page: 787577 Thrashed: 3
Page: 787578 Thrashed: 3
Page: 787579 Thrashed: 3
Page: 787580 Thrashed: 3
Page: 787581 Thrashed: 2
Page: 787582 Thrashed: 2
Page: 787583 Thrashed: 2
Page: 787584 Thrashed: 1
Page: 787585 Thrashed: 3
Page: 787586 Thrashed: 3
Page: 787587 Thrashed: 3
Page: 787588 Thrashed: 2
Page: 787589 Thrashed: 3
Page: 787590 Thrashed: 3
Page: 787591 Thrashed: 3
Page: 787592 Thrashed: 3
Page: 787593 Thrashed: 2
Page: 787594 Thrashed: 3
Page: 787595 Thrashed: 3
Page: 787596 Thrashed: 3
Page: 787597 Thrashed: 3
Page: 787598 Thrashed: 3
Page: 787599 Thrashed: 2
Page: 787600 Thrashed: 2
Page: 787601 Thrashed: 2
Page: 787602 Thrashed: 3
Page: 787603 Thrashed: 2
Page: 787604 Thrashed: 2
Page: 787605 Thrashed: 2
Page: 787606 Thrashed: 3
Page: 787607 Thrashed: 3
Page: 787608 Thrashed: 2
Page: 787609 Thrashed: 3
Page: 787610 Thrashed: 2
Page: 787611 Thrashed: 2
Page: 787612 Thrashed: 1
Page: 787613 Thrashed: 3
Page: 787614 Thrashed: 2
Page: 787615 Thrashed: 3
Page: 787616 Thrashed: 3
Page: 787617 Thrashed: 4
Page: 787618 Thrashed: 4
Page: 787619 Thrashed: 3
Page: 787620 Thrashed: 3
Page: 787621 Thrashed: 3
Page: 787622 Thrashed: 3
Page: 787623 Thrashed: 3
Page: 787624 Thrashed: 3
Page: 787625 Thrashed: 3
Page: 787626 Thrashed: 2
Page: 787627 Thrashed: 2
Page: 787628 Thrashed: 2
Page: 787629 Thrashed: 2
Page: 787630 Thrashed: 2
Page: 787631 Thrashed: 2
Page: 787632 Thrashed: 2
Page: 787633 Thrashed: 2
Page: 787634 Thrashed: 3
Page: 787635 Thrashed: 3
Page: 787636 Thrashed: 2
Page: 787637 Thrashed: 2
Page: 787638 Thrashed: 2
Page: 787639 Thrashed: 3
Page: 787640 Thrashed: 3
Page: 787641 Thrashed: 3
Page: 787642 Thrashed: 3
Page: 787643 Thrashed: 3
Page: 787644 Thrashed: 2
Page: 787645 Thrashed: 2
Page: 787646 Thrashed: 2
Page: 787647 Thrashed: 2
Page: 787648 Thrashed: 2
Page: 787649 Thrashed: 2
Page: 787650 Thrashed: 4
Page: 787651 Thrashed: 4
Page: 787652 Thrashed: 2
Page: 787653 Thrashed: 3
Page: 787654 Thrashed: 3
Page: 787655 Thrashed: 3
Page: 787656 Thrashed: 2
Page: 787657 Thrashed: 2
Page: 787658 Thrashed: 2
Page: 787659 Thrashed: 2
Page: 787660 Thrashed: 2
Page: 787661 Thrashed: 2
Page: 787662 Thrashed: 2
Page: 787663 Thrashed: 2
Page: 787664 Thrashed: 2
Page: 787665 Thrashed: 2
Page: 787666 Thrashed: 1
Page: 787667 Thrashed: 2
Page: 787668 Thrashed: 2
Page: 787669 Thrashed: 2
Page: 787670 Thrashed: 2
Page: 787671 Thrashed: 1
Page: 787672 Thrashed: 2
Page: 787673 Thrashed: 2
Page: 787674 Thrashed: 3
Page: 787675 Thrashed: 3
Page: 787676 Thrashed: 1
Page: 787677 Thrashed: 2
Page: 787678 Thrashed: 2
Page: 787679 Thrashed: 2
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 2
Page: 787682 Thrashed: 2
Page: 787683 Thrashed: 2
Page: 787684 Thrashed: 2
Page: 787685 Thrashed: 2
Page: 787686 Thrashed: 2
Page: 787687 Thrashed: 2
Page: 787688 Thrashed: 1
Page: 787689 Thrashed: 2
Page: 787690 Thrashed: 2
Page: 787691 Thrashed: 2
Page: 787692 Thrashed: 1
Page: 787693 Thrashed: 2
Page: 787694 Thrashed: 2
Page: 787695 Thrashed: 2
Page: 787696 Thrashed: 2
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 2
Page: 787699 Thrashed: 2
Page: 787700 Thrashed: 2
Page: 787701 Thrashed: 2
Page: 787702 Thrashed: 2
Page: 787703 Thrashed: 2
Page: 787704 Thrashed: 2
Page: 787705 Thrashed: 2
Page: 787706 Thrashed: 2
Page: 787707 Thrashed: 2
Page: 787708 Thrashed: 2
Page: 787709 Thrashed: 2
Page: 787710 Thrashed: 2
Page: 787711 Thrashed: 2
Page: 787712 Thrashed: 2
Page: 787713 Thrashed: 2
Page: 787714 Thrashed: 2
Page: 787715 Thrashed: 2
Page: 787716 Thrashed: 2
Page: 787717 Thrashed: 2
Page: 787718 Thrashed: 2
Page: 787720 Thrashed: 2
Page: 787721 Thrashed: 2
Page: 787722 Thrashed: 2
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 2
Page: 787725 Thrashed: 1
Page: 787726 Thrashed: 2
Page: 787727 Thrashed: 2
Page: 787728 Thrashed: 2
Page: 787729 Thrashed: 2
Page: 787730 Thrashed: 2
Page: 787731 Thrashed: 2
Page: 787732 Thrashed: 2
Page: 787733 Thrashed: 1
Page: 787734 Thrashed: 2
Page: 787735 Thrashed: 2
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 1
Page: 787738 Thrashed: 2
Page: 787739 Thrashed: 2
Page: 787740 Thrashed: 2
Page: 787741 Thrashed: 2
Page: 787742 Thrashed: 2
Page: 787743 Thrashed: 2
Page: 787744 Thrashed: 3
Page: 787745 Thrashed: 3
Page: 787746 Thrashed: 3
Page: 787747 Thrashed: 3
Page: 787748 Thrashed: 3
Page: 787749 Thrashed: 2
Page: 787750 Thrashed: 2
Page: 787751 Thrashed: 2
Page: 787752 Thrashed: 3
Page: 787753 Thrashed: 3
Page: 787754 Thrashed: 2
Page: 787755 Thrashed: 1
Page: 787756 Thrashed: 3
Page: 787757 Thrashed: 3
Page: 787758 Thrashed: 2
Page: 787759 Thrashed: 2
Page: 787760 Thrashed: 2
Page: 787761 Thrashed: 2
Page: 787762 Thrashed: 2
Page: 787763 Thrashed: 2
Page: 787764 Thrashed: 2
Page: 787765 Thrashed: 2
Page: 787766 Thrashed: 2
Page: 787767 Thrashed: 2
Page: 787768 Thrashed: 2
Page: 787769 Thrashed: 2
Page: 787770 Thrashed: 2
Page: 787771 Thrashed: 2
Page: 787772 Thrashed: 2
Page: 787773 Thrashed: 3
Page: 787774 Thrashed: 2
Page: 787775 Thrashed: 3
Page: 787776 Thrashed: 2
Page: 787777 Thrashed: 2
Page: 787778 Thrashed: 2
Page: 787779 Thrashed: 2
Page: 787780 Thrashed: 2
Page: 787781 Thrashed: 2
Page: 787782 Thrashed: 2
Page: 787783 Thrashed: 2
Page: 787784 Thrashed: 2
Page: 787785 Thrashed: 2
Page: 787786 Thrashed: 3
Page: 787787 Thrashed: 2
Page: 787788 Thrashed: 2
Page: 787789 Thrashed: 2
Page: 787790 Thrashed: 2
Page: 787791 Thrashed: 2
Page: 787792 Thrashed: 2
Page: 787793 Thrashed: 2
Page: 787794 Thrashed: 1
Page: 787795 Thrashed: 2
Page: 787796 Thrashed: 2
Page: 787797 Thrashed: 1
Page: 787798 Thrashed: 2
Page: 787799 Thrashed: 1
Page: 787800 Thrashed: 2
Page: 787801 Thrashed: 2
Page: 787802 Thrashed: 2
Page: 787804 Thrashed: 3
Page: 787805 Thrashed: 3
Page: 787806 Thrashed: 3
Page: 787807 Thrashed: 3
Page: 787808 Thrashed: 3
Page: 787809 Thrashed: 2
Page: 787810 Thrashed: 2
Page: 787811 Thrashed: 2
Page: 787812 Thrashed: 2
Page: 787813 Thrashed: 3
Page: 787814 Thrashed: 2
Page: 787815 Thrashed: 2
Page: 787816 Thrashed: 2
Page: 787817 Thrashed: 2
Page: 787818 Thrashed: 2
Page: 787819 Thrashed: 3
Page: 787820 Thrashed: 3
Page: 787821 Thrashed: 2
Page: 787822 Thrashed: 3
Page: 787823 Thrashed: 3
Page: 787824 Thrashed: 3
Page: 787825 Thrashed: 3
Page: 787826 Thrashed: 2
Page: 787827 Thrashed: 2
Page: 787828 Thrashed: 3
Page: 787829 Thrashed: 2
Page: 787830 Thrashed: 1
Page: 787831 Thrashed: 3
Page: 787832 Thrashed: 3
Page: 787833 Thrashed: 3
Page: 787834 Thrashed: 2
Page: 787835 Thrashed: 3
Page: 787836 Thrashed: 3
Page: 787837 Thrashed: 2
Page: 787838 Thrashed: 3
Page: 787839 Thrashed: 3
Page: 787840 Thrashed: 3
Page: 787841 Thrashed: 3
Page: 787842 Thrashed: 2
Page: 787843 Thrashed: 3
Page: 787844 Thrashed: 3
Page: 787845 Thrashed: 3
Page: 787846 Thrashed: 3
Page: 787847 Thrashed: 3
Page: 787848 Thrashed: 3
Page: 787849 Thrashed: 3
Page: 787850 Thrashed: 3
Page: 787851 Thrashed: 3
Page: 787852 Thrashed: 3
Page: 787853 Thrashed: 2
Page: 787854 Thrashed: 3
Page: 787855 Thrashed: 3
Page: 787856 Thrashed: 3
Page: 787857 Thrashed: 3
Page: 787858 Thrashed: 3
Page: 787859 Thrashed: 3
Page: 787860 Thrashed: 4
Page: 787861 Thrashed: 3
Page: 787862 Thrashed: 3
Page: 787863 Thrashed: 3
Page: 787864 Thrashed: 3
Page: 787865 Thrashed: 4
Page: 787866 Thrashed: 3
Page: 787867 Thrashed: 4
Page: 787868 Thrashed: 3
Page: 787869 Thrashed: 3
Page: 787870 Thrashed: 3
Page: 787871 Thrashed: 3
Page: 787872 Thrashed: 2
Page: 787873 Thrashed: 2
Page: 787874 Thrashed: 2
Page: 787875 Thrashed: 3
Page: 787876 Thrashed: 2
Page: 787877 Thrashed: 3
Page: 787878 Thrashed: 3
Page: 787879 Thrashed: 3
Page: 787880 Thrashed: 3
Page: 787881 Thrashed: 3
Page: 787882 Thrashed: 2
Page: 787883 Thrashed: 3
Page: 787884 Thrashed: 3
Page: 787885 Thrashed: 3
Page: 787886 Thrashed: 3
Page: 787887 Thrashed: 2
Page: 787888 Thrashed: 2
Page: 787889 Thrashed: 2
Page: 787890 Thrashed: 2
Page: 787891 Thrashed: 2
Page: 787892 Thrashed: 1
Page: 787893 Thrashed: 2
Page: 787894 Thrashed: 3
Page: 787895 Thrashed: 3
Page: 787896 Thrashed: 3
Page: 787897 Thrashed: 2
Page: 787898 Thrashed: 3
Page: 787899 Thrashed: 3
Page: 787900 Thrashed: 2
Page: 787901 Thrashed: 3
Page: 787902 Thrashed: 2
Page: 787903 Thrashed: 2
Page: 787904 Thrashed: 2
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 3
Page: 787907 Thrashed: 3
Page: 787908 Thrashed: 2
Page: 787909 Thrashed: 3
Page: 787910 Thrashed: 3
Page: 787911 Thrashed: 3
Page: 787912 Thrashed: 2
Page: 787913 Thrashed: 3
Page: 787914 Thrashed: 3
Page: 787915 Thrashed: 3
Page: 787916 Thrashed: 2
Page: 787917 Thrashed: 3
Page: 787918 Thrashed: 3
Page: 787919 Thrashed: 3
Page: 787920 Thrashed: 2
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 3
Page: 787923 Thrashed: 2
Page: 787924 Thrashed: 2
Page: 787925 Thrashed: 3
Page: 787926 Thrashed: 3
Page: 787927 Thrashed: 3
Page: 787928 Thrashed: 2
Page: 787929 Thrashed: 2
Page: 787930 Thrashed: 3
Page: 787931 Thrashed: 2
Page: 787932 Thrashed: 2
Page: 787933 Thrashed: 2
Page: 787934 Thrashed: 2
Page: 787935 Thrashed: 2
Page: 787936 Thrashed: 2
Page: 787937 Thrashed: 2
Page: 787938 Thrashed: 2
Page: 787939 Thrashed: 2
Page: 787940 Thrashed: 2
Page: 787941 Thrashed: 3
Page: 787942 Thrashed: 2
Page: 787943 Thrashed: 2
Page: 787944 Thrashed: 2
Page: 787945 Thrashed: 2
Page: 787946 Thrashed: 1
Page: 787947 Thrashed: 2
Page: 787948 Thrashed: 3
Page: 787949 Thrashed: 3
Page: 787950 Thrashed: 3
Page: 787951 Thrashed: 3
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 1
Page: 787954 Thrashed: 2
Page: 787955 Thrashed: 2
Page: 787956 Thrashed: 2
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 2
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 2
Page: 787962 Thrashed: 2
Page: 787963 Thrashed: 2
Page: 787964 Thrashed: 2
Page: 787965 Thrashed: 2
Page: 787966 Thrashed: 2
Page: 787967 Thrashed: 1
Page: 787968 Thrashed: 3
Page: 787969 Thrashed: 2
Page: 787970 Thrashed: 2
Page: 787971 Thrashed: 2
Page: 787972 Thrashed: 3
Page: 787973 Thrashed: 3
Page: 787974 Thrashed: 3
Page: 787975 Thrashed: 2
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 2
Page: 787978 Thrashed: 2
Page: 787979 Thrashed: 2
Page: 787980 Thrashed: 2
Page: 787981 Thrashed: 2
Page: 787982 Thrashed: 2
Page: 787983 Thrashed: 2
Page: 787984 Thrashed: 2
Page: 787985 Thrashed: 2
Page: 787987 Thrashed: 2
Page: 787988 Thrashed: 2
Page: 787989 Thrashed: 2
Page: 787990 Thrashed: 3
Page: 787991 Thrashed: 2
Page: 787992 Thrashed: 3
Page: 787993 Thrashed: 2
Page: 787994 Thrashed: 2
Page: 787995 Thrashed: 1
Page: 787996 Thrashed: 2
Page: 787997 Thrashed: 2
Page: 787998 Thrashed: 3
Page: 787999 Thrashed: 3
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 2
Page: 788002 Thrashed: 2
Page: 788003 Thrashed: 2
Page: 788004 Thrashed: 2
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 2
Page: 788007 Thrashed: 2
Page: 788008 Thrashed: 3
Page: 788009 Thrashed: 3
Page: 788010 Thrashed: 3
Page: 788011 Thrashed: 3
Page: 788012 Thrashed: 3
Page: 788013 Thrashed: 2
Page: 788014 Thrashed: 2
Page: 788015 Thrashed: 1
Page: 788016 Thrashed: 2
Page: 788017 Thrashed: 2
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 2
Page: 788020 Thrashed: 2
Page: 788021 Thrashed: 1
Page: 788022 Thrashed: 2
Page: 788023 Thrashed: 2
Page: 788024 Thrashed: 1
Page: 788025 Thrashed: 2
Page: 788026 Thrashed: 2
Page: 788027 Thrashed: 2
Page: 788028 Thrashed: 2
Page: 788029 Thrashed: 2
Page: 788030 Thrashed: 2
Page: 788031 Thrashed: 3
Page: 788032 Thrashed: 2
Page: 788033 Thrashed: 3
Page: 788034 Thrashed: 2
Page: 788035 Thrashed: 3
Page: 788036 Thrashed: 3
Page: 788037 Thrashed: 2
Page: 788038 Thrashed: 2
Page: 788039 Thrashed: 2
Page: 788040 Thrashed: 1
Page: 788041 Thrashed: 2
Page: 788042 Thrashed: 2
Page: 788043 Thrashed: 2
Page: 788044 Thrashed: 1
Page: 788045 Thrashed: 2
Page: 788046 Thrashed: 3
Page: 788047 Thrashed: 2
Page: 788048 Thrashed: 3
Page: 788049 Thrashed: 3
Page: 788050 Thrashed: 3
Page: 788051 Thrashed: 2
Page: 788052 Thrashed: 2
Page: 788053 Thrashed: 2
Page: 788054 Thrashed: 2
Page: 788055 Thrashed: 2
Page: 788056 Thrashed: 2
Page: 788057 Thrashed: 2
Page: 788058 Thrashed: 2
Page: 788059 Thrashed: 2
Page: 788060 Thrashed: 2
Page: 788061 Thrashed: 2
Page: 788062 Thrashed: 2
Page: 788063 Thrashed: 2
Page: 788064 Thrashed: 1
Page: 788065 Thrashed: 2
Page: 788066 Thrashed: 2
Page: 788067 Thrashed: 2
Page: 788068 Thrashed: 2
Page: 788069 Thrashed: 2
Page: 788070 Thrashed: 2
Page: 788071 Thrashed: 2
Page: 788072 Thrashed: 2
Page: 788073 Thrashed: 2
Page: 788074 Thrashed: 2
Page: 788075 Thrashed: 2
Page: 788076 Thrashed: 2
Page: 788077 Thrashed: 1
Page: 788078 Thrashed: 1
Page: 788079 Thrashed: 2
Page: 788080 Thrashed: 1
Page: 788081 Thrashed: 2
Page: 788082 Thrashed: 2
Page: 788083 Thrashed: 1
Page: 788084 Thrashed: 2
Page: 788085 Thrashed: 1
Page: 788086 Thrashed: 2
Page: 788087 Thrashed: 2
Page: 788088 Thrashed: 2
Page: 788089 Thrashed: 2
Page: 788090 Thrashed: 2
Page: 788091 Thrashed: 2
Page: 788092 Thrashed: 2
Page: 788093 Thrashed: 2
Page: 788094 Thrashed: 2
Page: 788095 Thrashed: 2
Page: 788096 Thrashed: 2
Page: 788097 Thrashed: 2
Page: 788098 Thrashed: 2
Page: 788099 Thrashed: 2
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 2
Page: 788102 Thrashed: 2
Page: 788103 Thrashed: 2
Page: 788104 Thrashed: 2
Page: 788105 Thrashed: 2
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 2
Page: 788108 Thrashed: 2
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 2
Page: 788111 Thrashed: 1
Page: 788112 Thrashed: 2
Page: 788113 Thrashed: 2
Page: 788114 Thrashed: 2
Page: 788115 Thrashed: 1
Page: 788116 Thrashed: 2
Page: 788117 Thrashed: 2
Page: 788118 Thrashed: 1
Page: 788119 Thrashed: 2
Page: 788120 Thrashed: 2
Page: 788121 Thrashed: 2
Page: 788122 Thrashed: 2
Page: 788123 Thrashed: 2
Page: 788124 Thrashed: 2
Page: 788125 Thrashed: 1
Page: 788126 Thrashed: 2
Page: 788127 Thrashed: 2
Page: 788128 Thrashed: 1
Page: 788129 Thrashed: 2
Page: 788130 Thrashed: 2
Page: 788131 Thrashed: 1
Page: 788132 Thrashed: 1
Page: 788133 Thrashed: 2
Page: 788134 Thrashed: 2
Page: 788135 Thrashed: 1
Page: 788136 Thrashed: 2
Page: 788137 Thrashed: 2
Page: 788138 Thrashed: 2
Page: 788139 Thrashed: 3
Page: 788140 Thrashed: 3
Page: 788141 Thrashed: 3
Page: 788142 Thrashed: 3
Page: 788143 Thrashed: 3
Page: 788144 Thrashed: 3
Page: 788145 Thrashed: 3
Page: 788146 Thrashed: 3
Page: 788147 Thrashed: 2
Page: 788148 Thrashed: 2
Page: 788149 Thrashed: 2
Page: 788150 Thrashed: 2
Page: 788151 Thrashed: 2
Page: 788152 Thrashed: 2
Page: 788153 Thrashed: 2
Page: 788154 Thrashed: 3
Page: 788155 Thrashed: 3
Page: 788156 Thrashed: 2
Page: 788157 Thrashed: 2
Page: 788158 Thrashed: 2
Page: 788159 Thrashed: 1
Page: 788160 Thrashed: 3
Page: 788161 Thrashed: 3
Page: 788162 Thrashed: 3
Page: 788163 Thrashed: 3
Page: 788164 Thrashed: 3
Page: 788165 Thrashed: 3
Page: 788166 Thrashed: 3
Page: 788167 Thrashed: 3
Page: 788168 Thrashed: 3
Page: 788169 Thrashed: 3
Page: 788170 Thrashed: 3
Page: 788171 Thrashed: 3
Page: 788172 Thrashed: 3
Page: 788173 Thrashed: 3
Page: 788174 Thrashed: 2
Page: 788175 Thrashed: 3
Page: 788176 Thrashed: 3
Page: 788177 Thrashed: 3
Page: 788178 Thrashed: 3
Page: 788179 Thrashed: 3
Page: 788180 Thrashed: 3
Page: 788181 Thrashed: 3
Page: 788182 Thrashed: 3
Page: 788183 Thrashed: 2
Page: 788184 Thrashed: 3
Page: 788185 Thrashed: 3
Page: 788186 Thrashed: 3
Page: 788187 Thrashed: 3
Page: 788188 Thrashed: 3
Page: 788189 Thrashed: 3
Page: 788190 Thrashed: 3
Page: 788191 Thrashed: 3
Page: 788192 Thrashed: 3
Page: 788193 Thrashed: 3
Page: 788194 Thrashed: 3
Page: 788195 Thrashed: 2
Page: 788196 Thrashed: 2
Page: 788197 Thrashed: 2
Page: 788198 Thrashed: 3
Page: 788199 Thrashed: 3
Page: 788200 Thrashed: 3
Page: 788201 Thrashed: 3
Page: 788202 Thrashed: 3
Page: 788203 Thrashed: 3
Page: 788204 Thrashed: 3
Page: 788205 Thrashed: 3
Page: 788206 Thrashed: 3
Page: 788207 Thrashed: 3
Page: 788208 Thrashed: 3
Page: 788209 Thrashed: 3
Page: 788210 Thrashed: 3
Page: 788211 Thrashed: 3
Page: 788212 Thrashed: 3
Page: 788213 Thrashed: 3
Page: 788214 Thrashed: 3
Page: 788215 Thrashed: 3
Page: 788216 Thrashed: 3
Page: 788217 Thrashed: 3
Page: 788218 Thrashed: 3
Page: 788219 Thrashed: 3
Page: 788220 Thrashed: 3
Page: 788221 Thrashed: 3
Page: 788222 Thrashed: 3
Page: 788223 Thrashed: 3
Page: 788224 Thrashed: 3
Page: 788225 Thrashed: 2
Page: 788226 Thrashed: 2
Page: 788227 Thrashed: 2
Page: 788228 Thrashed: 1
Page: 788229 Thrashed: 3
Page: 788230 Thrashed: 3
Page: 788231 Thrashed: 3
Page: 788232 Thrashed: 3
Page: 788233 Thrashed: 3
Page: 788234 Thrashed: 3
Page: 788235 Thrashed: 3
Page: 788236 Thrashed: 3
Page: 788237 Thrashed: 3
Page: 788238 Thrashed: 3
Page: 788239 Thrashed: 3
Page: 788240 Thrashed: 2
Page: 788241 Thrashed: 3
Page: 788242 Thrashed: 2
Page: 788243 Thrashed: 2
Page: 788244 Thrashed: 3
Page: 788245 Thrashed: 3
Page: 788246 Thrashed: 2
Page: 788247 Thrashed: 3
Page: 788248 Thrashed: 2
Page: 788249 Thrashed: 3
Page: 788250 Thrashed: 2
Page: 788251 Thrashed: 2
Page: 788252 Thrashed: 2
Page: 788253 Thrashed: 3
Page: 788254 Thrashed: 3
Page: 788255 Thrashed: 3
Page: 788256 Thrashed: 3
Page: 788257 Thrashed: 3
Page: 788258 Thrashed: 3
Page: 788259 Thrashed: 3
Page: 788260 Thrashed: 3
Page: 788261 Thrashed: 3
Page: 788262 Thrashed: 3
Page: 788263 Thrashed: 3
Page: 788264 Thrashed: 3
Page: 788265 Thrashed: 3
Page: 788266 Thrashed: 3
Page: 788267 Thrashed: 3
Page: 788268 Thrashed: 2
Page: 788269 Thrashed: 2
Page: 788270 Thrashed: 2
Page: 788271 Thrashed: 2
Page: 788272 Thrashed: 2
Page: 788273 Thrashed: 2
Page: 788274 Thrashed: 2
Page: 788275 Thrashed: 2
Page: 788276 Thrashed: 3
Page: 788277 Thrashed: 3
Page: 788278 Thrashed: 2
Page: 788279 Thrashed: 2
Page: 788280 Thrashed: 3
Page: 788281 Thrashed: 3
Page: 788282 Thrashed: 2
Page: 788283 Thrashed: 3
Page: 788284 Thrashed: 3
Page: 788285 Thrashed: 3
Page: 788286 Thrashed: 3
Page: 788287 Thrashed: 2
Page: 788288 Thrashed: 1
Page: 788289 Thrashed: 3
Page: 788290 Thrashed: 3
Page: 788291 Thrashed: 3
Page: 788292 Thrashed: 3
Page: 788293 Thrashed: 3
Page: 788294 Thrashed: 2
Page: 788295 Thrashed: 2
Page: 788296 Thrashed: 2
Page: 788297 Thrashed: 2
Page: 788298 Thrashed: 3
Page: 788299 Thrashed: 3
Page: 788300 Thrashed: 3
Page: 788301 Thrashed: 3
Page: 788302 Thrashed: 3
Page: 788303 Thrashed: 2
Page: 788304 Thrashed: 3
Page: 788305 Thrashed: 3
Page: 788306 Thrashed: 2
Page: 788307 Thrashed: 2
Page: 788308 Thrashed: 2
Page: 788309 Thrashed: 3
Page: 788310 Thrashed: 3
Page: 788311 Thrashed: 2
Page: 788312 Thrashed: 3
Page: 788313 Thrashed: 3
Page: 788314 Thrashed: 2
Page: 788315 Thrashed: 2
Page: 788316 Thrashed: 2
Page: 788317 Thrashed: 2
Page: 788318 Thrashed: 2
Page: 788319 Thrashed: 3
Page: 788320 Thrashed: 2
Page: 788321 Thrashed: 2
Page: 788322 Thrashed: 2
Page: 788323 Thrashed: 2
Page: 788324 Thrashed: 2
Page: 788325 Thrashed: 2
Page: 788326 Thrashed: 2
Page: 788327 Thrashed: 2
Page: 788328 Thrashed: 2
Page: 788329 Thrashed: 2
Page: 788330 Thrashed: 2
Page: 788331 Thrashed: 2
Page: 788332 Thrashed: 2
Page: 788333 Thrashed: 2
Page: 788334 Thrashed: 2
Page: 788335 Thrashed: 3
Page: 788336 Thrashed: 2
Page: 788337 Thrashed: 2
Page: 788338 Thrashed: 2
Page: 788339 Thrashed: 2
Page: 788340 Thrashed: 2
Page: 788341 Thrashed: 2
Page: 788342 Thrashed: 2
Page: 788343 Thrashed: 3
Page: 788344 Thrashed: 2
Page: 788345 Thrashed: 2
Page: 788346 Thrashed: 3
Page: 788347 Thrashed: 3
Page: 788348 Thrashed: 2
Page: 788349 Thrashed: 2
Page: 788350 Thrashed: 2
Page: 788351 Thrashed: 2
Page: 788352 Thrashed: 3
Page: 788353 Thrashed: 3
Page: 788354 Thrashed: 3
Page: 788355 Thrashed: 3
Page: 788356 Thrashed: 2
Page: 788357 Thrashed: 2
Page: 788358 Thrashed: 3
Page: 788359 Thrashed: 2
Page: 788360 Thrashed: 2
Page: 788361 Thrashed: 2
Page: 788362 Thrashed: 2
Page: 788363 Thrashed: 2
Page: 788364 Thrashed: 2
Page: 788365 Thrashed: 2
Page: 788366 Thrashed: 2
Page: 788367 Thrashed: 2
Page: 788368 Thrashed: 2
Page: 788369 Thrashed: 2
Page: 788370 Thrashed: 2
Page: 788371 Thrashed: 2
Page: 788372 Thrashed: 2
Page: 788373 Thrashed: 3
Page: 788374 Thrashed: 3
Page: 788375 Thrashed: 1
Page: 788376 Thrashed: 2
Page: 788377 Thrashed: 3
Page: 788378 Thrashed: 2
Page: 788379 Thrashed: 2
Page: 788380 Thrashed: 2
Page: 788381 Thrashed: 2
Page: 788382 Thrashed: 3
Page: 788383 Thrashed: 3
Page: 788384 Thrashed: 2
Page: 788385 Thrashed: 3
Page: 788386 Thrashed: 3
Page: 788387 Thrashed: 2
Page: 788388 Thrashed: 2
Page: 788389 Thrashed: 2
Page: 788390 Thrashed: 2
Page: 788391 Thrashed: 2
Page: 788392 Thrashed: 3
Page: 788393 Thrashed: 2
Page: 788394 Thrashed: 2
Page: 788395 Thrashed: 3
Page: 788396 Thrashed: 3
Page: 788397 Thrashed: 2
Page: 788398 Thrashed: 3
Page: 788399 Thrashed: 3
Page: 788400 Thrashed: 3
Page: 788401 Thrashed: 3
Page: 788402 Thrashed: 3
Page: 788403 Thrashed: 3
Page: 788404 Thrashed: 3
Page: 788405 Thrashed: 2
Page: 788406 Thrashed: 2
Page: 788407 Thrashed: 2
Page: 788408 Thrashed: 2
Page: 788409 Thrashed: 2
Page: 788410 Thrashed: 2
Page: 788411 Thrashed: 1
Page: 788412 Thrashed: 2
Page: 788413 Thrashed: 2
Page: 788414 Thrashed: 2
Page: 788415 Thrashed: 2
Page: 788416 Thrashed: 2
Page: 788417 Thrashed: 2
Page: 788418 Thrashed: 3
Page: 788419 Thrashed: 4
Page: 788420 Thrashed: 2
Page: 788421 Thrashed: 3
Page: 788422 Thrashed: 3
Page: 788423 Thrashed: 2
Page: 788424 Thrashed: 2
Page: 788425 Thrashed: 2
Page: 788426 Thrashed: 2
Page: 788427 Thrashed: 3
Page: 788428 Thrashed: 2
Page: 788429 Thrashed: 2
Page: 788430 Thrashed: 2
Page: 788431 Thrashed: 2
Page: 788432 Thrashed: 3
Page: 788433 Thrashed: 4
Page: 788434 Thrashed: 3
Page: 788435 Thrashed: 3
Page: 788436 Thrashed: 3
Page: 788437 Thrashed: 3
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 3
Page: 788440 Thrashed: 2
Page: 788441 Thrashed: 2
Page: 788442 Thrashed: 3
Page: 788443 Thrashed: 3
Page: 788444 Thrashed: 3
Page: 788445 Thrashed: 2
Page: 788446 Thrashed: 3
Page: 788447 Thrashed: 2
Page: 788448 Thrashed: 3
Page: 788449 Thrashed: 3
Page: 788450 Thrashed: 1
Page: 788451 Thrashed: 2
Page: 788452 Thrashed: 2
Page: 788453 Thrashed: 1
Page: 788454 Thrashed: 3
Page: 788455 Thrashed: 3
Page: 788456 Thrashed: 3
Page: 788457 Thrashed: 3
Page: 788458 Thrashed: 3
Page: 788459 Thrashed: 3
Page: 788460 Thrashed: 3
Page: 788461 Thrashed: 3
Page: 788462 Thrashed: 3
Page: 788463 Thrashed: 3
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 3
Page: 788466 Thrashed: 3
Page: 788467 Thrashed: 3
Page: 788468 Thrashed: 2
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 3
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 4
Page: 788473 Thrashed: 4
Page: 788474 Thrashed: 5
Page: 788475 Thrashed: 4
Page: 788476 Thrashed: 4
Page: 788477 Thrashed: 4
Page: 788478 Thrashed: 5
Page: 788479 Thrashed: 5
Page: 788480 Thrashed: 4
Page: 788481 Thrashed: 5
Page: 788482 Thrashed: 5
Page: 788483 Thrashed: 5
Page: 788484 Thrashed: 5
Page: 788485 Thrashed: 5
Page: 788486 Thrashed: 5
Page: 788487 Thrashed: 4
Page: 788488 Thrashed: 5
Page: 788489 Thrashed: 5
Page: 788490 Thrashed: 5
Page: 788491 Thrashed: 5
Page: 788492 Thrashed: 4
Page: 788493 Thrashed: 4
Page: 788494 Thrashed: 4
Page: 788495 Thrashed: 5
Page: 788496 Thrashed: 4
Page: 788497 Thrashed: 5
Page: 788498 Thrashed: 4
Page: 788499 Thrashed: 5
Page: 788500 Thrashed: 5
Page: 788501 Thrashed: 5
Page: 788502 Thrashed: 5
Page: 788503 Thrashed: 4
Page: 788504 Thrashed: 4
Page: 788505 Thrashed: 4
Page: 788506 Thrashed: 5
Page: 788507 Thrashed: 5
Page: 788508 Thrashed: 5
Page: 788509 Thrashed: 5
Page: 788510 Thrashed: 5
Page: 788511 Thrashed: 5
Page: 788512 Thrashed: 5
Page: 788513 Thrashed: 5
Page: 788514 Thrashed: 5
Page: 788515 Thrashed: 5
Page: 788516 Thrashed: 5
Page: 788517 Thrashed: 5
Page: 788518 Thrashed: 5
Page: 788519 Thrashed: 5
Page: 788520 Thrashed: 5
Page: 788521 Thrashed: 5
Page: 788522 Thrashed: 5
Page: 788523 Thrashed: 5
Page: 788524 Thrashed: 5
Page: 788525 Thrashed: 5
Page: 788526 Thrashed: 5
Page: 788527 Thrashed: 4
Page: 788528 Thrashed: 5
Page: 788529 Thrashed: 5
Page: 788530 Thrashed: 5
Page: 788531 Thrashed: 5
Page: 788532 Thrashed: 5
Page: 788533 Thrashed: 4
Page: 788534 Thrashed: 5
Page: 788535 Thrashed: 5
Page: 788536 Thrashed: 5
Page: 788537 Thrashed: 4
Page: 788538 Thrashed: 5
Page: 788539 Thrashed: 5
Page: 788540 Thrashed: 4
Page: 788541 Thrashed: 4
Page: 788542 Thrashed: 5
Page: 788543 Thrashed: 5
Page: 788544 Thrashed: 5
Page: 788545 Thrashed: 5
Page: 788546 Thrashed: 4
Page: 788547 Thrashed: 3
Page: 788548 Thrashed: 3
Page: 788549 Thrashed: 3
Page: 788550 Thrashed: 3
Page: 788551 Thrashed: 3
Page: 788552 Thrashed: 4
Page: 788553 Thrashed: 3
Page: 788554 Thrashed: 3
Page: 788555 Thrashed: 3
Page: 788556 Thrashed: 2
Page: 788557 Thrashed: 2
Page: 788558 Thrashed: 2
Page: 788559 Thrashed: 3
Page: 788560 Thrashed: 3
Page: 788561 Thrashed: 3
Page: 788562 Thrashed: 3
Page: 788563 Thrashed: 3
Page: 788564 Thrashed: 4
Page: 788565 Thrashed: 3
Page: 788566 Thrashed: 4
Page: 788567 Thrashed: 2
Page: 788568 Thrashed: 3
Page: 788569 Thrashed: 3
Page: 788570 Thrashed: 3
Page: 788571 Thrashed: 4
Page: 788572 Thrashed: 4
Page: 788573 Thrashed: 2
Page: 788574 Thrashed: 3
Page: 788575 Thrashed: 2
Page: 788576 Thrashed: 4
Page: 788577 Thrashed: 3
Page: 788578 Thrashed: 3
Page: 788579 Thrashed: 3
Page: 788580 Thrashed: 4
Page: 788581 Thrashed: 4
Page: 788582 Thrashed: 3
Page: 788583 Thrashed: 4
Page: 788584 Thrashed: 4
Page: 788585 Thrashed: 3
Page: 788586 Thrashed: 3
Page: 788587 Thrashed: 3
Page: 788588 Thrashed: 4
Page: 788589 Thrashed: 4
Page: 788590 Thrashed: 4
Page: 788591 Thrashed: 4
Page: 788592 Thrashed: 4
Page: 788593 Thrashed: 5
Page: 788594 Thrashed: 3
Page: 788595 Thrashed: 3
Page: 788596 Thrashed: 4
Page: 788597 Thrashed: 4
Page: 788598 Thrashed: 5
Page: 788599 Thrashed: 5
Page: 788600 Thrashed: 4
Page: 788601 Thrashed: 5
Page: 788602 Thrashed: 5
Page: 788603 Thrashed: 5
Page: 788604 Thrashed: 4
Page: 788605 Thrashed: 5
Page: 788606 Thrashed: 4
Page: 788607 Thrashed: 4
Page: 788608 Thrashed: 5
Page: 788609 Thrashed: 4
Page: 788610 Thrashed: 4
Page: 788611 Thrashed: 4
Page: 788612 Thrashed: 4
Page: 788613 Thrashed: 5
Page: 788614 Thrashed: 4
Page: 788615 Thrashed: 5
Page: 788616 Thrashed: 5
Page: 788617 Thrashed: 5
Page: 788618 Thrashed: 4
Page: 788619 Thrashed: 5
Page: 788620 Thrashed: 5
Page: 788621 Thrashed: 5
Page: 788622 Thrashed: 5
Page: 788623 Thrashed: 5
Page: 788624 Thrashed: 5
Page: 788625 Thrashed: 5
Page: 788626 Thrashed: 3
Page: 788627 Thrashed: 4
Page: 788628 Thrashed: 3
Page: 788629 Thrashed: 4
Page: 788630 Thrashed: 4
Page: 788631 Thrashed: 4
Page: 788632 Thrashed: 4
Page: 788633 Thrashed: 3
Page: 788634 Thrashed: 3
Page: 788635 Thrashed: 3
Page: 788636 Thrashed: 2
Page: 788637 Thrashed: 2
Page: 788638 Thrashed: 2
Page: 788639 Thrashed: 3
Page: 788640 Thrashed: 3
Page: 788641 Thrashed: 1
Page: 788642 Thrashed: 2
Page: 788643 Thrashed: 3
Page: 788644 Thrashed: 3
Page: 788645 Thrashed: 3
Page: 788646 Thrashed: 3
Page: 788647 Thrashed: 3
Page: 788648 Thrashed: 3
Page: 788649 Thrashed: 3
Page: 788650 Thrashed: 3
Page: 788651 Thrashed: 3
Page: 788652 Thrashed: 3
Page: 788653 Thrashed: 3
Page: 788654 Thrashed: 3
Page: 788655 Thrashed: 3
Page: 788656 Thrashed: 1
Page: 788657 Thrashed: 3
Page: 788658 Thrashed: 3
Page: 788659 Thrashed: 2
Page: 788660 Thrashed: 3
Page: 788661 Thrashed: 3
Page: 788662 Thrashed: 3
Page: 788663 Thrashed: 2
Page: 788664 Thrashed: 2
Page: 788665 Thrashed: 1
Page: 788666 Thrashed: 3
Page: 788667 Thrashed: 3
Page: 788707 Thrashed: 1
Page: 788727 Thrashed: 1
Page: 788762 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788807 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788836 Thrashed: 1
Page: 788927 Thrashed: 1
Page_tot_thrash: 5366
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.215539
[0-25]: 0.914060, [26-50]: 0.003891, [51-75]: 0.082048, [76-100]: 0.000000
Pcie_write_utilization: 0.130954
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3443912 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(471.951385)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2749711 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2749711----T:  2752316 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2752316----T:  2754921 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2754921----T:  2757526 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2757526----T:  2760131 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2760131----T:  2762736 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2762736----T:  2765341 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765341----T:  2767946 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2767946----T:  2770551 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2770551----T:  2773156 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2773156----T:  2775761 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2775761----T:  2778366 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2778366----T:  2780971 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2780971----T:  2783576 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2783576----T:  2786181 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2786181----T:  2788786 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2788786----T:  2791391 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2791391----T:  2793996 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2793996----T:  2796601 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2796601----T:  2799206 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2799206----T:  2801811 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2801811----T:  2804416 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2804416----T:  2807021 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2807021----T:  2809626 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2809626----T:  2812231 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2812231----T:  2814836 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2814836----T:  2817441 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2817441----T:  2820046 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820046----T:  2822651 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2822651----T:  2825256 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2825256----T:  2827861 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2827861----T:  2830466 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2830466----T:  2833071 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2833071----T:  2835676 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2835676----T:  2838281 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2838281----T:  2840886 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2840886----T:  2843491 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2843491----T:  2846096 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2846096----T:  2848701 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2848701----T:  2851306 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2851306----T:  2853911 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2853911----T:  2856516 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2856516----T:  2859121 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2859121----T:  2861726 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2861726----T:  2864331 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2864331----T:  2866936 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2866936----T:  2869541 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2869541----T:  2872146 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2872146----T:  2874751 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2874751----T:  2877356 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2877356----T:  2879961 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2879961----T:  2882566 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2882566----T:  2885171 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2885171----T:  2887776 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2887776----T:  2890381 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2890381----T:  2892986 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2892986----T:  2895591 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2895591----T:  2898196 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2898196----T:  2900801 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2900801----T:  2903406 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2903406----T:  2906011 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2906011----T:  2908616 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2908616----T:  2911221 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2911221----T:  2913826 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2913826----T:  2916431 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2916431----T:  2919036 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2919036----T:  2942708 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2919036----T:  2921641 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2921641----T:  2924246 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2924246----T:  2926851 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2926851----T:  2929456 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2929456----T:  2932061 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2932061----T:  2934666 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2934666----T:  2937271 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2937271----T:  2939876 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2939876----T:  2942481 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2942481----T:  2945086 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2945086----T:  2947691 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2947691----T:  2950296 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2950296----T:  2952901 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2952901----T:  2955506 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2955506----T:  2958111 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2958111----T:  2960716 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2960716----T:  2969418 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2960716----T:  2963321 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2963321----T:  2965926 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2965926----T:  2968531 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2968531----T:  2971136 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2971136----T:  2973741 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2973741----T:  2976346 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2976346----T:  2978951 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2978951----T:  2981556 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2981556----T:  2984161 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2984161----T:  2986766 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2986766----T:  2989371 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2989371----T:  2991976 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2991976----T:  2994581 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2994581----T:  2997186 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2997186----T:  2999791 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2999791----T:  3002396 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3002396----T:  3005001 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3005001----T:  3007606 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3007606----T:  3010211 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3010211----T:  3012816 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3012816----T:  3015421 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3015421----T:  3018026 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3018026----T:  3020631 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3020631----T:  3023236 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3023236----T:  3025841 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3025841----T:  3028446 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3028446----T:  3031051 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3031051----T:  3033656 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3033656----T:  3036261 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3036261----T:  3038866 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3038866----T:  3041471 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3041471----T:  3044076 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3044076----T:  3046681 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3046681----T:  3049286 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3049286----T:  3051891 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3051891----T:  3054496 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3054496----T:  3057101 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3057101----T:  3059706 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3059706----T:  3062311 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3062311----T:  3064916 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3064916----T:  3067521 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3067521----T:  3070126 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3070126----T:  3072731 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3072731----T:  3075336 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3075336----T:  3077941 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3077941----T:  3080546 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3080546----T:  3083151 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3083151----T:  3085756 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3085756----T:  3088361 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3088361----T:  3090966 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3090966----T:  3093571 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3093571----T:  3096176 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3096176----T:  3098781 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3098781----T:  3101386 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3101386----T:  3103991 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3103991----T:  3106596 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3106596----T:  3109201 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3109201----T:  3111806 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3111806----T:  3114411 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3114411----T:  3117016 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3117016----T:  3119621 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3119621----T:  3122226 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3122226----T:  3124831 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3124831----T:  3127436 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3127436----T:  3130041 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3130041----T:  3132646 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3132646----T:  3135251 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3135251----T:  3137856 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3137856----T:  3140461 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3140461----T:  3143066 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3143066----T:  3145671 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3145671----T:  3148276 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3148276----T:  3150881 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3150881----T:  3153486 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3153486----T:  3156091 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3156091----T:  3158696 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3158696----T:  3161301 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3161301----T:  3163906 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3163906----T:  3166511 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3166511----T:  3169116 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3169116----T:  3171721 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3171721----T:  3174326 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3174326----T:  3176931 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3176931----T:  3179536 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3179536----T:  3182141 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3182141----T:  3184746 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3184746----T:  3187351 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3187351----T:  3189956 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3189956----T:  3192561 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3192561----T:  3195166 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3195166----T:  3197771 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3197771----T:  3200376 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3200376----T:  3202981 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3202981----T:  3205586 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3205586----T:  3208191 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3208191----T:  3210796 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3210796----T:  3213401 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3213401----T:  3216006 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3216006----T:  3218611 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3218611----T:  3221216 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3221216----T:  3223821 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3223821----T:  3226426 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3226426----T:  3229031 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3229031----T:  3231636 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3231636----T:  3234241 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3234241----T:  3236846 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3236846----T:  3239451 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3239451----T:  3242056 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3242056----T:  3244661 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3244661----T:  3247266 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3247266----T:  3249871 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3249871----T:  3252476 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3252476----T:  3255081 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3255081----T:  3257686 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3257686----T:  3260291 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3260291----T:  3262896 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3262896----T:  3265501 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3265501----T:  3268106 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3268106----T:  3270711 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3270711----T:  3273316 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3273316----T:  3275921 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3275921----T:  3278526 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3278526----T:  3281131 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3281131----T:  3283736 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3283736----T:  3286341 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3286341----T:  3288946 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3288946----T:  3291551 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3291551----T:  3294156 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3294156----T:  3296761 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3296761----T:  3299366 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3299366----T:  3301971 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3301971----T:  3304576 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3304576----T:  3307181 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3307181----T:  3309786 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3309786----T:  3312391 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3312391----T:  3314996 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3314996----T:  3317601 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3317601----T:  3320206 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3320206----T:  3322811 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3322811----T:  3325416 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3325416----T:  3328021 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3328021----T:  3330626 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3330626----T:  3333231 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3333231----T:  3335836 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3335836----T:  3404673 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3335836----T:  3338441 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3338442----T:  3341047 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404673----T:  3407278 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3408577----T:  3411182 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3408577----T:  3411182 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3411182----T:  3413787 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3411182----T:  3413787 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3413787----T:  3416392 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3413787----T:  3416392 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3416392----T:  3418997 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3416392----T:  3418997 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3418997----T:  3421602 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3418997----T:  3421602 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3421602----T:  3424207 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3421602----T:  3424207 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3424207----T:  3426812 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3424207----T:  3426812 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3426812----T:  3429417 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3426812----T:  3429417 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3429417----T:  3432022 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3429417----T:  3432022 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3432022----T:  3434627 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3432022----T:  3434627 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3434628----T:  3437233 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3434628----T:  3437233 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3666062----T:  3670036 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.683322)
F:  3670036----T:  3672571 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3672572----T:  3675107 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3897258----T:  4775462 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(592.980408)
F:  3897797----T:  3900402 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3897797----T:  3900402 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3900402----T:  3903007 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3900402----T:  3903007 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3903007----T:  3905612 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3903007----T:  3905612 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3905612----T:  3908217 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3905612----T:  3908217 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3908217----T:  3910822 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3908217----T:  3910822 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3910822----T:  3913427 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3910822----T:  3913427 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3913427----T:  3916032 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3913427----T:  3916032 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3916032----T:  3918637 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3916032----T:  3918637 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3918637----T:  3921242 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3918637----T:  3921242 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3921242----T:  3923847 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3921242----T:  3923847 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3923847----T:  3926452 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3923847----T:  3926452 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3926452----T:  3929057 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3926452----T:  3929057 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3929057----T:  3931662 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3929057----T:  3931662 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3931662----T:  3934267 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3931662----T:  3934267 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3934267----T:  3936872 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3934267----T:  3936872 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3936872----T:  3939477 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3936872----T:  3939477 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3939477----T:  3942082 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3939477----T:  3942082 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3942082----T:  3944687 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3942082----T:  3944687 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3944687----T:  3947292 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3944687----T:  3947292 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3947292----T:  3949897 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3947292----T:  3949897 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3949897----T:  3952502 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3949897----T:  3952502 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3952502----T:  3955107 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3952502----T:  3955107 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3955107----T:  3957712 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3955107----T:  3957712 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3957712----T:  3960317 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3957712----T:  3960317 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3960317----T:  3962922 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3960317----T:  3962922 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3962922----T:  3965527 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3962922----T:  3965527 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3965527----T:  3968132 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3965527----T:  3968132 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3968132----T:  3970737 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3968132----T:  3970737 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3970737----T:  3973342 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3970737----T:  3973342 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3973342----T:  3975947 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3973342----T:  3975947 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3975947----T:  3978552 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3975947----T:  3978552 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3978552----T:  3981157 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3978552----T:  3981157 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3981157----T:  3983762 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3981157----T:  3983762 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3983762----T:  3986367 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3983762----T:  3986367 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3986367----T:  3988972 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3986367----T:  3988972 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3988972----T:  3991577 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3988972----T:  3991577 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3991577----T:  3994182 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3991577----T:  3994182 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3994182----T:  3996787 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3994182----T:  3996787 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3996787----T:  3999392 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3996787----T:  3999392 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3999392----T:  4001997 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3999392----T:  4001997 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4001997----T:  4004602 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4001997----T:  4004602 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4004602----T:  4007207 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4004602----T:  4007207 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4007207----T:  4009812 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4007207----T:  4009812 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4009812----T:  4012417 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4009812----T:  4012417 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4012417----T:  4015022 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4012417----T:  4015022 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4015022----T:  4017627 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4015022----T:  4017627 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4017627----T:  4020232 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4017627----T:  4020232 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4020232----T:  4022837 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4020232----T:  4022837 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4022837----T:  4025442 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4022837----T:  4025442 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4025442----T:  4028047 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4025442----T:  4028047 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4028047----T:  4030652 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4028047----T:  4030652 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4030652----T:  4033257 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4030652----T:  4033257 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4033257----T:  4035862 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4033257----T:  4035862 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4035862----T:  4038467 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4035862----T:  4038467 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4038467----T:  4041072 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4038467----T:  4041072 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4041072----T:  4043677 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4041072----T:  4043677 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4043677----T:  4046282 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4043677----T:  4046282 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4046282----T:  4048887 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4046282----T:  4048887 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4048887----T:  4051492 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4048887----T:  4051492 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4051492----T:  4054097 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4051492----T:  4054097 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4054097----T:  4056702 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4054097----T:  4056702 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4056702----T:  4059307 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4056702----T:  4059307 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4059307----T:  4061912 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4059307----T:  4061912 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4061912----T:  4064517 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4061912----T:  4064517 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4064517----T:  4067122 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4064517----T:  4067122 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4067122----T:  4069727 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4067122----T:  4069727 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4069727----T:  4072332 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4069727----T:  4072332 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4072332----T:  4074937 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4072332----T:  4074937 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4074937----T:  4077542 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4074937----T:  4077542 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4077542----T:  4080147 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4077542----T:  4080147 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4080147----T:  4082752 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4080147----T:  4082752 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4082752----T:  4085357 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4082752----T:  4085357 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4085357----T:  4087962 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4085357----T:  4087962 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4087962----T:  4090567 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4087962----T:  4090567 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4090567----T:  4093172 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4090567----T:  4093172 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4093172----T:  4095777 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4093172----T:  4095777 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4095777----T:  4098382 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4095777----T:  4098382 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4098382----T:  4100987 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4098382----T:  4100987 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4100987----T:  4103592 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4100987----T:  4103592 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4103592----T:  4106197 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4103592----T:  4106197 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4106197----T:  4108802 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4106197----T:  4108802 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4108802----T:  4111407 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4108802----T:  4111407 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4111407----T:  4114012 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4111407----T:  4114012 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4114012----T:  4116617 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4114012----T:  4116617 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4116617----T:  4119222 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4116617----T:  4119222 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4119222----T:  4121827 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4119222----T:  4121827 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4121828----T:  4124433 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4121828----T:  4124433 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4124888----T:  4127493 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4124888----T:  4127493 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4127493----T:  4130098 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4127493----T:  4130098 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4130098----T:  4132703 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4130098----T:  4132703 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4132703----T:  4135308 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4132703----T:  4135308 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4135308----T:  4137913 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4135308----T:  4137913 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4137913----T:  4140518 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4137913----T:  4140518 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4140518----T:  4143123 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4140518----T:  4143123 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4143123----T:  4145728 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4143123----T:  4145728 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4145728----T:  4148333 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4145728----T:  4148333 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4148333----T:  4150938 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4148333----T:  4150938 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4150938----T:  4153543 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4150938----T:  4153543 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4153543----T:  4156148 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4153543----T:  4156148 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4156148----T:  4158753 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4156148----T:  4158753 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4158753----T:  4161358 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4158753----T:  4161358 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4161358----T:  4163963 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4161358----T:  4163963 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4163963----T:  4166568 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4163963----T:  4166568 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4166568----T:  4169173 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4166568----T:  4169173 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4169173----T:  4171778 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4169173----T:  4171778 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4171778----T:  4174383 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4171778----T:  4174383 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4174383----T:  4176988 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4174383----T:  4176988 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4176988----T:  4179593 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4176988----T:  4179593 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4179593----T:  4182198 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4179593----T:  4182198 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4182198----T:  4184803 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4182198----T:  4184803 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4184803----T:  4187408 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4184803----T:  4187408 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4187408----T:  4190013 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4187408----T:  4190013 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4190013----T:  4192618 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4190013----T:  4192618 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4192618----T:  4195223 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4192618----T:  4195223 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4195223----T:  4197828 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195223----T:  4197828 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4197828----T:  4200433 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4197828----T:  4200433 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4200433----T:  4203038 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200433----T:  4203038 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4203038----T:  4205643 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4203038----T:  4205643 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4205643----T:  4208248 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4205643----T:  4208248 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4208248----T:  4210853 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208248----T:  4210853 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4210853----T:  4213458 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4210853----T:  4213458 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4213458----T:  4216063 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213458----T:  4216063 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4216063----T:  4218668 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4216063----T:  4218668 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4218668----T:  4221273 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218668----T:  4221273 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4221273----T:  4223878 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221273----T:  4223878 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4223878----T:  4226483 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223878----T:  4226483 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4226483----T:  4229088 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226483----T:  4229088 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4229088----T:  4231693 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4229088----T:  4231693 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4231693----T:  4234298 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231693----T:  4234298 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4234298----T:  4236903 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4234298----T:  4236903 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4236903----T:  4239508 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236903----T:  4239508 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4239508----T:  4242113 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4239508----T:  4242113 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4242113----T:  4244718 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242113----T:  4244718 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4244718----T:  4247323 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244718----T:  4247323 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4247323----T:  4249928 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4247323----T:  4249928 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4249928----T:  4252533 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249928----T:  4252533 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4252533----T:  4255138 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4252533----T:  4255138 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4255138----T:  4257743 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4255138----T:  4257743 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4257743----T:  4260348 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257743----T:  4260348 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4260348----T:  4262953 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4260348----T:  4262953 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4262953----T:  4265558 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4262953----T:  4265558 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4265558----T:  4268163 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4265558----T:  4268163 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4268163----T:  4270768 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4268163----T:  4270768 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4270768----T:  4273373 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270768----T:  4273373 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4273373----T:  4275978 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4273373----T:  4275978 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4275978----T:  4278583 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4275978----T:  4278583 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4278583----T:  4281188 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4278583----T:  4281188 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4281188----T:  4283793 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4281188----T:  4283793 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4283793----T:  4286398 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283793----T:  4286398 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4286398----T:  4289003 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286398----T:  4289003 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4289003----T:  4291608 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4289003----T:  4291608 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4291608----T:  4294213 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4291608----T:  4294213 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4294213----T:  4296818 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4294213----T:  4296818 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4296818----T:  4299423 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296818----T:  4299423 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4299423----T:  4302028 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299423----T:  4302028 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4302028----T:  4304633 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4302028----T:  4304633 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4304634----T:  4307239 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4304634----T:  4307239 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4307696----T:  4310301 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4307696----T:  4310301 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4310301----T:  4312906 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4310301----T:  4312906 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4312906----T:  4315511 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312906----T:  4315511 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4315511----T:  4318116 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4315511----T:  4318116 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4318116----T:  4320721 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4318116----T:  4320721 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4320721----T:  4323326 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320721----T:  4323326 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4323326----T:  4325931 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4323326----T:  4325931 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4325931----T:  4328536 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325931----T:  4328536 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4328536----T:  4331141 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4328536----T:  4331141 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4331141----T:  4333746 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4331141----T:  4333746 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4333746----T:  4336351 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333746----T:  4336351 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4336351----T:  4338956 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4336351----T:  4338956 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4338956----T:  4341561 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338956----T:  4341561 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4341561----T:  4344166 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4341561----T:  4344166 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4344166----T:  4346771 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4344166----T:  4346771 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4346771----T:  4349376 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4346771----T:  4349376 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4349376----T:  4351981 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4349376----T:  4351981 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4351981----T:  4354586 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4351981----T:  4354586 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4354586----T:  4357191 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4354586----T:  4357191 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4357191----T:  4359796 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4357191----T:  4359796 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4359796----T:  4362401 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359796----T:  4362401 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4362401----T:  4365006 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4362401----T:  4365006 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4365006----T:  4367611 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4365006----T:  4367611 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4367611----T:  4370216 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4367611----T:  4370216 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4370216----T:  4372821 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4370216----T:  4372821 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4372821----T:  4375426 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4372821----T:  4375426 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4375426----T:  4378031 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4375426----T:  4378031 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4378031----T:  4380636 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4378031----T:  4380636 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4380636----T:  4383241 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4380636----T:  4383241 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4383241----T:  4385846 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4383241----T:  4385846 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4385846----T:  4388451 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4385846----T:  4388451 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4388451----T:  4391056 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4388451----T:  4391056 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4391056----T:  4393661 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4391056----T:  4393661 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4393661----T:  4396266 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4393661----T:  4396266 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4396266----T:  4398871 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396266----T:  4398871 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4398871----T:  4401476 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4398871----T:  4401476 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4401476----T:  4404081 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4401476----T:  4404081 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4404081----T:  4406686 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4404081----T:  4406686 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4406686----T:  4409291 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406686----T:  4409291 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4409291----T:  4411896 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4409291----T:  4411896 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4411896----T:  4414501 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411896----T:  4414501 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4414501----T:  4417106 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4414501----T:  4417106 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4417106----T:  4419711 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4417106----T:  4419711 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4419711----T:  4422316 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4419711----T:  4422316 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4422316----T:  4424921 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4422316----T:  4424921 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4424921----T:  4427526 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4424921----T:  4427526 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4427526----T:  4430131 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4427526----T:  4430131 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4430131----T:  4432736 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4430131----T:  4432736 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4432736----T:  4435341 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4432736----T:  4435341 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4435341----T:  4437946 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4435341----T:  4437946 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4437946----T:  4440551 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4437946----T:  4440551 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4440551----T:  4443156 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4440551----T:  4443156 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4443156----T:  4445761 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4443156----T:  4445761 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4445761----T:  4448366 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4445761----T:  4448366 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4448366----T:  4450971 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4448366----T:  4450971 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4450971----T:  4453576 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4450971----T:  4453576 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4453576----T:  4456181 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4453576----T:  4456181 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4456181----T:  4458786 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4456181----T:  4458786 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4458786----T:  4461391 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4458786----T:  4461391 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4461391----T:  4463996 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4461391----T:  4463996 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4463996----T:  4466601 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4463996----T:  4466601 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4466601----T:  4469206 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4466601----T:  4469206 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4469206----T:  4471811 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4469206----T:  4471811 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4471811----T:  4474416 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4471811----T:  4474416 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4474416----T:  4477021 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4474416----T:  4477021 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4477021----T:  4479626 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4477021----T:  4479626 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4479626----T:  4482231 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4479626----T:  4482231 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4482231----T:  4484836 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4482231----T:  4484836 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4484837----T:  4487442 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484837----T:  4487442 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4487904----T:  4490509 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4487904----T:  4490509 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4490509----T:  4493114 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490509----T:  4493114 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4493114----T:  4495719 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4493114----T:  4495719 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4495719----T:  4498324 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4495719----T:  4498324 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4498324----T:  4500929 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4498324----T:  4500929 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4500929----T:  4503534 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4500929----T:  4503534 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4503534----T:  4506139 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503534----T:  4506139 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4506139----T:  4508744 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4506139----T:  4508744 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4508744----T:  4511349 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4508744----T:  4511349 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4511349----T:  4513954 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4511349----T:  4513954 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4513954----T:  4516559 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4513954----T:  4516559 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4516559----T:  4519164 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516559----T:  4519164 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4519164----T:  4521769 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4519164----T:  4521769 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4521769----T:  4524374 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4521769----T:  4524374 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4524374----T:  4526979 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4524374----T:  4526979 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4526979----T:  4529584 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4526979----T:  4529584 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4529584----T:  4532189 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4529584----T:  4532189 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4532189----T:  4534794 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4532189----T:  4534794 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4534794----T:  4537399 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4534794----T:  4537399 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4537399----T:  4540004 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4537399----T:  4540004 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4540004----T:  4542609 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4540004----T:  4542609 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4542609----T:  4545214 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4542609----T:  4545214 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4545214----T:  4547819 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4545214----T:  4547819 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4547819----T:  4550424 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4547819----T:  4550424 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4550424----T:  4553029 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4550424----T:  4553029 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4553029----T:  4555634 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4553029----T:  4555634 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4555634----T:  4558239 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4555634----T:  4558239 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4558239----T:  4560844 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4558239----T:  4560844 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4560844----T:  4563449 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4560844----T:  4563449 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4563449----T:  4566054 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4563449----T:  4566054 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4566054----T:  4568659 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4566054----T:  4568659 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4568659----T:  4571264 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4568659----T:  4571264 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4571264----T:  4573869 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4571264----T:  4573869 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4573869----T:  4576474 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4573869----T:  4576474 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4576474----T:  4579079 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4576474----T:  4579079 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4579079----T:  4581684 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4579079----T:  4581684 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4581684----T:  4584289 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4581684----T:  4584289 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4584289----T:  4586894 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4584289----T:  4586894 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4586894----T:  4589499 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4586894----T:  4589499 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4589499----T:  4592104 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4589499----T:  4592104 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4592104----T:  4594709 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4592104----T:  4594709 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4594709----T:  4597314 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4594709----T:  4597314 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4597314----T:  4599919 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4597314----T:  4599919 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4599919----T:  4602524 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4599919----T:  4602524 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4602524----T:  4605129 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4602524----T:  4605129 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4605129----T:  4607734 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4605129----T:  4607734 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4607734----T:  4610339 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607734----T:  4610339 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4610339----T:  4612944 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4610339----T:  4612944 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4612944----T:  4615549 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4612944----T:  4615549 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4615549----T:  4618154 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4615549----T:  4618154 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4618154----T:  4620759 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4618154----T:  4620759 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4620759----T:  4623364 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620759----T:  4623364 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4623364----T:  4625969 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4623364----T:  4625969 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4625969----T:  4628574 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4625969----T:  4628574 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4628574----T:  4631179 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4628574----T:  4631179 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4631179----T:  4633784 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4631179----T:  4633784 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4633784----T:  4636389 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4633784----T:  4636389 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4636389----T:  4638994 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4636389----T:  4638994 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4638994----T:  4641599 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4638994----T:  4641599 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4641599----T:  4644204 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4641599----T:  4644204 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4644204----T:  4646809 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4644204----T:  4646809 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4646809----T:  4649414 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4646809----T:  4649414 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4649414----T:  4652019 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4649414----T:  4652019 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4652019----T:  4654624 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4652019----T:  4654624 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4654624----T:  4657229 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4654624----T:  4657229 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4657229----T:  4659834 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4657229----T:  4659834 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4659834----T:  4662439 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4659834----T:  4662439 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4662439----T:  4665044 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4662439----T:  4665044 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4665045----T:  4667650 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4665045----T:  4667650 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4668049----T:  4670654 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4668049----T:  4670654 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4670654----T:  4673259 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4670654----T:  4673259 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4673259----T:  4675864 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4673259----T:  4675864 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4675864----T:  4678469 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4675864----T:  4678469 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4678469----T:  4681074 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4678469----T:  4681074 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4681074----T:  4683679 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4681074----T:  4683679 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4683679----T:  4686284 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4683679----T:  4686284 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4686284----T:  4688889 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4686284----T:  4688889 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4688889----T:  4691494 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688889----T:  4691494 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4691494----T:  4694099 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4691494----T:  4694099 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4694099----T:  4696704 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4694099----T:  4696704 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4696704----T:  4699309 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4696704----T:  4699309 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4699309----T:  4701914 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4699309----T:  4701914 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4701914----T:  4704519 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4701914----T:  4704519 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4704519----T:  4707124 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4704519----T:  4707124 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4707124----T:  4709729 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4707124----T:  4709729 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4709729----T:  4712334 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4709729----T:  4712334 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4712334----T:  4714939 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4712334----T:  4714939 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4714939----T:  4717544 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4714939----T:  4717544 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4717544----T:  4720149 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4717544----T:  4720149 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4720149----T:  4722754 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4720149----T:  4722754 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4722754----T:  4725359 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4722754----T:  4725359 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4725359----T:  4727964 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4725359----T:  4727964 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4727964----T:  4730569 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4727964----T:  4730569 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4730569----T:  4733174 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4730569----T:  4733174 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4733174----T:  4735779 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4733174----T:  4735779 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4735779----T:  4738384 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4735779----T:  4738384 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4738384----T:  4740989 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4738384----T:  4740989 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4740989----T:  4743594 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4740989----T:  4743594 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4743594----T:  4746199 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4743594----T:  4746199 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4746199----T:  4748804 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4746199----T:  4748804 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4748804----T:  4751409 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4748804----T:  4751409 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4751409----T:  4754014 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4751409----T:  4754014 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4754014----T:  4756619 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4754014----T:  4756619 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4756619----T:  4759224 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4756619----T:  4759224 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4759224----T:  4761829 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4759224----T:  4761829 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4761829----T:  4764434 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4761829----T:  4764434 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4764434----T:  4767039 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4764434----T:  4767039 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4767040----T:  4769645 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4767040----T:  4769645 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4997612----T:  5005438 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.284267)
F:  5005438----T:  5007973 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5007974----T:  5010509 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5232660----T:  6880589 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(1112.713745)
F:  5233163----T:  5235768 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5233163----T:  5235768 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5235768----T:  5238373 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5235768----T:  5238373 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5238373----T:  5240978 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5238373----T:  5240978 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5240978----T:  5243583 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5240978----T:  5243583 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5243583----T:  5246188 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5243583----T:  5246188 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5246188----T:  5248793 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5246188----T:  5248793 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5248793----T:  5251398 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5248793----T:  5251398 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5251398----T:  5254003 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5251398----T:  5254003 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5254003----T:  5256608 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5254003----T:  5256608 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5256608----T:  5259213 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5256608----T:  5259213 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5259213----T:  5261818 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5259213----T:  5261818 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5261818----T:  5264423 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5261818----T:  5264423 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5264423----T:  5267028 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5264423----T:  5267028 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5267028----T:  5269633 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5267028----T:  5269633 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5269633----T:  5272238 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5269633----T:  5272238 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5272238----T:  5274843 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5272238----T:  5274843 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5274843----T:  5277448 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5274843----T:  5277448 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5277448----T:  5280053 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5277448----T:  5280053 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5280053----T:  5282658 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5280053----T:  5282658 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5282658----T:  5285263 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5282658----T:  5285263 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5285263----T:  5287868 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5285263----T:  5287868 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5287868----T:  5290473 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5287868----T:  5290473 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5290473----T:  5293078 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5290473----T:  5293078 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5293078----T:  5295683 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5293078----T:  5295683 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5295683----T:  5298288 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5295683----T:  5298288 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5298288----T:  5300893 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5298288----T:  5300893 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5300893----T:  5303498 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5300893----T:  5303498 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5303498----T:  5306103 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5303498----T:  5306103 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5306103----T:  5308708 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5306103----T:  5308708 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5308708----T:  5311313 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5308708----T:  5311313 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5311313----T:  5313918 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5311313----T:  5313918 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5313918----T:  5316523 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5313918----T:  5316523 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5316523----T:  5319128 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5316523----T:  5319128 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5319128----T:  5321733 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5319128----T:  5321733 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5321733----T:  5324338 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5321733----T:  5324338 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5324338----T:  5326943 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5324338----T:  5326943 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5326943----T:  5329548 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5326943----T:  5329548 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5329548----T:  5332153 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5329548----T:  5332153 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5332153----T:  5334758 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5332153----T:  5334758 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5334758----T:  5337363 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5334758----T:  5337363 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5337363----T:  5339968 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5337363----T:  5339968 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5339968----T:  5342573 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5339968----T:  5342573 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5342573----T:  5345178 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5342573----T:  5345178 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5345178----T:  5347783 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5345178----T:  5347783 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5347783----T:  5350388 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5347783----T:  5350388 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5350388----T:  5352993 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5350388----T:  5352993 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5352993----T:  5355598 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5352993----T:  5355598 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5355598----T:  5358203 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5355598----T:  5358203 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5358203----T:  5360808 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5358203----T:  5360808 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5360808----T:  5363413 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5360808----T:  5363413 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5363413----T:  5366018 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5363413----T:  5366018 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5366018----T:  5368623 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5366018----T:  5368623 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5368623----T:  5371228 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5368623----T:  5371228 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5371228----T:  5373833 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5371228----T:  5373833 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5373833----T:  5376438 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5373833----T:  5376438 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5376438----T:  5379043 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5376438----T:  5379043 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5379043----T:  5381648 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5379043----T:  5381648 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5381648----T:  5384253 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5381648----T:  5384253 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5384253----T:  5386858 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5384253----T:  5386858 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5386858----T:  5389463 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5386858----T:  5389463 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5389463----T:  5392068 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5389463----T:  5392068 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5392068----T:  5394673 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5392068----T:  5394673 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5394673----T:  5397278 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5394673----T:  5397278 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5397278----T:  5399883 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5397278----T:  5399883 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5399883----T:  5402488 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5399883----T:  5402488 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5402488----T:  5405093 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5402488----T:  5405093 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5405093----T:  5407698 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5405093----T:  5407698 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5407698----T:  5410303 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5407698----T:  5410303 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5410303----T:  5412908 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5410303----T:  5412908 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5412908----T:  5415513 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5412908----T:  5415513 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5415513----T:  5418118 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5415513----T:  5418118 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5418118----T:  5420723 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5418118----T:  5420723 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5420723----T:  5423328 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5420723----T:  5423328 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5423328----T:  5425933 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5423328----T:  5425933 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5425933----T:  5428538 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5425933----T:  5428538 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5428538----T:  5431143 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5428538----T:  5431143 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5431143----T:  5433748 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5431143----T:  5433748 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5433748----T:  5436353 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5433748----T:  5436353 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5436353----T:  5438958 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5436353----T:  5438958 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5438958----T:  5441563 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5438958----T:  5441563 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5441563----T:  5444168 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5441563----T:  5444168 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5444168----T:  5446773 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5444168----T:  5446773 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5446773----T:  5449378 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5446773----T:  5449378 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5449378----T:  5451983 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5449378----T:  5451983 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5451983----T:  5454588 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5451983----T:  5454588 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5454588----T:  5457193 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5454588----T:  5457193 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5457193----T:  5459798 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5457193----T:  5459798 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5459798----T:  5462403 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5459798----T:  5462403 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5462403----T:  5465008 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5462403----T:  5465008 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5465008----T:  5467613 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5465008----T:  5467613 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5467613----T:  5470218 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5467613----T:  5470218 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5470218----T:  5472823 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5470218----T:  5472823 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5472823----T:  5475428 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5472823----T:  5475428 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5475428----T:  5478033 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5475428----T:  5478033 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5478033----T:  5480638 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5478033----T:  5480638 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5480638----T:  5483243 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5480638----T:  5483243 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5483243----T:  5485848 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5483243----T:  5485848 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5485848----T:  5488453 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5485848----T:  5488453 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5488453----T:  5491058 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5488453----T:  5491058 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5491058----T:  5493663 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5491058----T:  5493663 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5493663----T:  5496268 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5493663----T:  5496268 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5496268----T:  5498873 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5496268----T:  5498873 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5498873----T:  5501478 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5498873----T:  5501478 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5501478----T:  5504083 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5501478----T:  5504083 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5504083----T:  5506688 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5504083----T:  5506688 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5506688----T:  5509293 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5506688----T:  5509293 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5509293----T:  5511898 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5509293----T:  5511898 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5511898----T:  5514503 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5511898----T:  5514503 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5514503----T:  5517108 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5514503----T:  5517108 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5517108----T:  5519713 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5517108----T:  5519713 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5519713----T:  5522318 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5519713----T:  5522318 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5522318----T:  5524923 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5522318----T:  5524923 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5524923----T:  5527528 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5524923----T:  5527528 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5527528----T:  5530133 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5527528----T:  5530133 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5530133----T:  5532738 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5530133----T:  5532738 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5532738----T:  5535343 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5532738----T:  5535343 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5535343----T:  5537948 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5535343----T:  5537948 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5537948----T:  5540553 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5537948----T:  5540553 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5540553----T:  5543158 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5540553----T:  5543158 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5543158----T:  5545763 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5543158----T:  5545763 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5545763----T:  5548368 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5545763----T:  5548368 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5548368----T:  5550973 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5548368----T:  5550973 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5550973----T:  5553578 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5550973----T:  5553578 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5553578----T:  5556183 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5553578----T:  5556183 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5556183----T:  5558788 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5556183----T:  5558788 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5558788----T:  5561393 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5558788----T:  5561393 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5561393----T:  5563998 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5561393----T:  5563998 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5563998----T:  5566603 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5563998----T:  5566603 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5566603----T:  5569208 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5566603----T:  5569208 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5569208----T:  5571813 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5569208----T:  5571813 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5571813----T:  5574418 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5571813----T:  5574418 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5574418----T:  5577023 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5574418----T:  5577023 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5577023----T:  5579628 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577023----T:  5579628 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5579628----T:  5582233 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5579628----T:  5582233 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5582233----T:  5584838 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5582233----T:  5584838 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5584838----T:  5587443 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5584838----T:  5587443 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5587443----T:  5590048 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5587443----T:  5590048 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5590048----T:  5592653 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5590048----T:  5592653 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5592653----T:  5595258 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5592653----T:  5595258 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5595258----T:  5597863 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5595258----T:  5597863 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5597863----T:  5600468 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5597863----T:  5600468 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5600468----T:  5603073 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5600468----T:  5603073 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5603073----T:  5605678 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5603073----T:  5605678 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5605678----T:  5608283 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5605678----T:  5608283 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5608283----T:  5610888 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5608283----T:  5610888 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5610889----T:  5613494 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5610889----T:  5613494 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5613963----T:  5616568 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5613963----T:  5616568 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5616568----T:  5619173 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5616568----T:  5619173 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619173----T:  5621778 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619173----T:  5621778 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5621778----T:  5624383 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5621778----T:  5624383 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5624383----T:  5626988 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624383----T:  5626988 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5626988----T:  5629593 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5626988----T:  5629593 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5629593----T:  5632198 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5629593----T:  5632198 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632198----T:  5634803 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632198----T:  5634803 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5634803----T:  5637408 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5634803----T:  5637408 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5637408----T:  5640013 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637408----T:  5640013 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5640013----T:  5642618 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640013----T:  5642618 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5642618----T:  5645223 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5642618----T:  5645223 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5645223----T:  5647828 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645223----T:  5647828 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5647828----T:  5650433 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5647828----T:  5650433 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5650433----T:  5653038 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650433----T:  5653038 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5653038----T:  5655643 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653038----T:  5655643 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5655643----T:  5658248 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5655643----T:  5658248 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5658248----T:  5660853 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658248----T:  5660853 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5660853----T:  5663458 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660853----T:  5663458 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5663458----T:  5666063 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663458----T:  5666063 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666063----T:  5668668 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666063----T:  5668668 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5668668----T:  5671273 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5668668----T:  5671273 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5671273----T:  5673878 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5671273----T:  5673878 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5673878----T:  5676483 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5673878----T:  5676483 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5676483----T:  5679088 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676483----T:  5679088 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5679088----T:  5681693 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679088----T:  5681693 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5681693----T:  5684298 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5681693----T:  5684298 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5684298----T:  5686903 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5684298----T:  5686903 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5686903----T:  5689508 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5686903----T:  5689508 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5689508----T:  5692113 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689508----T:  5692113 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5692113----T:  5694718 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692113----T:  5694718 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5694718----T:  5697323 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5694718----T:  5697323 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5697323----T:  5699928 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5697323----T:  5699928 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5699928----T:  5702533 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5699928----T:  5702533 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5702533----T:  5705138 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5702533----T:  5705138 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5705138----T:  5707743 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5705138----T:  5707743 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5707743----T:  5710348 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5707743----T:  5710348 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5710348----T:  5712953 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5710348----T:  5712953 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5712953----T:  5715558 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712953----T:  5715558 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5715558----T:  5718163 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5715558----T:  5718163 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5718163----T:  5720768 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5718163----T:  5720768 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5720768----T:  5723373 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5720768----T:  5723373 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5723373----T:  5725978 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5723373----T:  5725978 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5725978----T:  5728583 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5725978----T:  5728583 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5728583----T:  5731188 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5728583----T:  5731188 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5731188----T:  5733793 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5731188----T:  5733793 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5733793----T:  5736398 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5733793----T:  5736398 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5736398----T:  5739003 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5736398----T:  5739003 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5739003----T:  5741608 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739003----T:  5741608 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5741608----T:  5744213 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5741608----T:  5744213 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5744213----T:  5746818 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5744213----T:  5746818 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5746818----T:  5749423 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5746818----T:  5749423 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5749423----T:  5752028 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5749423----T:  5752028 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5752028----T:  5754633 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752028----T:  5754633 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5754633----T:  5757238 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5754633----T:  5757238 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5757238----T:  5759843 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5757238----T:  5759843 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5759843----T:  5762448 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5759843----T:  5762448 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5762448----T:  5765053 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762448----T:  5765053 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5765053----T:  5767658 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765053----T:  5767658 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5767658----T:  5770263 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5767658----T:  5770263 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5770263----T:  5772868 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5770263----T:  5772868 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5772868----T:  5775473 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5772868----T:  5775473 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5775473----T:  5778078 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5775473----T:  5778078 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5778078----T:  5780683 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5778078----T:  5780683 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5780683----T:  5783288 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5780683----T:  5783288 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5783288----T:  5785893 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5783288----T:  5785893 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5785893----T:  5788498 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5785893----T:  5788498 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5788498----T:  5791103 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5788498----T:  5791103 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5791103----T:  5793708 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5791103----T:  5793708 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5793708----T:  5796313 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5793708----T:  5796313 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5796313----T:  5798918 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5796313----T:  5798918 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5798918----T:  5801523 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5798918----T:  5801523 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5801523----T:  5804128 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801523----T:  5804128 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5804128----T:  5806733 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804128----T:  5806733 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5806733----T:  5809338 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5806733----T:  5809338 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5809338----T:  5811943 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5809338----T:  5811943 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5811943----T:  5814548 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5811943----T:  5814548 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5814548----T:  5817153 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814548----T:  5817153 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5817153----T:  5819758 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5817153----T:  5819758 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5819758----T:  5822363 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5819758----T:  5822363 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5822363----T:  5824968 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5822363----T:  5824968 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5824968----T:  5827573 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5824968----T:  5827573 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5827573----T:  5830178 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827573----T:  5830178 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5830178----T:  5832783 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5830178----T:  5832783 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5832783----T:  5835388 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832783----T:  5835388 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5835388----T:  5837993 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835388----T:  5837993 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5837993----T:  5840598 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5837993----T:  5840598 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5840598----T:  5843203 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840598----T:  5843203 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5843203----T:  5845808 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5843203----T:  5845808 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5845808----T:  5848413 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5845808----T:  5848413 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5848413----T:  5851018 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848413----T:  5851018 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5851018----T:  5853623 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5851018----T:  5853623 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5853623----T:  5856228 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5853623----T:  5856228 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5856228----T:  5858833 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5856228----T:  5858833 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5858833----T:  5861438 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5858833----T:  5861438 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5861438----T:  5864043 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5861438----T:  5864043 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5864043----T:  5866648 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5864043----T:  5866648 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5866648----T:  5869253 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5866648----T:  5869253 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5869253----T:  5871858 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5869253----T:  5871858 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5871858----T:  5874463 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5871858----T:  5874463 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5874463----T:  5877068 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5874463----T:  5877068 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5877068----T:  5879673 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5877068----T:  5879673 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5879673----T:  5882278 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5879673----T:  5882278 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5882278----T:  5884883 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5882278----T:  5884883 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5884883----T:  5887488 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5884883----T:  5887488 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5887488----T:  5890093 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5887488----T:  5890093 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5890093----T:  5892698 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5890093----T:  5892698 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5892698----T:  5895303 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5892698----T:  5895303 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5895303----T:  5897908 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5895303----T:  5897908 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5897909----T:  5900514 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5897909----T:  5900514 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5901054----T:  5903659 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5901054----T:  5903659 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5903659----T:  5906264 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5903659----T:  5906264 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5906264----T:  5908869 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5906264----T:  5908869 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5908869----T:  5911474 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5908869----T:  5911474 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5911474----T:  5914079 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5911474----T:  5914079 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5914079----T:  5916684 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5914079----T:  5916684 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5916684----T:  5919289 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5916684----T:  5919289 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5919289----T:  5921894 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5919289----T:  5921894 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5921894----T:  5924499 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5921894----T:  5924499 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5924499----T:  5927104 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5924499----T:  5927104 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5927104----T:  5929709 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5927104----T:  5929709 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5929709----T:  5932314 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5929709----T:  5932314 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5932314----T:  5934919 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5932314----T:  5934919 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5934919----T:  5937524 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5934919----T:  5937524 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5937524----T:  5940129 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5937524----T:  5940129 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5940129----T:  5942734 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5940129----T:  5942734 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5942734----T:  5945339 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5942734----T:  5945339 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5945339----T:  5947944 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5945339----T:  5947944 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5947944----T:  5950549 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5947944----T:  5950549 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5950549----T:  5953154 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5950549----T:  5953154 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5953154----T:  5955759 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5953154----T:  5955759 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5955759----T:  5958364 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5955759----T:  5958364 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5958364----T:  5960969 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5958364----T:  5960969 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5960969----T:  5963574 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5960969----T:  5963574 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5963574----T:  5966179 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5963574----T:  5966179 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5966179----T:  5968784 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5966179----T:  5968784 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5968784----T:  5971389 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5968784----T:  5971389 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5971389----T:  5973994 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5971389----T:  5973994 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5973994----T:  5976599 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5973994----T:  5976599 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5976599----T:  5979204 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5976599----T:  5979204 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5979204----T:  5981809 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5979204----T:  5981809 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5981809----T:  5984414 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5981809----T:  5984414 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5984414----T:  5987019 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5984414----T:  5987019 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5987019----T:  5989624 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5987019----T:  5989624 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5989624----T:  5992229 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5989624----T:  5992229 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5992229----T:  5994834 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5992229----T:  5994834 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5994834----T:  5997439 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5994834----T:  5997439 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5997439----T:  6000044 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5997439----T:  6000044 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6000044----T:  6002649 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6000044----T:  6002649 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6002649----T:  6005254 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6002649----T:  6005254 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6005254----T:  6007859 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6005254----T:  6007859 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6007859----T:  6010464 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6007859----T:  6010464 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6010464----T:  6013069 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6010464----T:  6013069 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6013069----T:  6015674 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6013069----T:  6015674 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6015674----T:  6018279 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6015674----T:  6018279 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6018279----T:  6020884 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6018279----T:  6020884 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6020884----T:  6023489 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6020884----T:  6023489 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6023489----T:  6026094 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6023489----T:  6026094 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6026094----T:  6028699 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6026094----T:  6028699 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6028699----T:  6031304 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6028699----T:  6031304 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6031304----T:  6033909 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6031304----T:  6033909 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6033910----T:  6036515 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033910----T:  6036515 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6037014----T:  6039619 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6037014----T:  6039619 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6039619----T:  6042224 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6039619----T:  6042224 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6042224----T:  6044829 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6042224----T:  6044829 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6044829----T:  6047434 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6044829----T:  6047434 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6047434----T:  6050039 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6047434----T:  6050039 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6050039----T:  6052644 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6050039----T:  6052644 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6052644----T:  6055249 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6052644----T:  6055249 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6055249----T:  6057854 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6055249----T:  6057854 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6057854----T:  6060459 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6057854----T:  6060459 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6060459----T:  6063064 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6060459----T:  6063064 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6063064----T:  6065669 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6063064----T:  6065669 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6065669----T:  6068274 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6065669----T:  6068274 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6068274----T:  6070879 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6068274----T:  6070879 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6070879----T:  6073484 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6070879----T:  6073484 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6073484----T:  6076089 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6073484----T:  6076089 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6076089----T:  6078694 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6076089----T:  6078694 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6078694----T:  6081299 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6078694----T:  6081299 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6081299----T:  6083904 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6081299----T:  6083904 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6083904----T:  6086509 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6083904----T:  6086509 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6086509----T:  6089114 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6086509----T:  6089114 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6089114----T:  6091719 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6089114----T:  6091719 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6091719----T:  6094324 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6091719----T:  6094324 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6094324----T:  6096929 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6094324----T:  6096929 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6096929----T:  6099534 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096929----T:  6099534 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6099534----T:  6102139 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6099534----T:  6102139 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6102139----T:  6104744 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6102139----T:  6104744 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6104744----T:  6107349 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6104744----T:  6107349 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6107349----T:  6109954 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6107349----T:  6109954 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6109954----T:  6112559 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6109954----T:  6112559 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6112559----T:  6115164 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6112559----T:  6115164 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6115164----T:  6117769 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6115164----T:  6117769 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6117769----T:  6120374 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6117769----T:  6120374 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6120374----T:  6122979 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6120374----T:  6122979 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6122979----T:  6125584 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122979----T:  6125584 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6125584----T:  6128189 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6125584----T:  6128189 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6128189----T:  6130794 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6128189----T:  6130794 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6130794----T:  6133399 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6130794----T:  6133399 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6133399----T:  6136004 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6133399----T:  6136004 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6136004----T:  6138609 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6136004----T:  6138609 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6138609----T:  6141214 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6138609----T:  6141214 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6141214----T:  6143819 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6141214----T:  6143819 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6143819----T:  6146424 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6143819----T:  6146424 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6146424----T:  6149029 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6146424----T:  6149029 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6149029----T:  6151634 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6149029----T:  6151634 	 St: c08bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6151634----T:  6154239 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6151634----T:  6154239 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6154239----T:  6156844 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6154239----T:  6156844 	 St: c08be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6156844----T:  6159449 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6156844----T:  6159449 	 St: c08bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6159449----T:  6162054 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6159449----T:  6162054 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6162054----T:  6164659 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6162054----T:  6164659 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6164659----T:  6167264 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6164659----T:  6167264 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6167264----T:  6169869 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6167264----T:  6169869 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6169869----T:  6172474 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6169869----T:  6172474 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6172474----T:  6175079 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6172474----T:  6175079 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6175079----T:  6177684 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6175079----T:  6177684 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6177684----T:  6180289 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6177684----T:  6180289 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6180289----T:  6182894 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6180289----T:  6182894 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6182894----T:  6185499 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6182894----T:  6185499 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6185499----T:  6188104 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6185499----T:  6188104 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6188104----T:  6190709 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6188104----T:  6190709 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6190709----T:  6193314 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6190709----T:  6193314 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6193314----T:  6195919 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6193314----T:  6195919 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6195919----T:  6198524 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6195919----T:  6198524 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6198524----T:  6201129 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6198524----T:  6201129 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6201129----T:  6203734 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6201129----T:  6203734 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6203734----T:  6206339 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6203734----T:  6206339 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6206339----T:  6208944 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6206339----T:  6208944 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6208944----T:  6211549 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6208944----T:  6211549 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6211549----T:  6214154 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6211549----T:  6214154 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6214154----T:  6216759 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6214154----T:  6216759 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6216759----T:  6219364 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6216759----T:  6219364 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6219364----T:  6221969 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6219364----T:  6221969 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6221969----T:  6224574 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6221969----T:  6224574 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6224574----T:  6227179 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6224574----T:  6227179 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6227179----T:  6229784 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6227179----T:  6229784 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6229784----T:  6232389 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6229784----T:  6232389 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6232389----T:  6234994 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6232389----T:  6234994 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6234994----T:  6237599 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6234994----T:  6237599 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6237599----T:  6240204 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6237599----T:  6240204 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6240204----T:  6242809 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6240204----T:  6242809 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6242809----T:  6245414 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6242809----T:  6245414 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6245414----T:  6248019 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6245414----T:  6248019 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6248019----T:  6250624 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6248019----T:  6250624 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6250624----T:  6253229 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6250624----T:  6253229 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6253229----T:  6255834 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6253229----T:  6255834 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6255834----T:  6258439 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6255834----T:  6258439 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6258439----T:  6261044 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6258439----T:  6261044 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6261044----T:  6263649 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6261044----T:  6263649 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6263649----T:  6266254 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6263649----T:  6266254 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6266254----T:  6268859 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6266254----T:  6268859 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6268859----T:  6271464 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6268859----T:  6271464 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6271464----T:  6274069 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6271464----T:  6274069 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6274069----T:  6276674 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6274069----T:  6276674 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6276674----T:  6279279 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6276674----T:  6279279 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6279279----T:  6281884 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6279279----T:  6281884 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6281884----T:  6284489 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6281884----T:  6284489 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6284489----T:  6287094 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6284489----T:  6287094 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6287094----T:  6289699 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6287094----T:  6289699 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6289699----T:  6292304 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6289699----T:  6292304 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6292304----T:  6294909 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6292304----T:  6294909 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6294909----T:  6297514 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6294909----T:  6297514 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6297514----T:  6300119 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6297514----T:  6300119 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6300119----T:  6302724 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6300119----T:  6302724 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6302724----T:  6305329 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6302724----T:  6305329 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6305329----T:  6307934 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6305329----T:  6307934 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6307934----T:  6310539 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6307934----T:  6310539 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6310539----T:  6313144 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6310539----T:  6313144 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6313144----T:  6315749 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6313144----T:  6315749 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6315749----T:  6318354 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6315749----T:  6318354 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6318354----T:  6320959 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6318354----T:  6320959 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6320959----T:  6323564 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6320959----T:  6323564 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6323564----T:  6326169 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6323564----T:  6326169 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6326169----T:  6328774 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6326169----T:  6328774 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6328774----T:  6331379 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6328774----T:  6331379 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6331379----T:  6333984 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6331379----T:  6333984 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6333984----T:  6336589 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6333984----T:  6336589 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6336589----T:  6339194 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6336589----T:  6339194 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6339194----T:  6341799 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6339194----T:  6341799 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6341799----T:  6344404 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6341799----T:  6344404 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6344404----T:  6347009 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6344404----T:  6347009 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6347009----T:  6349614 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6347009----T:  6349614 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6349614----T:  6352219 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6349614----T:  6352219 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6352219----T:  6354824 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6352219----T:  6354824 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6354824----T:  6357429 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6354824----T:  6357429 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6357429----T:  6360034 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6357429----T:  6360034 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6360034----T:  6362639 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6360034----T:  6362639 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6362639----T:  6365244 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6362639----T:  6365244 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6365244----T:  6367849 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365244----T:  6367849 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6367849----T:  6370454 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6367849----T:  6370454 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6370454----T:  6373059 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6370454----T:  6373059 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6373059----T:  6375664 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6373059----T:  6375664 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6375664----T:  6378269 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6375664----T:  6378269 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6378269----T:  6380874 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6378269----T:  6380874 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6380874----T:  6383479 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6380874----T:  6383479 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6383479----T:  6386084 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6383479----T:  6386084 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6386084----T:  6388689 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6386084----T:  6388689 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6388689----T:  6391294 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6388689----T:  6391294 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6391294----T:  6393899 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6391294----T:  6393899 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6393899----T:  6396504 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6393899----T:  6396504 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6396504----T:  6399109 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6396504----T:  6399109 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6399109----T:  6401714 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6399109----T:  6401714 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6401714----T:  6404319 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6401714----T:  6404319 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6404319----T:  6406924 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6404319----T:  6406924 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6406924----T:  6409529 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6406924----T:  6409529 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6409529----T:  6412134 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6409529----T:  6412134 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6412134----T:  6414739 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6412134----T:  6414739 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6414739----T:  6417344 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6414739----T:  6417344 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6417344----T:  6419949 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6417344----T:  6419949 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6419949----T:  6422554 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6419949----T:  6422554 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6422554----T:  6425159 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6422554----T:  6425159 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6425159----T:  6427764 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6425159----T:  6427764 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6427764----T:  6430369 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6427764----T:  6430369 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6430370----T:  6432975 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6430370----T:  6432975 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6433370----T:  6435975 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6433370----T:  6435975 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6435975----T:  6438580 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6435975----T:  6438580 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6438580----T:  6441185 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6438580----T:  6441185 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6441185----T:  6443790 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6441185----T:  6443790 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6443790----T:  6446395 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6443790----T:  6446395 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6446395----T:  6449000 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6446395----T:  6449000 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6449000----T:  6451605 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6449000----T:  6451605 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6451605----T:  6454210 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6451605----T:  6454210 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6454210----T:  6456815 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6454210----T:  6456815 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6456815----T:  6459420 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6456815----T:  6459420 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6459420----T:  6462025 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6459420----T:  6462025 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6462025----T:  6464630 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6462025----T:  6464630 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6464630----T:  6467235 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6464630----T:  6467235 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6467235----T:  6469840 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6467235----T:  6469840 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6469840----T:  6472445 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6469840----T:  6472445 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6472445----T:  6475050 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6472445----T:  6475050 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6475050----T:  6477655 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6475050----T:  6477655 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6477655----T:  6480260 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6477655----T:  6480260 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6480260----T:  6482865 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6480260----T:  6482865 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6482865----T:  6485470 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6482865----T:  6485470 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6485470----T:  6488075 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6485470----T:  6488075 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6488075----T:  6490680 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6488075----T:  6490680 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6490680----T:  6493285 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6490680----T:  6493285 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6493285----T:  6495890 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6493285----T:  6495890 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6495890----T:  6498495 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6495890----T:  6498495 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6498495----T:  6501100 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6498495----T:  6501100 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6501100----T:  6503705 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6501100----T:  6503705 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6503705----T:  6506310 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6503705----T:  6506310 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6506310----T:  6508915 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6506310----T:  6508915 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6508915----T:  6511520 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6508915----T:  6511520 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6511520----T:  6514125 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6511520----T:  6514125 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6514125----T:  6516730 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6514125----T:  6516730 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6516730----T:  6519335 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6516730----T:  6519335 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6519335----T:  6521940 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6519335----T:  6521940 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6521940----T:  6524545 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6521940----T:  6524545 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6524545----T:  6527150 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6524545----T:  6527150 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6527150----T:  6529755 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6527150----T:  6529755 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6529755----T:  6532360 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6529755----T:  6532360 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6532360----T:  6534965 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6532360----T:  6534965 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6534965----T:  6537570 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6534965----T:  6537570 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6537570----T:  6540175 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6537570----T:  6540175 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6540175----T:  6542780 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6540175----T:  6542780 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6542780----T:  6545385 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6542780----T:  6545385 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6545385----T:  6547990 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6545385----T:  6547990 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6547990----T:  6550595 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6547990----T:  6550595 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6550595----T:  6553200 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6550595----T:  6553200 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6553200----T:  6555805 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6553200----T:  6555805 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6555805----T:  6558410 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6555805----T:  6558410 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6558410----T:  6561015 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6558410----T:  6561015 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6561015----T:  6563620 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6561015----T:  6563620 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6563620----T:  6566225 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6563620----T:  6566225 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6566225----T:  6568830 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6566225----T:  6568830 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6568830----T:  6571435 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6568830----T:  6571435 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6571435----T:  6574040 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6571435----T:  6574040 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6574040----T:  6576645 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6574040----T:  6576645 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6576645----T:  6579250 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6576645----T:  6579250 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6579250----T:  6581855 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6579250----T:  6581855 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6581855----T:  6584460 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6581855----T:  6584460 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6584460----T:  6587065 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6584460----T:  6587065 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6587065----T:  6589670 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6587065----T:  6589670 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6589670----T:  6592275 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6589670----T:  6592275 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6592275----T:  6594880 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6592275----T:  6594880 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6594880----T:  6597485 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6594880----T:  6597485 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6597485----T:  6600090 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6597485----T:  6600090 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6600090----T:  6602695 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6600090----T:  6602695 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6602695----T:  6605300 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6602695----T:  6605300 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6605300----T:  6607905 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6605300----T:  6607905 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6607905----T:  6610510 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6607905----T:  6610510 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6610510----T:  6613115 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6610510----T:  6613115 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6613115----T:  6615720 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6613115----T:  6615720 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6615720----T:  6618325 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6615720----T:  6618325 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6618325----T:  6620930 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6618325----T:  6620930 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6620930----T:  6623535 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6620930----T:  6623535 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6623535----T:  6626140 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6623535----T:  6626140 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6626140----T:  6628745 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6626140----T:  6628745 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6628745----T:  6631350 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6628745----T:  6631350 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6631350----T:  6633955 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6631350----T:  6633955 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6633955----T:  6636560 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6633955----T:  6636560 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6636560----T:  6639165 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6636560----T:  6639165 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6639165----T:  6641770 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6639165----T:  6641770 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6641770----T:  6644375 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6641770----T:  6644375 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6644375----T:  6646980 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6644375----T:  6646980 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6646980----T:  6649585 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6646980----T:  6649585 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6649585----T:  6652190 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6649585----T:  6652190 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6652190----T:  6654795 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6652190----T:  6654795 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6654795----T:  6657400 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6654795----T:  6657400 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6657400----T:  6660005 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6657400----T:  6660005 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6660005----T:  6662610 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6660005----T:  6662610 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6662610----T:  6665215 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6662610----T:  6665215 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6665215----T:  6667820 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6665215----T:  6667820 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6667820----T:  6670425 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6667820----T:  6670425 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6670425----T:  6673030 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6670425----T:  6673030 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6673030----T:  6675635 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6673030----T:  6675635 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6675635----T:  6678240 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6675635----T:  6678240 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6678240----T:  6680845 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6678240----T:  6680845 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6680845----T:  6683450 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6680845----T:  6683450 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6683450----T:  6686055 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6683450----T:  6686055 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6686055----T:  6688660 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6686055----T:  6688660 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6688660----T:  6691265 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6688660----T:  6691265 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6691265----T:  6693870 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6691265----T:  6693870 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6693870----T:  6696475 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6693870----T:  6696475 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6696475----T:  6699080 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6696475----T:  6699080 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6699080----T:  6701685 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6699080----T:  6701685 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6701685----T:  6704290 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6701685----T:  6704290 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6704290----T:  6706895 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6704290----T:  6706895 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6706895----T:  6709500 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6706895----T:  6709500 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6709500----T:  6712105 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6709500----T:  6712105 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6712105----T:  6714710 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6712105----T:  6714710 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6714710----T:  6717315 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6714710----T:  6717315 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6717315----T:  6719920 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6717315----T:  6719920 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6719920----T:  6722525 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719920----T:  6722525 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6722525----T:  6725130 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6722525----T:  6725130 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6725130----T:  6727735 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6725130----T:  6727735 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6727735----T:  6730340 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6727735----T:  6730340 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6730340----T:  6732945 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6730340----T:  6732945 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6732945----T:  6735550 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6732945----T:  6735550 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6735550----T:  6738155 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6735550----T:  6738155 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6738155----T:  6740760 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6738155----T:  6740760 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6740760----T:  6743365 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6740760----T:  6743365 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6743365----T:  6745970 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6743365----T:  6745970 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6745970----T:  6748575 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745970----T:  6748575 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6748575----T:  6751180 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6748575----T:  6751180 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6751180----T:  6753785 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6751180----T:  6753785 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6753785----T:  6756390 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753785----T:  6756390 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6756390----T:  6758995 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6756390----T:  6758995 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6758995----T:  6761600 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758995----T:  6761600 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6761600----T:  6764205 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6761600----T:  6764205 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6764205----T:  6766810 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6764205----T:  6766810 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6766810----T:  6769415 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6766810----T:  6769415 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6769415----T:  6772020 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6769415----T:  6772020 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6772020----T:  6774625 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6772020----T:  6774625 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6774625----T:  6777230 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6774625----T:  6777230 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6777230----T:  6779835 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6777230----T:  6779835 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6779835----T:  6782440 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6779835----T:  6782440 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6782440----T:  6785045 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6782440----T:  6785045 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6785045----T:  6787650 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6785045----T:  6787650 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6787650----T:  6790255 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6787650----T:  6790255 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6790255----T:  6792860 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6790255----T:  6792860 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6792860----T:  6795465 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6792860----T:  6795465 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6795465----T:  6798070 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6795465----T:  6798070 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6798070----T:  6800675 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6798070----T:  6800675 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6800675----T:  6803280 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6800675----T:  6803280 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6803280----T:  6805885 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6803280----T:  6805885 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6805885----T:  6808490 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6805885----T:  6808490 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6808490----T:  6811095 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6808490----T:  6811095 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6811095----T:  6813700 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6811095----T:  6813700 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6813700----T:  6816305 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6813700----T:  6816305 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6816305----T:  6818910 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6816305----T:  6818910 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6818910----T:  6821515 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6818910----T:  6821515 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6821515----T:  6824120 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6821515----T:  6824120 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6824120----T:  6826725 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6824120----T:  6826725 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6826725----T:  6829330 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6826725----T:  6829330 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6829330----T:  6831935 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6829330----T:  6831935 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6831935----T:  6834540 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6831935----T:  6834540 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6834540----T:  6837145 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6834540----T:  6837145 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6837145----T:  6839750 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6837145----T:  6839750 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6839750----T:  6842355 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6839750----T:  6842355 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6842355----T:  6844960 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6842355----T:  6844960 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6844960----T:  6847565 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6844960----T:  6847565 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6847565----T:  6850170 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6847565----T:  6850170 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6850170----T:  6852775 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6850170----T:  6852775 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6852775----T:  6855380 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6852775----T:  6855380 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6855380----T:  6857985 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6855380----T:  6857985 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6857985----T:  6860590 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6857985----T:  6860590 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6860590----T:  6863195 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6860590----T:  6863195 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6863195----T:  6865800 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6863195----T:  6865800 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6865800----T:  6868405 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6865800----T:  6868405 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6868405----T:  6871010 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6868405----T:  6871010 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6871010----T:  6873615 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6871010----T:  6873615 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6873616----T:  6876221 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6873616----T:  6876221 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7102739----T:  7151440 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(32.883862)
F:  7103351----T:  7105956 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103351----T:  7105956 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7105956----T:  7108561 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105956----T:  7108561 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7108561----T:  7111166 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108561----T:  7111166 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7111166----T:  7113771 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7111166----T:  7113771 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7113771----T:  7116376 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7113771----T:  7116376 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7116376----T:  7118981 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116376----T:  7118981 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7118981----T:  7121586 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118981----T:  7121586 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7121586----T:  7124191 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121586----T:  7124191 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7124191----T:  7126796 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7124191----T:  7126796 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7126796----T:  7129401 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126796----T:  7129401 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7129401----T:  7132006 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7129401----T:  7132006 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7132006----T:  7134611 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7132006----T:  7134611 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7134611----T:  7137216 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134611----T:  7137216 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7137217----T:  7139822 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7137217----T:  7139822 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7151440----T:  7153975 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7153976----T:  7156511 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7378662----T:  9983612 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(1758.912842)
F:  7379302----T:  7381907 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7379302----T:  7381907 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7381907----T:  7384512 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7381907----T:  7384512 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7384512----T:  7387117 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7384512----T:  7387117 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7387117----T:  7389722 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387117----T:  7389722 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7389722----T:  7392327 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7389722----T:  7392327 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7392327----T:  7394932 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7392327----T:  7394932 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7394932----T:  7397537 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7394932----T:  7397537 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7397537----T:  7400142 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7397537----T:  7400142 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7400142----T:  7402747 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7400142----T:  7402747 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7402747----T:  7405352 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7402747----T:  7405352 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7405352----T:  7407957 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7405352----T:  7407957 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7407957----T:  7410562 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7407957----T:  7410562 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7410562----T:  7413167 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7410562----T:  7413167 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7413167----T:  7415772 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413167----T:  7415772 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7415772----T:  7418377 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7415772----T:  7418377 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7418377----T:  7420982 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7418377----T:  7420982 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7420982----T:  7423587 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7420982----T:  7423587 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7423587----T:  7426192 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7423587----T:  7426192 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7426192----T:  7428797 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7426192----T:  7428797 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7428797----T:  7431402 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7428797----T:  7431402 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7431402----T:  7434007 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7431402----T:  7434007 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7434007----T:  7436612 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7434007----T:  7436612 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7436612----T:  7439217 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7436612----T:  7439217 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7439217----T:  7441822 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7439217----T:  7441822 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7441822----T:  7444427 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7441822----T:  7444427 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7444427----T:  7447032 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7444427----T:  7447032 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7447032----T:  7449637 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7447032----T:  7449637 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7449637----T:  7452242 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7449637----T:  7452242 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7452242----T:  7454847 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7452242----T:  7454847 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7454847----T:  7457452 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7454847----T:  7457452 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7457452----T:  7460057 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7457452----T:  7460057 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7460057----T:  7462662 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7460057----T:  7462662 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7462662----T:  7465267 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7462662----T:  7465267 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7465267----T:  7467872 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7465267----T:  7467872 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7467872----T:  7470477 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7467872----T:  7470477 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7470477----T:  7473082 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7470477----T:  7473082 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7473082----T:  7475687 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7473082----T:  7475687 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7475687----T:  7478292 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7475687----T:  7478292 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7478292----T:  7480897 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7478292----T:  7480897 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7480897----T:  7483502 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7480897----T:  7483502 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7483502----T:  7486107 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7483502----T:  7486107 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7486107----T:  7488712 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7486107----T:  7488712 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7488712----T:  7491317 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7488712----T:  7491317 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7491317----T:  7493922 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7491317----T:  7493922 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7493922----T:  7496527 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7493922----T:  7496527 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7496527----T:  7499132 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7496527----T:  7499132 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7499132----T:  7501737 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7499132----T:  7501737 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7501737----T:  7504342 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7501737----T:  7504342 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7504342----T:  7506947 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7504342----T:  7506947 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7506947----T:  7509552 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7506947----T:  7509552 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7509552----T:  7512157 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7509552----T:  7512157 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7512157----T:  7514762 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7512157----T:  7514762 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7514762----T:  7517367 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7514762----T:  7517367 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7517367----T:  7519972 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7517367----T:  7519972 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7519972----T:  7522577 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7519972----T:  7522577 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7522577----T:  7525182 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7522577----T:  7525182 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7525182----T:  7527787 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7525182----T:  7527787 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7527787----T:  7530392 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7527787----T:  7530392 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7530392----T:  7532997 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7530392----T:  7532997 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7532997----T:  7535602 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7532997----T:  7535602 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7535602----T:  7538207 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7535602----T:  7538207 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7538207----T:  7540812 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7538207----T:  7540812 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7540812----T:  7543417 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7540812----T:  7543417 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7543417----T:  7546022 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7543417----T:  7546022 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7546022----T:  7548627 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7546022----T:  7548627 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7548627----T:  7551232 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7548627----T:  7551232 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7551232----T:  7553837 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7551232----T:  7553837 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7553837----T:  7556442 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7553837----T:  7556442 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7556442----T:  7559047 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7556442----T:  7559047 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7559047----T:  7561652 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7559047----T:  7561652 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7561652----T:  7564257 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7561652----T:  7564257 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7564257----T:  7566862 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7564257----T:  7566862 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7566862----T:  7569467 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7566862----T:  7569467 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7569467----T:  7572072 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7569467----T:  7572072 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7572072----T:  7574677 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7572072----T:  7574677 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7574677----T:  7577282 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7574677----T:  7577282 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7577282----T:  7579887 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7577282----T:  7579887 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7579887----T:  7582492 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7579887----T:  7582492 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7582492----T:  7585097 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7582492----T:  7585097 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7585097----T:  7587702 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7585097----T:  7587702 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7587702----T:  7590307 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7587702----T:  7590307 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7590307----T:  7592912 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7590307----T:  7592912 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7592912----T:  7595517 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7592912----T:  7595517 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7595517----T:  7598122 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7595517----T:  7598122 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7598122----T:  7600727 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7598122----T:  7600727 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7600727----T:  7603332 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7600727----T:  7603332 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7603332----T:  7605937 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7603332----T:  7605937 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7605937----T:  7608542 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7605937----T:  7608542 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7608542----T:  7611147 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7608542----T:  7611147 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7611147----T:  7613752 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7611147----T:  7613752 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7613752----T:  7616357 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7613752----T:  7616357 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7616357----T:  7618962 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7616357----T:  7618962 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7618962----T:  7621567 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7618962----T:  7621567 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7621567----T:  7624172 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7621567----T:  7624172 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7624172----T:  7626777 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7624172----T:  7626777 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7626777----T:  7629382 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7626777----T:  7629382 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7629382----T:  7631987 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7629382----T:  7631987 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7631987----T:  7634592 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7631987----T:  7634592 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7634592----T:  7637197 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7634592----T:  7637197 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7637197----T:  7639802 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7637197----T:  7639802 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7639802----T:  7642407 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7639802----T:  7642407 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7642407----T:  7645012 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7642407----T:  7645012 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7645012----T:  7647617 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7645012----T:  7647617 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7647617----T:  7650222 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7647617----T:  7650222 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7650222----T:  7652827 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7650222----T:  7652827 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7652827----T:  7655432 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7652827----T:  7655432 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7655432----T:  7658037 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7655432----T:  7658037 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7658037----T:  7660642 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7658037----T:  7660642 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7660642----T:  7663247 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7660642----T:  7663247 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7663247----T:  7665852 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7663247----T:  7665852 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7665852----T:  7668457 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7665852----T:  7668457 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7668457----T:  7671062 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7668457----T:  7671062 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7671062----T:  7673667 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7671062----T:  7673667 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7673667----T:  7676272 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7673667----T:  7676272 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7676272----T:  7678877 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7676272----T:  7678877 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7678877----T:  7681482 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7678877----T:  7681482 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7681482----T:  7684087 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7681482----T:  7684087 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7684087----T:  7686692 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7684087----T:  7686692 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7686692----T:  7689297 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7686692----T:  7689297 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7689297----T:  7691902 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7689297----T:  7691902 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7691902----T:  7694507 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7691902----T:  7694507 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7694507----T:  7697112 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7694507----T:  7697112 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7697112----T:  7699717 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7697112----T:  7699717 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7699717----T:  7702322 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7699717----T:  7702322 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7702322----T:  7704927 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7702322----T:  7704927 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7704927----T:  7707532 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7704927----T:  7707532 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7707532----T:  7710137 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7707532----T:  7710137 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7710137----T:  7712742 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7710137----T:  7712742 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7712742----T:  7715347 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7712742----T:  7715347 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7715347----T:  7717952 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7715347----T:  7717952 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7717952----T:  7720557 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7717952----T:  7720557 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7720557----T:  7723162 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7720557----T:  7723162 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7723162----T:  7725767 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7723162----T:  7725767 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7725767----T:  7728372 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7725767----T:  7728372 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7728372----T:  7730977 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7728372----T:  7730977 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7730977----T:  7733582 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7730977----T:  7733582 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7733582----T:  7736187 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7733582----T:  7736187 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7736187----T:  7738792 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7736187----T:  7738792 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7738792----T:  7741397 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7738792----T:  7741397 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7741397----T:  7744002 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7741397----T:  7744002 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7744002----T:  7746607 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7744002----T:  7746607 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7746607----T:  7749212 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7746607----T:  7749212 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7749212----T:  7751817 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7749212----T:  7751817 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7751817----T:  7754422 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7751817----T:  7754422 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7754422----T:  7757027 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7754422----T:  7757027 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7757027----T:  7759632 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7757027----T:  7759632 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7759632----T:  7762237 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7759632----T:  7762237 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7762237----T:  7764842 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7762237----T:  7764842 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7764842----T:  7767447 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7764842----T:  7767447 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7767447----T:  7770052 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7767447----T:  7770052 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7770052----T:  7772657 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7770052----T:  7772657 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7772657----T:  7775262 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7772657----T:  7775262 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7775262----T:  7777867 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7775262----T:  7777867 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7777867----T:  7780472 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7777867----T:  7780472 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7780472----T:  7783077 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7780472----T:  7783077 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7783077----T:  7785682 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7783077----T:  7785682 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7785682----T:  7788287 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7785682----T:  7788287 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7788287----T:  7790892 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7788287----T:  7790892 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7790892----T:  7793497 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7790892----T:  7793497 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7793497----T:  7796102 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7793497----T:  7796102 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7796102----T:  7798707 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7796102----T:  7798707 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7798707----T:  7801312 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7798707----T:  7801312 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7801312----T:  7803917 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7801312----T:  7803917 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7803917----T:  7806522 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7803917----T:  7806522 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7806522----T:  7809127 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7806522----T:  7809127 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7809127----T:  7811732 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7809127----T:  7811732 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7811732----T:  7814337 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7811732----T:  7814337 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7814337----T:  7816942 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7814337----T:  7816942 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7816942----T:  7819547 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7816942----T:  7819547 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7819547----T:  7822152 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7819547----T:  7822152 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7822152----T:  7824757 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7822152----T:  7824757 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7824757----T:  7827362 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7824757----T:  7827362 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7827362----T:  7829967 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7827362----T:  7829967 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7829967----T:  7832572 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7829967----T:  7832572 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7832572----T:  7835177 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7832572----T:  7835177 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7835177----T:  7837782 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7835177----T:  7837782 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7837782----T:  7840387 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7837782----T:  7840387 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7840387----T:  7842992 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7840387----T:  7842992 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7842992----T:  7845597 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7842992----T:  7845597 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7845598----T:  7848203 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7845598----T:  7848203 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7848670----T:  7851275 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7848670----T:  7851275 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7851275----T:  7853880 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7851275----T:  7853880 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7853880----T:  7856485 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7853880----T:  7856485 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7856485----T:  7859090 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7856485----T:  7859090 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7859090----T:  7861695 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7859090----T:  7861695 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7861695----T:  7864300 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7861695----T:  7864300 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7864300----T:  7866905 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7864300----T:  7866905 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7866905----T:  7869510 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7866905----T:  7869510 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7869510----T:  7872115 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7869510----T:  7872115 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7872115----T:  7874720 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7872115----T:  7874720 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7874720----T:  7877325 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7874720----T:  7877325 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7877325----T:  7879930 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7877325----T:  7879930 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7879930----T:  7882535 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7879930----T:  7882535 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7882535----T:  7885140 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7882535----T:  7885140 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7885140----T:  7887745 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7885140----T:  7887745 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7887745----T:  7890350 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7887745----T:  7890350 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7890350----T:  7892955 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7890350----T:  7892955 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7892955----T:  7895560 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7892955----T:  7895560 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7895560----T:  7898165 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7895560----T:  7898165 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7898165----T:  7900770 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7898165----T:  7900770 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7900770----T:  7903375 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7900770----T:  7903375 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7903375----T:  7905980 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7903375----T:  7905980 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7905980----T:  7908585 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7905980----T:  7908585 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7908585----T:  7911190 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7908585----T:  7911190 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7911190----T:  7913795 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7911190----T:  7913795 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7913795----T:  7916400 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7913795----T:  7916400 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7916400----T:  7919005 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7916400----T:  7919005 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7919005----T:  7921610 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7919005----T:  7921610 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7921610----T:  7924215 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7921610----T:  7924215 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7924215----T:  7926820 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7924215----T:  7926820 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7926820----T:  7929425 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7926820----T:  7929425 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7929425----T:  7932030 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7929425----T:  7932030 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7932030----T:  7934635 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7932030----T:  7934635 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7934635----T:  7937240 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7934635----T:  7937240 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7937240----T:  7939845 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7937240----T:  7939845 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7939845----T:  7942450 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7939845----T:  7942450 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7942450----T:  7945055 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7942450----T:  7945055 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7945055----T:  7947660 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7945055----T:  7947660 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7947660----T:  7950265 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7947660----T:  7950265 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7950265----T:  7952870 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7950265----T:  7952870 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7952870----T:  7955475 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7952870----T:  7955475 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7955475----T:  7958080 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7955475----T:  7958080 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7958080----T:  7960685 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7958080----T:  7960685 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7960685----T:  7963290 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7960685----T:  7963290 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7963290----T:  7965895 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7963290----T:  7965895 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7965895----T:  7968500 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7965895----T:  7968500 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7968500----T:  7971105 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7968500----T:  7971105 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7971105----T:  7973710 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7971105----T:  7973710 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7973710----T:  7976315 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7973710----T:  7976315 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7976315----T:  7978920 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7976315----T:  7978920 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7978920----T:  7981525 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7978920----T:  7981525 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7981525----T:  7984130 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7981525----T:  7984130 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7984130----T:  7986735 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7984130----T:  7986735 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7986735----T:  7989340 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7986735----T:  7989340 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7989340----T:  7991945 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7989340----T:  7991945 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7991945----T:  7994550 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7991945----T:  7994550 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7994550----T:  7997155 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7994550----T:  7997155 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7997155----T:  7999760 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7997155----T:  7999760 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7999760----T:  8002365 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7999760----T:  8002365 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8002365----T:  8004970 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8002365----T:  8004970 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8004970----T:  8007575 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8004970----T:  8007575 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8007575----T:  8010180 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8007575----T:  8010180 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8010180----T:  8012785 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8010180----T:  8012785 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8012785----T:  8015390 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8012785----T:  8015390 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8015390----T:  8017995 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8015390----T:  8017995 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8017995----T:  8020600 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8017995----T:  8020600 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8020600----T:  8023205 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8020600----T:  8023205 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8023205----T:  8025810 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8023205----T:  8025810 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8025810----T:  8028415 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8025810----T:  8028415 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8028415----T:  8031020 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8028415----T:  8031020 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8031020----T:  8033625 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8031020----T:  8033625 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8033625----T:  8036230 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8033625----T:  8036230 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8036230----T:  8038835 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8036230----T:  8038835 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8038835----T:  8041440 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8038835----T:  8041440 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8041440----T:  8044045 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8041440----T:  8044045 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8044045----T:  8046650 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8044045----T:  8046650 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8046650----T:  8049255 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8046650----T:  8049255 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8049255----T:  8051860 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8049255----T:  8051860 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8051860----T:  8054465 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8051860----T:  8054465 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8054465----T:  8057070 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8054465----T:  8057070 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8057070----T:  8059675 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8057070----T:  8059675 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8059675----T:  8062280 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8059675----T:  8062280 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8062280----T:  8064885 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8062280----T:  8064885 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8064885----T:  8067490 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8064885----T:  8067490 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8067490----T:  8070095 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8067490----T:  8070095 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8070095----T:  8072700 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8070095----T:  8072700 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8072700----T:  8075305 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8072700----T:  8075305 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8075305----T:  8077910 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8075305----T:  8077910 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8077910----T:  8080515 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8077910----T:  8080515 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8080515----T:  8083120 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8080515----T:  8083120 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8083120----T:  8085725 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8083120----T:  8085725 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8085725----T:  8088330 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8085725----T:  8088330 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8088330----T:  8090935 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8088330----T:  8090935 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8090935----T:  8093540 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8090935----T:  8093540 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8093540----T:  8096145 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8093540----T:  8096145 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8096145----T:  8098750 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8096145----T:  8098750 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8098750----T:  8101355 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8098750----T:  8101355 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8101355----T:  8103960 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8101355----T:  8103960 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8103960----T:  8106565 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8103960----T:  8106565 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8106565----T:  8109170 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8106565----T:  8109170 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8109170----T:  8111775 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8109170----T:  8111775 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8111775----T:  8114380 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8111775----T:  8114380 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8114380----T:  8116985 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8114380----T:  8116985 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8116985----T:  8119590 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8116985----T:  8119590 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8119590----T:  8122195 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8119590----T:  8122195 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8122195----T:  8124800 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8122195----T:  8124800 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8124800----T:  8127405 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8124800----T:  8127405 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8127405----T:  8130010 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8127405----T:  8130010 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8130010----T:  8132615 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8130010----T:  8132615 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8132615----T:  8135220 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8132615----T:  8135220 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8135220----T:  8137825 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8135220----T:  8137825 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8137825----T:  8140430 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8137825----T:  8140430 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8140430----T:  8143035 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8140430----T:  8143035 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8143035----T:  8145640 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8143035----T:  8145640 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8145640----T:  8148245 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8145640----T:  8148245 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8148245----T:  8150850 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8148245----T:  8150850 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8150850----T:  8153455 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8150850----T:  8153455 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8153455----T:  8156060 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8153455----T:  8156060 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8156060----T:  8158665 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8156060----T:  8158665 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8158665----T:  8161270 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8158665----T:  8161270 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8161270----T:  8163875 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8161270----T:  8163875 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8163875----T:  8166480 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8163875----T:  8166480 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8166480----T:  8169085 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8166480----T:  8169085 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8169085----T:  8171690 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8169085----T:  8171690 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8171690----T:  8174295 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8171690----T:  8174295 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8174295----T:  8176900 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8174295----T:  8176900 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8176900----T:  8179505 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8176900----T:  8179505 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8179505----T:  8182110 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8179505----T:  8182110 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8182110----T:  8184715 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8182110----T:  8184715 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8184715----T:  8187320 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8184715----T:  8187320 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8187320----T:  8189925 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8187320----T:  8189925 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8189925----T:  8192530 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8189925----T:  8192530 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8192530----T:  8195135 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8192530----T:  8195135 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8195135----T:  8197740 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8195135----T:  8197740 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8197740----T:  8200345 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8197740----T:  8200345 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8200345----T:  8202950 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8200345----T:  8202950 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8202950----T:  8205555 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8202950----T:  8205555 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8205555----T:  8208160 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8205555----T:  8208160 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8208160----T:  8210765 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8208160----T:  8210765 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8210765----T:  8213370 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8210765----T:  8213370 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8213370----T:  8215975 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8213370----T:  8215975 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8215975----T:  8218580 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8215975----T:  8218580 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8218580----T:  8221185 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8218580----T:  8221185 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8221185----T:  8223790 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8221185----T:  8223790 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8223790----T:  8226395 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8223790----T:  8226395 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8226395----T:  8229000 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8226395----T:  8229000 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8229000----T:  8231605 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8229000----T:  8231605 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8231605----T:  8234210 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8231605----T:  8234210 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8234210----T:  8236815 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8234210----T:  8236815 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8236815----T:  8239420 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8236815----T:  8239420 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8239420----T:  8242025 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8239420----T:  8242025 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8242025----T:  8244630 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8242025----T:  8244630 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8244630----T:  8247235 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8244630----T:  8247235 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8247235----T:  8249840 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8247235----T:  8249840 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8249840----T:  8252445 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8249840----T:  8252445 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8252445----T:  8255050 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8252445----T:  8255050 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8255050----T:  8257655 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8255050----T:  8257655 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8257655----T:  8260260 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8257655----T:  8260260 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8260260----T:  8262865 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8260260----T:  8262865 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8262865----T:  8265470 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8262865----T:  8265470 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8265470----T:  8268075 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8265470----T:  8268075 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8268075----T:  8270680 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8268075----T:  8270680 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8270680----T:  8273285 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8270680----T:  8273285 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8273285----T:  8275890 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8273285----T:  8275890 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8275890----T:  8278495 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8275890----T:  8278495 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8278495----T:  8281100 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8278495----T:  8281100 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8281100----T:  8283705 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8281100----T:  8283705 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8283705----T:  8286310 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8283705----T:  8286310 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8286310----T:  8288915 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8286310----T:  8288915 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8288915----T:  8291520 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8288915----T:  8291520 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8291520----T:  8294125 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8291520----T:  8294125 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8294125----T:  8296730 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8294125----T:  8296730 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8296730----T:  8299335 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8296730----T:  8299335 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8299335----T:  8301940 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8299335----T:  8301940 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8301940----T:  8304545 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8301940----T:  8304545 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8304545----T:  8307150 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8304545----T:  8307150 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8307150----T:  8309755 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8307150----T:  8309755 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8309755----T:  8312360 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8309755----T:  8312360 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8312360----T:  8314965 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8312360----T:  8314965 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8314965----T:  8317570 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8314965----T:  8317570 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8317570----T:  8320175 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8317570----T:  8320175 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8320175----T:  8322780 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8320175----T:  8322780 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8322780----T:  8325385 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8322780----T:  8325385 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8325385----T:  8327990 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8325385----T:  8327990 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8327991----T:  8330596 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8327991----T:  8330596 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8331231----T:  8333836 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8331231----T:  8333836 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8333836----T:  8336441 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8333836----T:  8336441 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8336441----T:  8339046 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8336441----T:  8339046 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8339046----T:  8341651 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8339046----T:  8341651 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8341651----T:  8344256 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8341651----T:  8344256 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8344256----T:  8346861 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8344256----T:  8346861 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8346861----T:  8349466 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8346861----T:  8349466 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8349466----T:  8352071 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8349466----T:  8352071 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8352071----T:  8354676 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8352071----T:  8354676 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8354676----T:  8357281 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8354676----T:  8357281 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8357281----T:  8359886 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8357281----T:  8359886 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8359886----T:  8362491 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8359886----T:  8362491 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8362491----T:  8365096 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8362491----T:  8365096 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8365096----T:  8367701 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8365096----T:  8367701 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8367701----T:  8370306 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8367701----T:  8370306 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8370306----T:  8372911 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8370306----T:  8372911 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8372911----T:  8375516 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8372911----T:  8375516 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8375516----T:  8378121 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8375516----T:  8378121 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8378121----T:  8380726 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8378121----T:  8380726 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8380726----T:  8383331 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8380726----T:  8383331 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8383331----T:  8385936 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8383331----T:  8385936 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8385936----T:  8388541 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8385936----T:  8388541 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8388541----T:  8391146 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8388541----T:  8391146 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8391146----T:  8393751 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8391146----T:  8393751 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8393751----T:  8396356 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8393751----T:  8396356 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8396356----T:  8398961 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8396356----T:  8398961 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8398961----T:  8401566 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8398961----T:  8401566 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8401566----T:  8404171 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8401566----T:  8404171 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8404171----T:  8406776 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8404171----T:  8406776 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8406776----T:  8409381 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8406776----T:  8409381 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8409381----T:  8411986 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8409381----T:  8411986 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8411986----T:  8414591 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8411986----T:  8414591 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8414591----T:  8417196 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8414591----T:  8417196 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8417196----T:  8419801 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8417196----T:  8419801 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8419801----T:  8422406 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8419801----T:  8422406 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8422406----T:  8425011 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8422406----T:  8425011 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8425011----T:  8427616 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8425011----T:  8427616 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8427616----T:  8430221 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8427616----T:  8430221 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8430221----T:  8432826 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8430221----T:  8432826 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8432826----T:  8435431 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8432826----T:  8435431 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8435431----T:  8438036 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8435431----T:  8438036 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8438036----T:  8440641 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8438036----T:  8440641 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8440641----T:  8443246 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8440641----T:  8443246 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8443246----T:  8445851 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8443246----T:  8445851 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8445851----T:  8448456 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8445851----T:  8448456 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8448456----T:  8451061 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8448456----T:  8451061 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8451061----T:  8453666 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8451061----T:  8453666 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8453666----T:  8456271 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8453666----T:  8456271 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8456271----T:  8458876 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8456271----T:  8458876 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8458876----T:  8461481 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8458876----T:  8461481 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8461481----T:  8464086 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8461481----T:  8464086 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8464086----T:  8466691 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8464086----T:  8466691 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8466691----T:  8469296 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8466691----T:  8469296 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8469296----T:  8471901 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8469296----T:  8471901 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8471901----T:  8474506 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8471901----T:  8474506 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8474506----T:  8477111 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8474506----T:  8477111 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8477111----T:  8479716 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8477111----T:  8479716 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8479716----T:  8482321 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8479716----T:  8482321 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8482321----T:  8484926 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8482321----T:  8484926 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8484926----T:  8487531 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8484926----T:  8487531 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8487531----T:  8490136 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8487531----T:  8490136 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8490136----T:  8492741 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8490136----T:  8492741 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8492741----T:  8495346 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8492741----T:  8495346 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8495346----T:  8497951 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8495346----T:  8497951 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8497951----T:  8500556 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8497951----T:  8500556 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8500556----T:  8503161 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8500556----T:  8503161 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8503161----T:  8505766 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8503161----T:  8505766 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8505766----T:  8508371 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8505766----T:  8508371 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8508371----T:  8510976 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8508371----T:  8510976 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8510976----T:  8513581 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8510976----T:  8513581 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8513581----T:  8516186 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8513581----T:  8516186 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8516186----T:  8518791 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8516186----T:  8518791 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8518791----T:  8521396 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8518791----T:  8521396 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8521396----T:  8524001 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8521396----T:  8524001 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8524001----T:  8526606 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8524001----T:  8526606 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8526606----T:  8529211 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8526606----T:  8529211 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8529211----T:  8531816 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8529211----T:  8531816 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8531816----T:  8534421 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8531816----T:  8534421 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8534421----T:  8537026 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8534421----T:  8537026 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8537026----T:  8539631 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8537026----T:  8539631 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8539631----T:  8542236 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8539631----T:  8542236 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8542236----T:  8544841 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8542236----T:  8544841 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8544841----T:  8547446 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8544841----T:  8547446 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8547446----T:  8550051 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8547446----T:  8550051 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8550051----T:  8552656 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8550051----T:  8552656 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8552656----T:  8555261 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8552656----T:  8555261 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8555261----T:  8557866 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8555261----T:  8557866 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8557866----T:  8560471 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8557866----T:  8560471 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8560471----T:  8563076 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8560471----T:  8563076 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8563076----T:  8565681 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8563076----T:  8565681 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8565681----T:  8568286 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8565681----T:  8568286 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8568286----T:  8570891 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8568286----T:  8570891 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8570891----T:  8573496 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8570891----T:  8573496 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8573496----T:  8576101 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8573496----T:  8576101 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8576101----T:  8578706 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8576101----T:  8578706 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8578706----T:  8581311 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8578706----T:  8581311 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8581311----T:  8583916 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8581311----T:  8583916 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8583916----T:  8586521 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8583916----T:  8586521 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8586521----T:  8589126 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8586521----T:  8589126 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8589126----T:  8591731 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8589126----T:  8591731 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8591731----T:  8594336 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8591731----T:  8594336 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8594336----T:  8596941 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8594336----T:  8596941 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8596941----T:  8599546 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8596941----T:  8599546 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8599546----T:  8602151 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8599546----T:  8602151 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8602151----T:  8604756 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8602151----T:  8604756 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8604756----T:  8607361 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8604756----T:  8607361 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8607361----T:  8609966 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8607361----T:  8609966 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8609966----T:  8612571 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8609966----T:  8612571 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8612571----T:  8615176 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8612571----T:  8615176 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8615176----T:  8617781 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8615176----T:  8617781 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8617781----T:  8620386 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8617781----T:  8620386 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8620386----T:  8622991 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8620386----T:  8622991 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8622991----T:  8625596 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8622991----T:  8625596 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8625596----T:  8628201 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8625596----T:  8628201 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8628201----T:  8630806 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8628201----T:  8630806 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8630806----T:  8633411 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8630806----T:  8633411 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8633411----T:  8636016 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8633411----T:  8636016 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8636016----T:  8638621 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8636016----T:  8638621 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8638621----T:  8641226 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8638621----T:  8641226 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8641226----T:  8643831 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8641226----T:  8643831 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8643831----T:  8646436 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8643831----T:  8646436 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8646436----T:  8649041 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8646436----T:  8649041 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8649041----T:  8651646 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8649041----T:  8651646 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8651646----T:  8654251 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8651646----T:  8654251 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8654251----T:  8656856 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8654251----T:  8656856 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8656856----T:  8659461 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8656856----T:  8659461 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8659461----T:  8662066 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8659461----T:  8662066 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8662066----T:  8664671 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8662066----T:  8664671 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8664671----T:  8667276 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8664671----T:  8667276 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8667276----T:  8669881 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8667276----T:  8669881 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8669881----T:  8672486 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8669881----T:  8672486 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8672486----T:  8675091 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8672486----T:  8675091 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8675091----T:  8677696 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8675091----T:  8677696 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8677696----T:  8680301 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8677696----T:  8680301 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8680301----T:  8682906 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8680301----T:  8682906 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8682906----T:  8685511 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8682906----T:  8685511 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8685511----T:  8688116 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8685511----T:  8688116 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8688116----T:  8690721 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8688116----T:  8690721 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8690721----T:  8693326 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8690721----T:  8693326 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8693326----T:  8695931 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8693326----T:  8695931 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8695931----T:  8698536 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8695931----T:  8698536 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8698536----T:  8701141 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8698536----T:  8701141 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8701141----T:  8703746 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8701141----T:  8703746 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8703746----T:  8706351 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8703746----T:  8706351 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8706351----T:  8708956 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8706351----T:  8708956 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8708956----T:  8711561 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8708956----T:  8711561 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8711561----T:  8714166 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8711561----T:  8714166 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8714166----T:  8716771 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8714166----T:  8716771 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8716771----T:  8719376 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8716771----T:  8719376 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8719376----T:  8721981 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8719376----T:  8721981 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8721981----T:  8724586 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8721981----T:  8724586 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8724586----T:  8727191 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8724586----T:  8727191 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8727191----T:  8729796 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8727191----T:  8729796 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8729796----T:  8732401 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8729796----T:  8732401 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8732401----T:  8735006 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8732401----T:  8735006 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8735006----T:  8737611 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8735006----T:  8737611 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8737611----T:  8740216 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8737611----T:  8740216 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8740216----T:  8742821 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8740216----T:  8742821 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8742821----T:  8745426 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8742821----T:  8745426 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8745426----T:  8748031 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8745426----T:  8748031 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8748031----T:  8750636 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8748031----T:  8750636 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8750636----T:  8753241 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8750636----T:  8753241 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8753241----T:  8755846 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8753241----T:  8755846 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8755846----T:  8758451 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8755846----T:  8758451 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8758451----T:  8761056 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8758451----T:  8761056 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8761056----T:  8763661 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8761056----T:  8763661 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8763661----T:  8766266 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8763661----T:  8766266 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8766266----T:  8768871 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8766266----T:  8768871 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8768871----T:  8771476 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8768871----T:  8771476 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8771476----T:  8774081 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8771476----T:  8774081 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8774081----T:  8776686 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8774081----T:  8776686 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8776686----T:  8779291 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8776686----T:  8779291 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8779291----T:  8781896 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8779291----T:  8781896 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8781896----T:  8784501 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8781896----T:  8784501 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8784501----T:  8787106 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8784501----T:  8787106 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8787106----T:  8789711 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8787106----T:  8789711 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8789711----T:  8792316 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8789711----T:  8792316 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8792316----T:  8794921 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8792316----T:  8794921 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8794921----T:  8797526 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8794921----T:  8797526 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8797526----T:  8800131 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8797526----T:  8800131 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8800131----T:  8802736 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8800131----T:  8802736 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8802736----T:  8805341 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8802736----T:  8805341 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8805341----T:  8807946 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8805341----T:  8807946 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8807946----T:  8810551 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8807946----T:  8810551 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8810551----T:  8813156 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8810551----T:  8813156 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8813156----T:  8815761 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8813156----T:  8815761 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8815761----T:  8818366 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8815761----T:  8818366 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8818366----T:  8820971 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8818366----T:  8820971 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8820971----T:  8823576 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8820971----T:  8823576 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8823576----T:  8826181 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8823576----T:  8826181 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8826181----T:  8828786 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8826181----T:  8828786 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8828786----T:  8831391 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8828786----T:  8831391 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8831391----T:  8833996 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8831391----T:  8833996 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8833996----T:  8836601 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8833996----T:  8836601 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8836601----T:  8839206 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8836601----T:  8839206 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8839206----T:  8841811 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8839206----T:  8841811 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8841811----T:  8844416 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8841811----T:  8844416 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8844416----T:  8847021 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8844416----T:  8847021 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8847021----T:  8849626 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8847021----T:  8849626 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8849627----T:  8852232 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8849627----T:  8852232 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8852802----T:  8855407 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8852802----T:  8855407 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8855407----T:  8858012 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8855407----T:  8858012 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8858012----T:  8860617 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8858012----T:  8860617 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8860617----T:  8863222 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8860617----T:  8863222 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8863222----T:  8865827 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8863222----T:  8865827 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8865827----T:  8868432 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8865827----T:  8868432 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8868432----T:  8871037 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8868432----T:  8871037 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8871037----T:  8873642 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8871037----T:  8873642 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8873642----T:  8876247 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8873642----T:  8876247 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8876247----T:  8878852 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8876247----T:  8878852 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8878852----T:  8881457 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8878852----T:  8881457 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8881457----T:  8884062 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8881457----T:  8884062 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8884062----T:  8886667 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8884062----T:  8886667 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8886667----T:  8889272 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8886667----T:  8889272 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8889272----T:  8891877 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8889272----T:  8891877 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8891877----T:  8894482 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8891877----T:  8894482 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8894482----T:  8897087 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8894482----T:  8897087 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8897087----T:  8899692 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8897087----T:  8899692 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8899692----T:  8902297 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8899692----T:  8902297 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8902297----T:  8904902 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8902297----T:  8904902 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8904902----T:  8907507 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8904902----T:  8907507 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8907507----T:  8910112 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8907507----T:  8910112 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8910112----T:  8912717 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8910112----T:  8912717 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8912717----T:  8915322 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8912717----T:  8915322 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8915322----T:  8917927 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8915322----T:  8917927 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8917927----T:  8920532 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8917927----T:  8920532 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8920532----T:  8923137 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8920532----T:  8923137 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8923137----T:  8925742 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8923137----T:  8925742 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8925742----T:  8928347 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8925742----T:  8928347 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8928347----T:  8930952 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8928347----T:  8930952 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8930952----T:  8933557 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8930952----T:  8933557 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8933557----T:  8936162 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8933557----T:  8936162 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8936162----T:  8938767 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8936162----T:  8938767 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8938767----T:  8941372 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8938767----T:  8941372 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8941372----T:  8943977 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8941372----T:  8943977 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8943977----T:  8946582 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8943977----T:  8946582 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8946582----T:  8949187 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8946582----T:  8949187 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8949187----T:  8951792 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8949187----T:  8951792 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8951792----T:  8954397 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8951792----T:  8954397 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8954397----T:  8957002 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8954397----T:  8957002 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8957002----T:  8959607 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8957002----T:  8959607 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8959607----T:  8962212 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8959607----T:  8962212 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8962212----T:  8964817 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8962212----T:  8964817 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8964817----T:  8967422 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8964817----T:  8967422 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8967422----T:  8970027 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8967422----T:  8970027 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8970027----T:  8972632 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8970027----T:  8972632 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8972632----T:  8975237 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8972632----T:  8975237 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8975237----T:  8977842 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8975237----T:  8977842 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8977842----T:  8980447 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8977842----T:  8980447 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8980447----T:  8983052 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8980447----T:  8983052 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8983052----T:  8985657 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8983052----T:  8985657 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8985657----T:  8988262 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8985657----T:  8988262 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8988262----T:  8990867 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8988262----T:  8990867 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8990867----T:  8993472 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8990867----T:  8993472 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8993472----T:  8996077 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8993472----T:  8996077 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8996077----T:  8998682 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8996077----T:  8998682 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8998682----T:  9001287 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8998682----T:  9001287 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9001287----T:  9003892 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9001287----T:  9003892 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9003892----T:  9006497 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9003892----T:  9006497 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9006497----T:  9009102 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9006497----T:  9009102 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9009102----T:  9011707 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9009102----T:  9011707 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9011707----T:  9014312 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9011707----T:  9014312 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9014312----T:  9016917 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9014312----T:  9016917 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9016917----T:  9019522 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9016917----T:  9019522 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9019522----T:  9022127 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9019522----T:  9022127 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9022127----T:  9024732 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9022127----T:  9024732 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9024732----T:  9027337 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9024732----T:  9027337 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9027337----T:  9029942 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9027337----T:  9029942 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9029942----T:  9032547 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9029942----T:  9032547 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9032547----T:  9035152 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9032547----T:  9035152 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9035152----T:  9037757 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9035152----T:  9037757 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9037757----T:  9040362 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9037757----T:  9040362 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9040362----T:  9042967 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9040362----T:  9042967 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9042967----T:  9045572 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9042967----T:  9045572 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9045572----T:  9048177 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9045572----T:  9048177 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9048177----T:  9050782 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9048177----T:  9050782 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9050782----T:  9053387 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9050782----T:  9053387 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9053387----T:  9055992 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9053387----T:  9055992 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9055992----T:  9058597 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9055992----T:  9058597 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9058597----T:  9061202 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9058597----T:  9061202 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9061202----T:  9063807 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9061202----T:  9063807 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9063807----T:  9066412 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9063807----T:  9066412 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9066412----T:  9069017 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9066412----T:  9069017 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9069017----T:  9071622 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9069017----T:  9071622 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9071622----T:  9074227 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9071622----T:  9074227 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9074227----T:  9076832 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9074227----T:  9076832 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9076832----T:  9079437 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9076832----T:  9079437 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9079437----T:  9082042 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9079437----T:  9082042 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9082042----T:  9084647 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9082042----T:  9084647 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9084647----T:  9087252 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9084647----T:  9087252 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9087252----T:  9089857 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9087252----T:  9089857 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9089857----T:  9092462 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9089857----T:  9092462 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9092462----T:  9095067 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9092462----T:  9095067 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9095067----T:  9097672 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9095067----T:  9097672 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9097672----T:  9100277 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9097672----T:  9100277 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9100277----T:  9102882 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9100277----T:  9102882 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9102882----T:  9105487 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9102882----T:  9105487 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9105487----T:  9108092 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9105487----T:  9108092 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9108092----T:  9110697 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9108092----T:  9110697 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9110697----T:  9113302 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9110697----T:  9113302 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9113302----T:  9115907 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9113302----T:  9115907 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9115907----T:  9118512 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9115907----T:  9118512 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9118512----T:  9121117 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9118512----T:  9121117 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9121117----T:  9123722 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9121117----T:  9123722 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9123722----T:  9126327 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9123722----T:  9126327 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9126327----T:  9128932 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9126327----T:  9128932 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9128932----T:  9131537 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9128932----T:  9131537 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9131537----T:  9134142 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9131537----T:  9134142 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9134142----T:  9136747 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9134142----T:  9136747 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9136747----T:  9139352 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9136747----T:  9139352 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9139352----T:  9141957 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9139352----T:  9141957 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9141957----T:  9144562 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9141957----T:  9144562 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9144562----T:  9147167 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9144562----T:  9147167 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9147167----T:  9149772 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9147167----T:  9149772 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9149772----T:  9152377 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9149772----T:  9152377 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9152377----T:  9154982 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9152377----T:  9154982 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9154982----T:  9157587 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9154982----T:  9157587 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9157587----T:  9160192 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9157587----T:  9160192 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9160192----T:  9162797 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9160192----T:  9162797 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9162797----T:  9165402 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9162797----T:  9165402 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9165402----T:  9168007 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9165402----T:  9168007 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9168007----T:  9170612 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9168007----T:  9170612 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9170612----T:  9173217 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9170612----T:  9173217 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9173217----T:  9175822 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9173217----T:  9175822 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9175822----T:  9178427 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9175822----T:  9178427 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9178427----T:  9181032 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9178427----T:  9181032 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9181032----T:  9183637 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9181032----T:  9183637 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9183637----T:  9186242 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9183637----T:  9186242 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9186242----T:  9188847 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9186242----T:  9188847 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9188847----T:  9191452 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9188847----T:  9191452 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9191452----T:  9194057 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9191452----T:  9194057 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9194057----T:  9196662 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9194057----T:  9196662 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9196662----T:  9199267 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9196662----T:  9199267 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9199267----T:  9201872 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9199267----T:  9201872 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9201872----T:  9204477 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9201872----T:  9204477 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9204477----T:  9207082 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9204477----T:  9207082 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9207082----T:  9209687 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9207082----T:  9209687 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9209687----T:  9212292 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9209687----T:  9212292 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9212292----T:  9214897 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9212292----T:  9214897 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9214897----T:  9217502 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9214897----T:  9217502 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9217502----T:  9220107 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9217502----T:  9220107 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9220107----T:  9222712 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9220107----T:  9222712 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9222712----T:  9225317 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9222712----T:  9225317 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9225317----T:  9227922 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9225317----T:  9227922 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9227922----T:  9230527 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9227922----T:  9230527 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9230527----T:  9233132 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9230527----T:  9233132 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9233132----T:  9235737 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9233132----T:  9235737 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9235737----T:  9238342 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9235737----T:  9238342 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9238342----T:  9240947 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9238342----T:  9240947 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9240947----T:  9243552 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9240947----T:  9243552 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9243552----T:  9246157 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9243552----T:  9246157 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9246157----T:  9248762 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9246157----T:  9248762 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9248762----T:  9251367 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9248762----T:  9251367 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9251367----T:  9253972 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9251367----T:  9253972 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9253972----T:  9256577 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9253972----T:  9256577 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9256577----T:  9259182 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9256577----T:  9259182 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9259182----T:  9261787 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9259182----T:  9261787 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9261787----T:  9264392 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9261787----T:  9264392 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9264392----T:  9266997 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9264392----T:  9266997 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9266997----T:  9269602 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9266997----T:  9269602 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9269602----T:  9272207 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9269602----T:  9272207 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9272207----T:  9274812 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9272207----T:  9274812 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9274812----T:  9277417 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9274812----T:  9277417 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9277417----T:  9280022 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9277417----T:  9280022 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9280022----T:  9282627 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9280022----T:  9282627 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9282627----T:  9285232 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9282627----T:  9285232 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9285232----T:  9287837 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9285232----T:  9287837 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9287837----T:  9290442 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9287837----T:  9290442 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9290442----T:  9293047 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9290442----T:  9293047 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9293047----T:  9295652 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9293047----T:  9295652 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9295652----T:  9298257 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9295652----T:  9298257 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9298257----T:  9300862 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9298257----T:  9300862 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9300862----T:  9303467 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9300862----T:  9303467 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9303467----T:  9306072 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9303467----T:  9306072 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9306072----T:  9308677 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9306072----T:  9308677 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9308677----T:  9311282 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9308677----T:  9311282 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9311282----T:  9313887 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9311282----T:  9313887 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9313887----T:  9316492 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9313887----T:  9316492 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9316492----T:  9319097 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9316492----T:  9319097 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9319097----T:  9321702 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9319097----T:  9321702 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9321702----T:  9324307 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9321702----T:  9324307 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9324307----T:  9326912 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9324307----T:  9326912 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9326912----T:  9329517 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9326912----T:  9329517 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9329517----T:  9332122 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9329517----T:  9332122 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9332122----T:  9334727 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9332122----T:  9334727 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9334727----T:  9337332 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9334727----T:  9337332 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9337332----T:  9339937 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9337332----T:  9339937 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9339937----T:  9342542 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9339937----T:  9342542 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9342542----T:  9345147 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9342542----T:  9345147 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9345147----T:  9347752 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9345147----T:  9347752 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9347752----T:  9350357 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9347752----T:  9350357 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9350357----T:  9352962 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9350357----T:  9352962 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9352962----T:  9355567 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9352962----T:  9355567 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9355567----T:  9358172 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9355567----T:  9358172 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9358172----T:  9360777 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9358172----T:  9360777 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9360777----T:  9363382 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9360777----T:  9363382 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9363382----T:  9365987 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9363382----T:  9365987 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9365987----T:  9368592 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9365987----T:  9368592 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9368592----T:  9371197 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9368592----T:  9371197 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9371197----T:  9373802 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9371197----T:  9373802 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9373802----T:  9376407 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9373802----T:  9376407 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9376407----T:  9379012 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9376407----T:  9379012 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9379012----T:  9381617 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9379012----T:  9381617 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9381617----T:  9384222 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9381617----T:  9384222 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9384222----T:  9386827 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9384222----T:  9386827 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9386827----T:  9389432 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9386827----T:  9389432 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9389432----T:  9392037 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9389432----T:  9392037 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9392038----T:  9394643 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9392038----T:  9394643 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9395150----T:  9397755 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9395150----T:  9397755 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9397755----T:  9400360 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9397755----T:  9400360 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9400360----T:  9402965 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9400360----T:  9402965 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9402965----T:  9405570 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9402965----T:  9405570 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9405570----T:  9408175 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9405570----T:  9408175 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9408175----T:  9410780 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9408175----T:  9410780 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9410780----T:  9413385 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9410780----T:  9413385 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9413385----T:  9415990 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9413385----T:  9415990 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9415990----T:  9418595 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9415990----T:  9418595 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9418595----T:  9421200 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9418595----T:  9421200 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9421200----T:  9423805 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9421200----T:  9423805 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9423805----T:  9426410 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9423805----T:  9426410 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9426410----T:  9429015 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9426410----T:  9429015 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9429015----T:  9431620 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9429015----T:  9431620 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9431620----T:  9434225 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9431620----T:  9434225 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9434225----T:  9436830 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9434225----T:  9436830 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9436830----T:  9439435 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9436830----T:  9439435 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9439435----T:  9442040 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9439435----T:  9442040 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9442040----T:  9444645 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9442040----T:  9444645 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9444645----T:  9447250 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9444645----T:  9447250 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9447250----T:  9449855 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9447250----T:  9449855 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9449855----T:  9452460 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9449855----T:  9452460 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9452460----T:  9455065 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9452460----T:  9455065 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9455065----T:  9457670 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9455065----T:  9457670 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9457670----T:  9460275 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9457670----T:  9460275 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9460275----T:  9462880 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9460275----T:  9462880 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9462880----T:  9465485 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9462880----T:  9465485 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9465485----T:  9468090 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9465485----T:  9468090 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9468090----T:  9470695 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9468090----T:  9470695 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9470695----T:  9473300 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9470695----T:  9473300 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9473300----T:  9475905 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9473300----T:  9475905 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9475905----T:  9478510 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9475905----T:  9478510 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9478510----T:  9481115 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9478510----T:  9481115 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9481115----T:  9483720 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9481115----T:  9483720 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9483720----T:  9486325 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9483720----T:  9486325 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9486325----T:  9488930 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9486325----T:  9488930 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9488930----T:  9491535 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9488930----T:  9491535 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9491535----T:  9494140 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9491535----T:  9494140 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9494140----T:  9496745 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9494140----T:  9496745 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9496745----T:  9499350 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9496745----T:  9499350 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9499350----T:  9501955 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9499350----T:  9501955 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9501955----T:  9504560 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9501955----T:  9504560 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9504560----T:  9507165 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9504560----T:  9507165 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9507165----T:  9509770 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9507165----T:  9509770 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9509770----T:  9512375 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9509770----T:  9512375 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9512375----T:  9514980 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9512375----T:  9514980 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9514980----T:  9517585 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9514980----T:  9517585 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9517585----T:  9520190 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9517585----T:  9520190 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9520190----T:  9522795 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9520190----T:  9522795 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9522795----T:  9525400 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9522795----T:  9525400 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9525400----T:  9528005 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9525400----T:  9528005 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9528005----T:  9530610 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9528005----T:  9530610 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9530610----T:  9533215 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9530610----T:  9533215 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9533215----T:  9535820 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9533215----T:  9535820 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9535820----T:  9538425 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9535820----T:  9538425 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9538425----T:  9541030 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9538425----T:  9541030 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9541030----T:  9543635 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9541030----T:  9543635 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9543635----T:  9546240 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9543635----T:  9546240 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9546240----T:  9548845 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9546240----T:  9548845 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9548845----T:  9551450 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9548845----T:  9551450 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9551450----T:  9554055 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9551450----T:  9554055 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9554055----T:  9556660 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9554055----T:  9556660 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9556660----T:  9559265 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9556660----T:  9559265 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9559265----T:  9561870 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9559265----T:  9561870 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9561870----T:  9564475 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9561870----T:  9564475 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9564475----T:  9567080 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9564475----T:  9567080 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9567080----T:  9569685 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9567080----T:  9569685 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9569685----T:  9572290 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9569685----T:  9572290 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9572290----T:  9574895 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9572290----T:  9574895 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9574895----T:  9577500 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9574895----T:  9577500 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9577500----T:  9580105 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9577500----T:  9580105 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9580105----T:  9582710 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9580105----T:  9582710 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9582710----T:  9585315 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9582710----T:  9585315 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9585315----T:  9587920 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9585315----T:  9587920 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9587920----T:  9590525 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9587920----T:  9590525 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9590525----T:  9593130 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9590525----T:  9593130 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9593130----T:  9595735 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9593130----T:  9595735 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9595735----T:  9598340 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9595735----T:  9598340 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9598340----T:  9600945 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9598340----T:  9600945 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9600945----T:  9603550 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9600945----T:  9603550 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9603550----T:  9606155 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9603550----T:  9606155 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9606155----T:  9608760 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9606155----T:  9608760 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9608760----T:  9611365 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9608760----T:  9611365 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9611365----T:  9613970 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9611365----T:  9613970 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9613970----T:  9616575 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9613970----T:  9616575 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9616575----T:  9619180 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9616575----T:  9619180 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9619180----T:  9621785 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9619180----T:  9621785 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9621785----T:  9624390 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9621785----T:  9624390 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9624390----T:  9626995 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9624390----T:  9626995 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9626995----T:  9629600 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9626995----T:  9629600 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9629600----T:  9632205 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9629600----T:  9632205 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9632205----T:  9634810 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9632205----T:  9634810 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9634810----T:  9637415 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9634810----T:  9637415 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9637415----T:  9640020 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9637415----T:  9640020 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9640020----T:  9642625 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9640020----T:  9642625 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9642625----T:  9645230 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9642625----T:  9645230 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9645230----T:  9647835 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9645230----T:  9647835 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9647835----T:  9650440 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9647835----T:  9650440 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9650440----T:  9653045 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9650440----T:  9653045 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9653045----T:  9655650 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9653045----T:  9655650 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9655650----T:  9658255 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9655650----T:  9658255 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9658255----T:  9660860 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9658255----T:  9660860 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9660860----T:  9663465 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9660860----T:  9663465 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9663465----T:  9666070 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9663465----T:  9666070 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9666070----T:  9668675 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9666070----T:  9668675 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9668675----T:  9671280 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9668675----T:  9671280 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9671280----T:  9673885 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9671280----T:  9673885 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9673885----T:  9676490 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9673885----T:  9676490 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9676490----T:  9679095 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9676490----T:  9679095 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9679095----T:  9681700 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9679095----T:  9681700 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9681700----T:  9684305 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9681700----T:  9684305 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9684305----T:  9686910 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9684305----T:  9686910 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9686910----T:  9689515 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9686910----T:  9689515 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9689515----T:  9692120 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9689515----T:  9692120 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9692120----T:  9694725 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9692120----T:  9694725 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9694725----T:  9697330 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9694725----T:  9697330 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9697330----T:  9699935 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9697330----T:  9699935 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9699935----T:  9702540 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9699935----T:  9702540 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9702540----T:  9705145 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9702540----T:  9705145 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9705145----T:  9707750 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9705145----T:  9707750 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9707750----T:  9710355 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9707750----T:  9710355 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9710355----T:  9712960 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9710355----T:  9712960 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9712960----T:  9715565 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9712960----T:  9715565 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9715565----T:  9718170 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9715565----T:  9718170 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9718170----T:  9720775 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9718170----T:  9720775 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9720775----T:  9723380 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9720775----T:  9723380 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9723380----T:  9725985 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9723380----T:  9725985 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9725985----T:  9728590 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9725985----T:  9728590 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9728590----T:  9731195 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9728590----T:  9731195 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9731195----T:  9733800 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9731195----T:  9733800 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9733800----T:  9736405 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9733800----T:  9736405 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9736405----T:  9739010 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9736405----T:  9739010 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9739010----T:  9741615 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9739010----T:  9741615 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9741615----T:  9744220 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9741615----T:  9744220 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9744220----T:  9746825 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9744220----T:  9746825 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9746825----T:  9749430 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9746825----T:  9749430 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9749430----T:  9752035 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9749430----T:  9752035 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9752035----T:  9754640 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9752035----T:  9754640 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9754640----T:  9757245 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9754640----T:  9757245 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9757245----T:  9759850 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9757245----T:  9759850 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9759850----T:  9762455 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9759850----T:  9762455 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9762455----T:  9765060 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9762455----T:  9765060 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9765060----T:  9767665 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9765060----T:  9767665 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9767665----T:  9770270 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9767665----T:  9770270 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9770270----T:  9772875 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9770270----T:  9772875 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9772875----T:  9775480 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9772875----T:  9775480 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9775480----T:  9778085 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9775480----T:  9778085 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9778085----T:  9780690 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9778085----T:  9780690 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9780690----T:  9783295 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9780690----T:  9783295 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9783295----T:  9785900 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9783295----T:  9785900 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9785900----T:  9788505 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9785900----T:  9788505 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9788505----T:  9791110 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9788505----T:  9791110 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9791110----T:  9793715 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9791110----T:  9793715 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9793715----T:  9796320 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9793715----T:  9796320 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9796320----T:  9798925 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9796320----T:  9798925 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9798925----T:  9801530 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9798925----T:  9801530 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9801530----T:  9804135 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9801530----T:  9804135 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9804135----T:  9806740 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9804135----T:  9806740 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9806740----T:  9809345 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9806740----T:  9809345 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9809345----T:  9811950 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9809345----T:  9811950 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9811950----T:  9814555 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9811950----T:  9814555 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9814555----T:  9817160 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9814555----T:  9817160 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9817160----T:  9819765 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9817160----T:  9819765 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9819765----T:  9822370 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9819765----T:  9822370 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9822370----T:  9824975 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9822370----T:  9824975 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9824975----T:  9827580 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9824975----T:  9827580 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9827580----T:  9830185 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9827580----T:  9830185 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9830185----T:  9832790 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9830185----T:  9832790 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9832790----T:  9835395 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9832790----T:  9835395 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9835395----T:  9838000 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9835395----T:  9838000 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9838000----T:  9840605 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9838000----T:  9840605 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9840605----T:  9843210 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9840605----T:  9843210 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9843210----T:  9845815 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9843210----T:  9845815 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9845815----T:  9848420 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9845815----T:  9848420 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9848420----T:  9851025 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9848420----T:  9851025 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9851025----T:  9853630 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9851025----T:  9853630 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9853630----T:  9856235 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9853630----T:  9856235 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9856235----T:  9858840 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9856235----T:  9858840 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9858840----T:  9861445 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9858840----T:  9861445 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9861445----T:  9864050 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9861445----T:  9864050 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9864050----T:  9866655 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9864050----T:  9866655 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9866655----T:  9869260 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9866655----T:  9869260 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9869260----T:  9871865 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9869260----T:  9871865 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9871865----T:  9874470 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9871865----T:  9874470 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9874470----T:  9877075 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9874470----T:  9877075 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9877075----T:  9879680 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9877075----T:  9879680 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9879680----T:  9882285 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9879680----T:  9882285 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9882285----T:  9884890 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9882285----T:  9884890 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9884890----T:  9887495 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9884890----T:  9887495 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9887495----T:  9890100 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9887495----T:  9890100 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9890100----T:  9892705 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9890100----T:  9892705 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9892705----T:  9895310 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9892705----T:  9895310 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9895310----T:  9897915 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9895310----T:  9897915 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9897915----T:  9900520 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9897915----T:  9900520 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9900520----T:  9903125 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9900520----T:  9903125 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9903125----T:  9905730 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9903125----T:  9905730 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9905730----T:  9908335 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9905730----T:  9908335 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9908335----T:  9910940 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9908335----T:  9910940 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9910940----T:  9913545 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9910940----T:  9913545 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9913545----T:  9916150 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9913545----T:  9916150 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9916150----T:  9918755 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9916150----T:  9918755 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9918755----T:  9921360 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9918755----T:  9921360 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9921360----T:  9923965 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9921360----T:  9923965 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9923965----T:  9926570 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9923965----T:  9926570 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9926570----T:  9929175 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9926570----T:  9929175 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9929175----T:  9931780 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9929175----T:  9931780 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9931780----T:  9934385 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9931780----T:  9934385 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9934385----T:  9936990 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9934385----T:  9936990 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9936990----T:  9939595 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9936990----T:  9939595 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9939595----T:  9942200 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9939595----T:  9942200 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9942200----T:  9944805 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9942200----T:  9944805 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9944805----T:  9947410 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9944805----T:  9947410 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9947410----T:  9950015 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9947410----T:  9950015 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9950015----T:  9952620 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9950015----T:  9952620 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9952620----T:  9955225 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9952620----T:  9955225 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9955225----T:  9957830 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9955225----T:  9957830 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9957830----T:  9960435 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9957830----T:  9960435 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9960435----T:  9963040 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9960435----T:  9963040 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9963040----T:  9965645 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9963040----T:  9965645 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9965645----T:  9968250 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9965645----T:  9968250 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9968250----T:  9970855 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9968250----T:  9970855 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9970855----T:  9973460 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9970855----T:  9973460 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9973461----T:  9976066 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9973461----T:  9976066 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10205762----T: 10254770 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(33.091156)
F: 10206390----T: 10208995 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10206390----T: 10208995 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10208995----T: 10211600 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10208995----T: 10211600 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10211600----T: 10214205 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10211600----T: 10214205 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10214205----T: 10216810 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10214205----T: 10216810 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10216810----T: 10219415 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10216810----T: 10219415 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10219415----T: 10222020 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10219415----T: 10222020 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10222020----T: 10224625 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10222020----T: 10224625 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10224625----T: 10227230 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10224625----T: 10227230 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10227230----T: 10229835 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10227230----T: 10229835 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10229835----T: 10232440 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10229835----T: 10232440 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10232440----T: 10235045 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10232440----T: 10235045 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10235045----T: 10237650 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10235045----T: 10237650 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10237650----T: 10240255 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10237650----T: 10240255 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10240256----T: 10242861 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10240256----T: 10242861 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10254770----T: 10257305 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10257306----T: 10259841 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10481992----T: 13402212 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(1971.789307)
F: 10482532----T: 10485137 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10482532----T: 10485137 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10485137----T: 10487742 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10485137----T: 10487742 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10487742----T: 10490347 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10487742----T: 10490347 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10490347----T: 10492952 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10490347----T: 10492952 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10492952----T: 10495557 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10492952----T: 10495557 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10495557----T: 10498162 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10495557----T: 10498162 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10498162----T: 10500767 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10498162----T: 10500767 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10500767----T: 10503372 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10500767----T: 10503372 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10503372----T: 10505977 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10503372----T: 10505977 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10505977----T: 10508582 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10505977----T: 10508582 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10508582----T: 10511187 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10508582----T: 10511187 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10511187----T: 10513792 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10511187----T: 10513792 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10513792----T: 10516397 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10513792----T: 10516397 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10516397----T: 10519002 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10516397----T: 10519002 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10519002----T: 10521607 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10519002----T: 10521607 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10521607----T: 10524212 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10521607----T: 10524212 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10524212----T: 10526817 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10524212----T: 10526817 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10526817----T: 10529422 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10526817----T: 10529422 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10529422----T: 10532027 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10529422----T: 10532027 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10532027----T: 10534632 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10532027----T: 10534632 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10534632----T: 10537237 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10534632----T: 10537237 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10537237----T: 10539842 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10537237----T: 10539842 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10539842----T: 10542447 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10539842----T: 10542447 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10542447----T: 10545052 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10542447----T: 10545052 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10545052----T: 10547657 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10545052----T: 10547657 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10547657----T: 10550262 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10547657----T: 10550262 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10550262----T: 10552867 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10550262----T: 10552867 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10552867----T: 10555472 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10552867----T: 10555472 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10555472----T: 10558077 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10555472----T: 10558077 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10558077----T: 10560682 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10558077----T: 10560682 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10560682----T: 10563287 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10560682----T: 10563287 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10563287----T: 10565892 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10563287----T: 10565892 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10565892----T: 10568497 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10565892----T: 10568497 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10568497----T: 10571102 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10568497----T: 10571102 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10571102----T: 10573707 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10571102----T: 10573707 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10573707----T: 10576312 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10573707----T: 10576312 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10576312----T: 10578917 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10576312----T: 10578917 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10578917----T: 10581522 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10578917----T: 10581522 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10581522----T: 10584127 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10581522----T: 10584127 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10584127----T: 10586732 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10584127----T: 10586732 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10586732----T: 10589337 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10586732----T: 10589337 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10589337----T: 10591942 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10589337----T: 10591942 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10591942----T: 10594547 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10591942----T: 10594547 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10594547----T: 10597152 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10594547----T: 10597152 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10597152----T: 10599757 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10597152----T: 10599757 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10599757----T: 10602362 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10599757----T: 10602362 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10602362----T: 10604967 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10602362----T: 10604967 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10604967----T: 10607572 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10604967----T: 10607572 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10607572----T: 10610177 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10607572----T: 10610177 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10610177----T: 10612782 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10610177----T: 10612782 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10612782----T: 10615387 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10612782----T: 10615387 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10615387----T: 10617992 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10615387----T: 10617992 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10617992----T: 10620597 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10617992----T: 10620597 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10620597----T: 10623202 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10620597----T: 10623202 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10623202----T: 10625807 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10623202----T: 10625807 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10625807----T: 10628412 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10625807----T: 10628412 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10628412----T: 10631017 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10628412----T: 10631017 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10631017----T: 10633622 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10631017----T: 10633622 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10633622----T: 10636227 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10633622----T: 10636227 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10636227----T: 10638832 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10636227----T: 10638832 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10638832----T: 10641437 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10638832----T: 10641437 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10641437----T: 10644042 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10641437----T: 10644042 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10644042----T: 10646647 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10644042----T: 10646647 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10646647----T: 10649252 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10646647----T: 10649252 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10649252----T: 10651857 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10649252----T: 10651857 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10651857----T: 10654462 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10651857----T: 10654462 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10654462----T: 10657067 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10654462----T: 10657067 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10657067----T: 10659672 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10657067----T: 10659672 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10659672----T: 10662277 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10659672----T: 10662277 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10662277----T: 10664882 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10662277----T: 10664882 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10664882----T: 10667487 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10664882----T: 10667487 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10667487----T: 10670092 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10667487----T: 10670092 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10670092----T: 10672697 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10670092----T: 10672697 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10672697----T: 10675302 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10672697----T: 10675302 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10675302----T: 10677907 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10675302----T: 10677907 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10677907----T: 10680512 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10677907----T: 10680512 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10680512----T: 10683117 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10680512----T: 10683117 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10683117----T: 10685722 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10683117----T: 10685722 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10685722----T: 10688327 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10685722----T: 10688327 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10688327----T: 10690932 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10688327----T: 10690932 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10690932----T: 10693537 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10690932----T: 10693537 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10693537----T: 10696142 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10693537----T: 10696142 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10696142----T: 10698747 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10696142----T: 10698747 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10698747----T: 10701352 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10698747----T: 10701352 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10701352----T: 10703957 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10701352----T: 10703957 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10703957----T: 10706562 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10703957----T: 10706562 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10706562----T: 10709167 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10706562----T: 10709167 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10709167----T: 10711772 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10709167----T: 10711772 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10711772----T: 10714377 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10711772----T: 10714377 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10714377----T: 10716982 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10714377----T: 10716982 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10716982----T: 10719587 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10716982----T: 10719587 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10719587----T: 10722192 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10719587----T: 10722192 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10722192----T: 10724797 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10722192----T: 10724797 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10724797----T: 10727402 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10724797----T: 10727402 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10727402----T: 10730007 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10727402----T: 10730007 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10730007----T: 10732612 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10730007----T: 10732612 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10732612----T: 10735217 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10732612----T: 10735217 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10735217----T: 10737822 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10735217----T: 10737822 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10737822----T: 10740427 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10737822----T: 10740427 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10740427----T: 10743032 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10740427----T: 10743032 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10743032----T: 10745637 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10743032----T: 10745637 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10745637----T: 10748242 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10745637----T: 10748242 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10748242----T: 10750847 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10748242----T: 10750847 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10750847----T: 10753452 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10750847----T: 10753452 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10753452----T: 10756057 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10753452----T: 10756057 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10756057----T: 10758662 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10756057----T: 10758662 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10758662----T: 10761267 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10758662----T: 10761267 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10761267----T: 10763872 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10761267----T: 10763872 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10763872----T: 10766477 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10763872----T: 10766477 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10766477----T: 10769082 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10766477----T: 10769082 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10769082----T: 10771687 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10769082----T: 10771687 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10771687----T: 10774292 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10771687----T: 10774292 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10774292----T: 10776897 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10774292----T: 10776897 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10776897----T: 10779502 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10776897----T: 10779502 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10779502----T: 10782107 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10779502----T: 10782107 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10782107----T: 10784712 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10782107----T: 10784712 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10784712----T: 10787317 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10784712----T: 10787317 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10787317----T: 10789922 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10787317----T: 10789922 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10789922----T: 10792527 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10789922----T: 10792527 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10792527----T: 10795132 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10792527----T: 10795132 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10795132----T: 10797737 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10795132----T: 10797737 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10797737----T: 10800342 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10797737----T: 10800342 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10800342----T: 10802947 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10800342----T: 10802947 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10802947----T: 10805552 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10802947----T: 10805552 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10805552----T: 10808157 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10805552----T: 10808157 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10808157----T: 10810762 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10808157----T: 10810762 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10810762----T: 10813367 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10810762----T: 10813367 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10813367----T: 10815972 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10813367----T: 10815972 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10815972----T: 10818577 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10815972----T: 10818577 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10818577----T: 10821182 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10818577----T: 10821182 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10821182----T: 10823787 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10821182----T: 10823787 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10823787----T: 10826392 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10823787----T: 10826392 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10826392----T: 10828997 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10826392----T: 10828997 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10828997----T: 10831602 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10828997----T: 10831602 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10831602----T: 10834207 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10831602----T: 10834207 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10834207----T: 10836812 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10834207----T: 10836812 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10836812----T: 10839417 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10836812----T: 10839417 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10839417----T: 10842022 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10839417----T: 10842022 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10842022----T: 10844627 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10842022----T: 10844627 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10844627----T: 10847232 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10844627----T: 10847232 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10847232----T: 10849837 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10847232----T: 10849837 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10849837----T: 10852442 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10849837----T: 10852442 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10852442----T: 10855047 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10852442----T: 10855047 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10855047----T: 10857652 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10855047----T: 10857652 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10857652----T: 10860257 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10857652----T: 10860257 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10860257----T: 10862862 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10860257----T: 10862862 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10862862----T: 10865467 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10862862----T: 10865467 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10865467----T: 10868072 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10865467----T: 10868072 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10868072----T: 10870677 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10868072----T: 10870677 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10870677----T: 10873282 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10870677----T: 10873282 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10873282----T: 10875887 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10873282----T: 10875887 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10875887----T: 10878492 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10875887----T: 10878492 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10878492----T: 10881097 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10878492----T: 10881097 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10881097----T: 10883702 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10881097----T: 10883702 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10883702----T: 10886307 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10883702----T: 10886307 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10886307----T: 10888912 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10886307----T: 10888912 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10888912----T: 10891517 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10888912----T: 10891517 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10891517----T: 10894122 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10891517----T: 10894122 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10894122----T: 10896727 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10894122----T: 10896727 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10896727----T: 10899332 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10896727----T: 10899332 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10899332----T: 10901937 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10899332----T: 10901937 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10901937----T: 10904542 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10901937----T: 10904542 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10904542----T: 10907147 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10904542----T: 10907147 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10907147----T: 10909752 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10907147----T: 10909752 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10909752----T: 10912357 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10909752----T: 10912357 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10912357----T: 10914962 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10912357----T: 10914962 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10914962----T: 10917567 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10914962----T: 10917567 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10917567----T: 10920172 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10917567----T: 10920172 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10920172----T: 10922777 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10920172----T: 10922777 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10922777----T: 10925382 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10922777----T: 10925382 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10925382----T: 10927987 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10925382----T: 10927987 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10927987----T: 10930592 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10927987----T: 10930592 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10930592----T: 10933197 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10930592----T: 10933197 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10933197----T: 10935802 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10933197----T: 10935802 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10935802----T: 10938407 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10935802----T: 10938407 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10938407----T: 10941012 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10938407----T: 10941012 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10941012----T: 10943617 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10941012----T: 10943617 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10943617----T: 10946222 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10943617----T: 10946222 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10946222----T: 10948827 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10946222----T: 10948827 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10948827----T: 10951432 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10948827----T: 10951432 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10951432----T: 10954037 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10951432----T: 10954037 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10954037----T: 10956642 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10954037----T: 10956642 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10956642----T: 10959247 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10956642----T: 10959247 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10959247----T: 10961852 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10959247----T: 10961852 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10961852----T: 10964457 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10961852----T: 10964457 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10964457----T: 10967062 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10964457----T: 10967062 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10967062----T: 10969667 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10967062----T: 10969667 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10969667----T: 10972272 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10969667----T: 10972272 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10972272----T: 10974877 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10972272----T: 10974877 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10974877----T: 10977482 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10974877----T: 10977482 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10977482----T: 10980087 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10977482----T: 10980087 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10980087----T: 10982692 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10980087----T: 10982692 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10982692----T: 10985297 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10982692----T: 10985297 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10985297----T: 10987902 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10985297----T: 10987902 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10987902----T: 10990507 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10987902----T: 10990507 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10990507----T: 10993112 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10990507----T: 10993112 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10993112----T: 10995717 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10993112----T: 10995717 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10995717----T: 10998322 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10995717----T: 10998322 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10998322----T: 11000927 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10998322----T: 11000927 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11000927----T: 11003532 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11000927----T: 11003532 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11003532----T: 11006137 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11003532----T: 11006137 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11006137----T: 11008742 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11006137----T: 11008742 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11008742----T: 11011347 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11008742----T: 11011347 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11011347----T: 11013952 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11011347----T: 11013952 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11013952----T: 11016557 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11013952----T: 11016557 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11016557----T: 11019162 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11016557----T: 11019162 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11019162----T: 11021767 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11019162----T: 11021767 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11021767----T: 11024372 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11021767----T: 11024372 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11024372----T: 11026977 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11024372----T: 11026977 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11026977----T: 11029582 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11026977----T: 11029582 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11029582----T: 11032187 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11029582----T: 11032187 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11032187----T: 11034792 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11032187----T: 11034792 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11034792----T: 11037397 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11034792----T: 11037397 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11037397----T: 11040002 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11037397----T: 11040002 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11040002----T: 11042607 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11040002----T: 11042607 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11042607----T: 11045212 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11042607----T: 11045212 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11045212----T: 11047817 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11045212----T: 11047817 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11047817----T: 11050422 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11047817----T: 11050422 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11050422----T: 11053027 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11050422----T: 11053027 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11053027----T: 11055632 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11053027----T: 11055632 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11055632----T: 11058237 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11055632----T: 11058237 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11058237----T: 11060842 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11058237----T: 11060842 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11060843----T: 11063448 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11060843----T: 11063448 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11063989----T: 11066594 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11063989----T: 11066594 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11066594----T: 11069199 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11066594----T: 11069199 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11069199----T: 11071804 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11069199----T: 11071804 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11071804----T: 11074409 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11071804----T: 11074409 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11074409----T: 11077014 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11074409----T: 11077014 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11077014----T: 11079619 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11077014----T: 11079619 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11079619----T: 11082224 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11079619----T: 11082224 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11082224----T: 11084829 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11082224----T: 11084829 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11084829----T: 11087434 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11084829----T: 11087434 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11087434----T: 11090039 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11087434----T: 11090039 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11090039----T: 11092644 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11090039----T: 11092644 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11092644----T: 11095249 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11092644----T: 11095249 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11095249----T: 11097854 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11095249----T: 11097854 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11097854----T: 11100459 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11097854----T: 11100459 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11100459----T: 11103064 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11100459----T: 11103064 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11103064----T: 11105669 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11103064----T: 11105669 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11105669----T: 11108274 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11105669----T: 11108274 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11108274----T: 11110879 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11108274----T: 11110879 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11110879----T: 11113484 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11110879----T: 11113484 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11113484----T: 11116089 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11113484----T: 11116089 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11116089----T: 11118694 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11116089----T: 11118694 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11118694----T: 11121299 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11118694----T: 11121299 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11121299----T: 11123904 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11121299----T: 11123904 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11123904----T: 11126509 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11123904----T: 11126509 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11126509----T: 11129114 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11126509----T: 11129114 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11129114----T: 11131719 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11129114----T: 11131719 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11131719----T: 11134324 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11131719----T: 11134324 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11134324----T: 11136929 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11134324----T: 11136929 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11136929----T: 11139534 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11136929----T: 11139534 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11139534----T: 11142139 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11139534----T: 11142139 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11142139----T: 11144744 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11142139----T: 11144744 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11144744----T: 11147349 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11144744----T: 11147349 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11147349----T: 11149954 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11147349----T: 11149954 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11149954----T: 11152559 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11149954----T: 11152559 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11152559----T: 11155164 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11152559----T: 11155164 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11155164----T: 11157769 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11155164----T: 11157769 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11157769----T: 11160374 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11157769----T: 11160374 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11160374----T: 11162979 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11160374----T: 11162979 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11162979----T: 11165584 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11162979----T: 11165584 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11165584----T: 11168189 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11165584----T: 11168189 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11168189----T: 11170794 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11168189----T: 11170794 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11170794----T: 11173399 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11170794----T: 11173399 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11173399----T: 11176004 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11173399----T: 11176004 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11176004----T: 11178609 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11176004----T: 11178609 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11178609----T: 11181214 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11178609----T: 11181214 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11181214----T: 11183819 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11181214----T: 11183819 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11183819----T: 11186424 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11183819----T: 11186424 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11186424----T: 11189029 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11186424----T: 11189029 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11189029----T: 11191634 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11189029----T: 11191634 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11191634----T: 11194239 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11191634----T: 11194239 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11194239----T: 11196844 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11194239----T: 11196844 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11196844----T: 11199449 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11196844----T: 11199449 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11199449----T: 11202054 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11199449----T: 11202054 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11202054----T: 11204659 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11202054----T: 11204659 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11204659----T: 11207264 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11204659----T: 11207264 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11207264----T: 11209869 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11207264----T: 11209869 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11209869----T: 11212474 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11209869----T: 11212474 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11212474----T: 11215079 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11212474----T: 11215079 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11215079----T: 11217684 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11215079----T: 11217684 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11217684----T: 11220289 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11217684----T: 11220289 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11220289----T: 11222894 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11220289----T: 11222894 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11222894----T: 11225499 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11222894----T: 11225499 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11225499----T: 11228104 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11225499----T: 11228104 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11228104----T: 11230709 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11228104----T: 11230709 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11230709----T: 11233314 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11230709----T: 11233314 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11233314----T: 11235919 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11233314----T: 11235919 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11235919----T: 11238524 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11235919----T: 11238524 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11238524----T: 11241129 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11238524----T: 11241129 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11241129----T: 11243734 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11241129----T: 11243734 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11243734----T: 11246339 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11243734----T: 11246339 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11246339----T: 11248944 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11246339----T: 11248944 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11248944----T: 11251549 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11248944----T: 11251549 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11251549----T: 11254154 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11251549----T: 11254154 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11254154----T: 11256759 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11254154----T: 11256759 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11256759----T: 11259364 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11256759----T: 11259364 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11259364----T: 11261969 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11259364----T: 11261969 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11261969----T: 11264574 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11261969----T: 11264574 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11264574----T: 11267179 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11264574----T: 11267179 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11267179----T: 11269784 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11267179----T: 11269784 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11269784----T: 11272389 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11269784----T: 11272389 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11272389----T: 11274994 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11272389----T: 11274994 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11274994----T: 11277599 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11274994----T: 11277599 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11277599----T: 11280204 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11277599----T: 11280204 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11280204----T: 11282809 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11280204----T: 11282809 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11282809----T: 11285414 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11282809----T: 11285414 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11285414----T: 11288019 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11285414----T: 11288019 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11288019----T: 11290624 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11288019----T: 11290624 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11290624----T: 11293229 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11290624----T: 11293229 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11293229----T: 11295834 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11293229----T: 11295834 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11295834----T: 11298439 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11295834----T: 11298439 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11298439----T: 11301044 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11298439----T: 11301044 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11301044----T: 11303649 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11301044----T: 11303649 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11303649----T: 11306254 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11303649----T: 11306254 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11306254----T: 11308859 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11306254----T: 11308859 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11308859----T: 11311464 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11308859----T: 11311464 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11311464----T: 11314069 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11311464----T: 11314069 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11314069----T: 11316674 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11314069----T: 11316674 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11316674----T: 11319279 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11316674----T: 11319279 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11319279----T: 11321884 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11319279----T: 11321884 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11321884----T: 11324489 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11321884----T: 11324489 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11324489----T: 11327094 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11324489----T: 11327094 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11327094----T: 11329699 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11327094----T: 11329699 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11329699----T: 11332304 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11329699----T: 11332304 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11332304----T: 11334909 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11332304----T: 11334909 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11334909----T: 11337514 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11334909----T: 11337514 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11337514----T: 11340119 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11337514----T: 11340119 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11340119----T: 11342724 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11340119----T: 11342724 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11342724----T: 11345329 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11342724----T: 11345329 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11345329----T: 11347934 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11345329----T: 11347934 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11347934----T: 11350539 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11347934----T: 11350539 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11350539----T: 11353144 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11350539----T: 11353144 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11353144----T: 11355749 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11353144----T: 11355749 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11355749----T: 11358354 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11355749----T: 11358354 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11358354----T: 11360959 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11358354----T: 11360959 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11360959----T: 11363564 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11360959----T: 11363564 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11363564----T: 11366169 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11363564----T: 11366169 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11366169----T: 11368774 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11366169----T: 11368774 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11368774----T: 11371379 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11368774----T: 11371379 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11371379----T: 11373984 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11371379----T: 11373984 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11373984----T: 11376589 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11373984----T: 11376589 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11376589----T: 11379194 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11376589----T: 11379194 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11379194----T: 11381799 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11379194----T: 11381799 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11381799----T: 11384404 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11381799----T: 11384404 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11384404----T: 11387009 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11384404----T: 11387009 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11387009----T: 11389614 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11387009----T: 11389614 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11389614----T: 11392219 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11389614----T: 11392219 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11392219----T: 11394824 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11392219----T: 11394824 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11394824----T: 11397429 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11394824----T: 11397429 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11397429----T: 11400034 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11397429----T: 11400034 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11400034----T: 11402639 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11400034----T: 11402639 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11402639----T: 11405244 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11402639----T: 11405244 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11405244----T: 11407849 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11405244----T: 11407849 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11407849----T: 11410454 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11407849----T: 11410454 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11410454----T: 11413059 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11410454----T: 11413059 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11413059----T: 11415664 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11413059----T: 11415664 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11415664----T: 11418269 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11415664----T: 11418269 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11418269----T: 11420874 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11418269----T: 11420874 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11420874----T: 11423479 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11420874----T: 11423479 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11423479----T: 11426084 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11423479----T: 11426084 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11426084----T: 11428689 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11426084----T: 11428689 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11428689----T: 11431294 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11428689----T: 11431294 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11431294----T: 11433899 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11431294----T: 11433899 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11433899----T: 11436504 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11433899----T: 11436504 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11436504----T: 11439109 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11436504----T: 11439109 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11439109----T: 11441714 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11439109----T: 11441714 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11441714----T: 11444319 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11441714----T: 11444319 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11444319----T: 11446924 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11444319----T: 11446924 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11446924----T: 11449529 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11446924----T: 11449529 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11449529----T: 11452134 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11449529----T: 11452134 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11452134----T: 11454739 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11452134----T: 11454739 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11454739----T: 11457344 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11454739----T: 11457344 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11457344----T: 11459949 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11457344----T: 11459949 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11459949----T: 11462554 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11459949----T: 11462554 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11462554----T: 11465159 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11462554----T: 11465159 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11465159----T: 11467764 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11465159----T: 11467764 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11467764----T: 11470369 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11467764----T: 11470369 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11470369----T: 11472974 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11470369----T: 11472974 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11472974----T: 11475579 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11472974----T: 11475579 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11475579----T: 11478184 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11475579----T: 11478184 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11478184----T: 11480789 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11478184----T: 11480789 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11480789----T: 11483394 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11480789----T: 11483394 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11483394----T: 11485999 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11483394----T: 11485999 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11485999----T: 11488604 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11485999----T: 11488604 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11488604----T: 11491209 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11488604----T: 11491209 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11491209----T: 11493814 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11491209----T: 11493814 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11493814----T: 11496419 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11493814----T: 11496419 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11496419----T: 11499024 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11496419----T: 11499024 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11499024----T: 11501629 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11499024----T: 11501629 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11501629----T: 11504234 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11501629----T: 11504234 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11504234----T: 11506839 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11504234----T: 11506839 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11506839----T: 11509444 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11506839----T: 11509444 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11509444----T: 11512049 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11509444----T: 11512049 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11512049----T: 11514654 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11512049----T: 11514654 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11514654----T: 11517259 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11514654----T: 11517259 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11517259----T: 11519864 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11517259----T: 11519864 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11519864----T: 11522469 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11519864----T: 11522469 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11522469----T: 11525074 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11522469----T: 11525074 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11525074----T: 11527679 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11525074----T: 11527679 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11527679----T: 11530284 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11527679----T: 11530284 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11530284----T: 11532889 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11530284----T: 11532889 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11532889----T: 11535494 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11532889----T: 11535494 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11535494----T: 11538099 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11535494----T: 11538099 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11538099----T: 11540704 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11538099----T: 11540704 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11540704----T: 11543309 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11540704----T: 11543309 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11543309----T: 11545914 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11543309----T: 11545914 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11545914----T: 11548519 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11545914----T: 11548519 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11548519----T: 11551124 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11548519----T: 11551124 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11551124----T: 11553729 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11551124----T: 11553729 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11553729----T: 11556334 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11553729----T: 11556334 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11556334----T: 11558939 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11556334----T: 11558939 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11558939----T: 11561544 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11558939----T: 11561544 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11561544----T: 11564149 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11561544----T: 11564149 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11564149----T: 11566754 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11564149----T: 11566754 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11566754----T: 11569359 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11566754----T: 11569359 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11569359----T: 11571964 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11569359----T: 11571964 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11571964----T: 11574569 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11571964----T: 11574569 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11574569----T: 11577174 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11574569----T: 11577174 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11577174----T: 11579779 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11577174----T: 11579779 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11579779----T: 11582384 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11579779----T: 11582384 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11582384----T: 11584989 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11582384----T: 11584989 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11584989----T: 11587594 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11584989----T: 11587594 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11587594----T: 11590199 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11587594----T: 11590199 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11590199----T: 11592804 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11590199----T: 11592804 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11592804----T: 11595409 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11592804----T: 11595409 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11595409----T: 11598014 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11595409----T: 11598014 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11598014----T: 11600619 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11598014----T: 11600619 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11600619----T: 11603224 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11600619----T: 11603224 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11603224----T: 11605829 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11603224----T: 11605829 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11605829----T: 11608434 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11605829----T: 11608434 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11608434----T: 11611039 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11608434----T: 11611039 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11611039----T: 11613644 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11611039----T: 11613644 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11613644----T: 11616249 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11613644----T: 11616249 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11616249----T: 11618854 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11616249----T: 11618854 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11618854----T: 11621459 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11618854----T: 11621459 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11621459----T: 11624064 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11621459----T: 11624064 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11624064----T: 11626669 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11624064----T: 11626669 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11626669----T: 11629274 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11626669----T: 11629274 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11629274----T: 11631879 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11629274----T: 11631879 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11631879----T: 11634484 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11631879----T: 11634484 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11634484----T: 11637089 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11634484----T: 11637089 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11637089----T: 11639694 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11637089----T: 11639694 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11639694----T: 11642299 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11639694----T: 11642299 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11642300----T: 11644905 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11642300----T: 11644905 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11645477----T: 11648082 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11645477----T: 11648082 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11648082----T: 11650687 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11648082----T: 11650687 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11650687----T: 11653292 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11650687----T: 11653292 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11653292----T: 11655897 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11653292----T: 11655897 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11655897----T: 11658502 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11655897----T: 11658502 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11658502----T: 11661107 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11658502----T: 11661107 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11661107----T: 11663712 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11661107----T: 11663712 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11663712----T: 11666317 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11663712----T: 11666317 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11666317----T: 11668922 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11666317----T: 11668922 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11668922----T: 11671527 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11668922----T: 11671527 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11671527----T: 11674132 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11671527----T: 11674132 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11674132----T: 11676737 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11674132----T: 11676737 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11676737----T: 11679342 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11676737----T: 11679342 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11679342----T: 11681947 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11679342----T: 11681947 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11681947----T: 11684552 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11681947----T: 11684552 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11684552----T: 11687157 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11684552----T: 11687157 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11687157----T: 11689762 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11687157----T: 11689762 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11689762----T: 11692367 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11689762----T: 11692367 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11692367----T: 11694972 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11692367----T: 11694972 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11694972----T: 11697577 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11694972----T: 11697577 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11697577----T: 11700182 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11697577----T: 11700182 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11700182----T: 11702787 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11700182----T: 11702787 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11702787----T: 11705392 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11702787----T: 11705392 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11705392----T: 11707997 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11705392----T: 11707997 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11707997----T: 11710602 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11707997----T: 11710602 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11710602----T: 11713207 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11710602----T: 11713207 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11713207----T: 11715812 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11713207----T: 11715812 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11715812----T: 11718417 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11715812----T: 11718417 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11718417----T: 11721022 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11718417----T: 11721022 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11721022----T: 11723627 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11721022----T: 11723627 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11723627----T: 11726232 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11723627----T: 11726232 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11726232----T: 11728837 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11726232----T: 11728837 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11728837----T: 11731442 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11728837----T: 11731442 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11731442----T: 11734047 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11731442----T: 11734047 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11734047----T: 11736652 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11734047----T: 11736652 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11736652----T: 11739257 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11736652----T: 11739257 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11739257----T: 11741862 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11739257----T: 11741862 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11741862----T: 11744467 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11741862----T: 11744467 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11744467----T: 11747072 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11744467----T: 11747072 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11747072----T: 11749677 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11747072----T: 11749677 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11749677----T: 11752282 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11749677----T: 11752282 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11752282----T: 11754887 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11752282----T: 11754887 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11754887----T: 11757492 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11754887----T: 11757492 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11757492----T: 11760097 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11757492----T: 11760097 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11760097----T: 11762702 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11760097----T: 11762702 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11762702----T: 11765307 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11762702----T: 11765307 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11765307----T: 11767912 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11765307----T: 11767912 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11767912----T: 11770517 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11767912----T: 11770517 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11770517----T: 11773122 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11770517----T: 11773122 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11773122----T: 11775727 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11773122----T: 11775727 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11775727----T: 11778332 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11775727----T: 11778332 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11778332----T: 11780937 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11778332----T: 11780937 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11780937----T: 11783542 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11780937----T: 11783542 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11783542----T: 11786147 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11783542----T: 11786147 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11786147----T: 11788752 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11786147----T: 11788752 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11788752----T: 11791357 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11788752----T: 11791357 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11791357----T: 11793962 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11791357----T: 11793962 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11793962----T: 11796567 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11793962----T: 11796567 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11796567----T: 11799172 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11796567----T: 11799172 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11799172----T: 11801777 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11799172----T: 11801777 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11801777----T: 11804382 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11801777----T: 11804382 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11804382----T: 11806987 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11804382----T: 11806987 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11806987----T: 11809592 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11806987----T: 11809592 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11809592----T: 11812197 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11809592----T: 11812197 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11812197----T: 11814802 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11812197----T: 11814802 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11814802----T: 11817407 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11814802----T: 11817407 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11817407----T: 11820012 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11817407----T: 11820012 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11820012----T: 11822617 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11820012----T: 11822617 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11822617----T: 11825222 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11822617----T: 11825222 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11825222----T: 11827827 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11825222----T: 11827827 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11827827----T: 11830432 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11827827----T: 11830432 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11830432----T: 11833037 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11830432----T: 11833037 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11833037----T: 11835642 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11833037----T: 11835642 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11835642----T: 11838247 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11835642----T: 11838247 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11838247----T: 11840852 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11838247----T: 11840852 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11840852----T: 11843457 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11840852----T: 11843457 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11843457----T: 11846062 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11843457----T: 11846062 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11846062----T: 11848667 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11846062----T: 11848667 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11848667----T: 11851272 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11848667----T: 11851272 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11851272----T: 11853877 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11851272----T: 11853877 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11853877----T: 11856482 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11853877----T: 11856482 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11856482----T: 11859087 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11856482----T: 11859087 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11859087----T: 11861692 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11859087----T: 11861692 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11861692----T: 11864297 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11861692----T: 11864297 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11864297----T: 11866902 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11864297----T: 11866902 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11866902----T: 11869507 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11866902----T: 11869507 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11869507----T: 11872112 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11869507----T: 11872112 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11872112----T: 11874717 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11872112----T: 11874717 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11874717----T: 11877322 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11874717----T: 11877322 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11877322----T: 11879927 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11877322----T: 11879927 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11879927----T: 11882532 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11879927----T: 11882532 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11882532----T: 11885137 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11882532----T: 11885137 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11885137----T: 11887742 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11885137----T: 11887742 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11887742----T: 11890347 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11887742----T: 11890347 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11890347----T: 11892952 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11890347----T: 11892952 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11892952----T: 11895557 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11892952----T: 11895557 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11895557----T: 11898162 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11895557----T: 11898162 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11898162----T: 11900767 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11898162----T: 11900767 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11900767----T: 11903372 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11900767----T: 11903372 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11903372----T: 11905977 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11903372----T: 11905977 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11905977----T: 11908582 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11905977----T: 11908582 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11908582----T: 11911187 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11908582----T: 11911187 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11911187----T: 11913792 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11911187----T: 11913792 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11913792----T: 11916397 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11913792----T: 11916397 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11916397----T: 11919002 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11916397----T: 11919002 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11919002----T: 11921607 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11919002----T: 11921607 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11921607----T: 11924212 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11921607----T: 11924212 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11924212----T: 11926817 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11924212----T: 11926817 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11926817----T: 11929422 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11926817----T: 11929422 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11929422----T: 11932027 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11929422----T: 11932027 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11932027----T: 11934632 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11932027----T: 11934632 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11934632----T: 11937237 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11934632----T: 11937237 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11937237----T: 11939842 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11937237----T: 11939842 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11939842----T: 11942447 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11939842----T: 11942447 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11942447----T: 11945052 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11942447----T: 11945052 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11945052----T: 11947657 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11945052----T: 11947657 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11947657----T: 11950262 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11947657----T: 11950262 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11950262----T: 11952867 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11950262----T: 11952867 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11952867----T: 11955472 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11952867----T: 11955472 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11955472----T: 11958077 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11955472----T: 11958077 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11958077----T: 11960682 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11958077----T: 11960682 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11960682----T: 11963287 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11960682----T: 11963287 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11963287----T: 11965892 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11963287----T: 11965892 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11965892----T: 11968497 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11965892----T: 11968497 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11968497----T: 11971102 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11968497----T: 11971102 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11971102----T: 11973707 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11971102----T: 11973707 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11973707----T: 11976312 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11973707----T: 11976312 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11976312----T: 11978917 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11976312----T: 11978917 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11978917----T: 11981522 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11978917----T: 11981522 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11981522----T: 11984127 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11981522----T: 11984127 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11984127----T: 11986732 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11984127----T: 11986732 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11986732----T: 11989337 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11986732----T: 11989337 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11989337----T: 11991942 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11989337----T: 11991942 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11991942----T: 11994547 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11991942----T: 11994547 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11994547----T: 11997152 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11994547----T: 11997152 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11997152----T: 11999757 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11997152----T: 11999757 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11999757----T: 12002362 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11999757----T: 12002362 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12002362----T: 12004967 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12002362----T: 12004967 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12004967----T: 12007572 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12004967----T: 12007572 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12007572----T: 12010177 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12007572----T: 12010177 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12010177----T: 12012782 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12010177----T: 12012782 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12012782----T: 12015387 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12012782----T: 12015387 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12015387----T: 12017992 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12015387----T: 12017992 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12017992----T: 12020597 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12017992----T: 12020597 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12020597----T: 12023202 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12020597----T: 12023202 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12023202----T: 12025807 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12023202----T: 12025807 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12025807----T: 12028412 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12025807----T: 12028412 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12028412----T: 12031017 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12028412----T: 12031017 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12031017----T: 12033622 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12031017----T: 12033622 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12033622----T: 12036227 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12033622----T: 12036227 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12036227----T: 12038832 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12036227----T: 12038832 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12038832----T: 12041437 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12038832----T: 12041437 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12041437----T: 12044042 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12041437----T: 12044042 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12044042----T: 12046647 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12044042----T: 12046647 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12046647----T: 12049252 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12046647----T: 12049252 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12049252----T: 12051857 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12049252----T: 12051857 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12051857----T: 12054462 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12051857----T: 12054462 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12054462----T: 12057067 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12054462----T: 12057067 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12057067----T: 12059672 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12057067----T: 12059672 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12059672----T: 12062277 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12059672----T: 12062277 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12062277----T: 12064882 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12062277----T: 12064882 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12064882----T: 12067487 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12064882----T: 12067487 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12067487----T: 12070092 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12067487----T: 12070092 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12070092----T: 12072697 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12070092----T: 12072697 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12072697----T: 12075302 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12072697----T: 12075302 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12075302----T: 12077907 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12075302----T: 12077907 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12077907----T: 12080512 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12077907----T: 12080512 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12080512----T: 12083117 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12080512----T: 12083117 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12083117----T: 12085722 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12083117----T: 12085722 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12085722----T: 12088327 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12085722----T: 12088327 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12088327----T: 12090932 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12088327----T: 12090932 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12090932----T: 12093537 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12090932----T: 12093537 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12093537----T: 12096142 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12093537----T: 12096142 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12096142----T: 12098747 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12096142----T: 12098747 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12098747----T: 12101352 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12098747----T: 12101352 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12101352----T: 12103957 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12101352----T: 12103957 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12103957----T: 12106562 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12103957----T: 12106562 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12106562----T: 12109167 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12106562----T: 12109167 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12109167----T: 12111772 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12109167----T: 12111772 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12111772----T: 12114377 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12111772----T: 12114377 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12114377----T: 12116982 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12114377----T: 12116982 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12116982----T: 12119587 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12116982----T: 12119587 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12119587----T: 12122192 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12119587----T: 12122192 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12122192----T: 12124797 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12122192----T: 12124797 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12124797----T: 12127402 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12124797----T: 12127402 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12127402----T: 12130007 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12127402----T: 12130007 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12130007----T: 12132612 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12130007----T: 12132612 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12132612----T: 12135217 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12132612----T: 12135217 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12135217----T: 12137822 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12135217----T: 12137822 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12137822----T: 12140427 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12137822----T: 12140427 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12140427----T: 12143032 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12140427----T: 12143032 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12143032----T: 12145637 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12143032----T: 12145637 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12145637----T: 12148242 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12145637----T: 12148242 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12148242----T: 12150847 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12148242----T: 12150847 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12150847----T: 12153452 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12150847----T: 12153452 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12153452----T: 12156057 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12153452----T: 12156057 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12156057----T: 12158662 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12156057----T: 12158662 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12158662----T: 12161267 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12158662----T: 12161267 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12161267----T: 12163872 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12161267----T: 12163872 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12163872----T: 12166477 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12163872----T: 12166477 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12166477----T: 12169082 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12166477----T: 12169082 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12169082----T: 12171687 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12169082----T: 12171687 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12171687----T: 12174292 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12171687----T: 12174292 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12174292----T: 12176897 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12174292----T: 12176897 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12176897----T: 12179502 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12176897----T: 12179502 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12179502----T: 12182107 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12179502----T: 12182107 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12182107----T: 12184712 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12182107----T: 12184712 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12184712----T: 12187317 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12184712----T: 12187317 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12187317----T: 12189922 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12187317----T: 12189922 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12189922----T: 12192527 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12189922----T: 12192527 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12192527----T: 12195132 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12192527----T: 12195132 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12195132----T: 12197737 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12195132----T: 12197737 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12197737----T: 12200342 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12197737----T: 12200342 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12200342----T: 12202947 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12200342----T: 12202947 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12202947----T: 12205552 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12202947----T: 12205552 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12205552----T: 12208157 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12205552----T: 12208157 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12208157----T: 12210762 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12208157----T: 12210762 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12210762----T: 12213367 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12210762----T: 12213367 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12213367----T: 12215972 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12213367----T: 12215972 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12215972----T: 12218577 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12215972----T: 12218577 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12218577----T: 12221182 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12218577----T: 12221182 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12221182----T: 12223787 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12221182----T: 12223787 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12223787----T: 12226392 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12223787----T: 12226392 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12226393----T: 12228998 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12226393----T: 12228998 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12229592----T: 12232197 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12229592----T: 12232197 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12232197----T: 12234802 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12232197----T: 12234802 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12234802----T: 12237407 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12234802----T: 12237407 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12237407----T: 12240012 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12237407----T: 12240012 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12240012----T: 12242617 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12240012----T: 12242617 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12242617----T: 12245222 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12242617----T: 12245222 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12245222----T: 12247827 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12245222----T: 12247827 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12247827----T: 12250432 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12247827----T: 12250432 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12250432----T: 12253037 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12250432----T: 12253037 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12253037----T: 12255642 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12253037----T: 12255642 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12255642----T: 12258247 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12255642----T: 12258247 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12258247----T: 12260852 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12258247----T: 12260852 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12260852----T: 12263457 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12260852----T: 12263457 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12263457----T: 12266062 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12263457----T: 12266062 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12266062----T: 12268667 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12266062----T: 12268667 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12268667----T: 12271272 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12268667----T: 12271272 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12271272----T: 12273877 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12271272----T: 12273877 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12273877----T: 12276482 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12273877----T: 12276482 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12276482----T: 12279087 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12276482----T: 12279087 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12279087----T: 12281692 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12279087----T: 12281692 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12281692----T: 12284297 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12281692----T: 12284297 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12284297----T: 12286902 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12284297----T: 12286902 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12286902----T: 12289507 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12286902----T: 12289507 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12289507----T: 12292112 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12289507----T: 12292112 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12292112----T: 12294717 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12292112----T: 12294717 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12294717----T: 12297322 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12294717----T: 12297322 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12297322----T: 12299927 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12297322----T: 12299927 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12299927----T: 12302532 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12299927----T: 12302532 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12302532----T: 12305137 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12302532----T: 12305137 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12305137----T: 12307742 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12305137----T: 12307742 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12307742----T: 12310347 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12307742----T: 12310347 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12310347----T: 12312952 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12310347----T: 12312952 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12312952----T: 12315557 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12312952----T: 12315557 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12315557----T: 12318162 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12315557----T: 12318162 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12318162----T: 12320767 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12318162----T: 12320767 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12320767----T: 12323372 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12320767----T: 12323372 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12323372----T: 12325977 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12323372----T: 12325977 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12325977----T: 12328582 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12325977----T: 12328582 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12328582----T: 12331187 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12328582----T: 12331187 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12331187----T: 12333792 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12331187----T: 12333792 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12333792----T: 12336397 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12333792----T: 12336397 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12336397----T: 12339002 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12336397----T: 12339002 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12339002----T: 12341607 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12339002----T: 12341607 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12341607----T: 12344212 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12341607----T: 12344212 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12344212----T: 12346817 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12344212----T: 12346817 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12346817----T: 12349422 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12346817----T: 12349422 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12349422----T: 12352027 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12349422----T: 12352027 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12352027----T: 12354632 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12352027----T: 12354632 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12354632----T: 12357237 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12354632----T: 12357237 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12357237----T: 12359842 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12357237----T: 12359842 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12359842----T: 12362447 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12359842----T: 12362447 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12362447----T: 12365052 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12362447----T: 12365052 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12365052----T: 12367657 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12365052----T: 12367657 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12367657----T: 12370262 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12367657----T: 12370262 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12370262----T: 12372867 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12370262----T: 12372867 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12372867----T: 12375472 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12372867----T: 12375472 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12375472----T: 12378077 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12375472----T: 12378077 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12378077----T: 12380682 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12378077----T: 12380682 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12380682----T: 12383287 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12380682----T: 12383287 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12383287----T: 12385892 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12383287----T: 12385892 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12385892----T: 12388497 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12385892----T: 12388497 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12388497----T: 12391102 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12388497----T: 12391102 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12391102----T: 12393707 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12391102----T: 12393707 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12393707----T: 12396312 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12393707----T: 12396312 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12396312----T: 12398917 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12396312----T: 12398917 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12398917----T: 12401522 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12398917----T: 12401522 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12401522----T: 12404127 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12401522----T: 12404127 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12404127----T: 12406732 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12404127----T: 12406732 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12406732----T: 12409337 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12406732----T: 12409337 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12409337----T: 12411942 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12409337----T: 12411942 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12411942----T: 12414547 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12411942----T: 12414547 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12414547----T: 12417152 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12414547----T: 12417152 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12417152----T: 12419757 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12417152----T: 12419757 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12419757----T: 12422362 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12419757----T: 12422362 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12422362----T: 12424967 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12422362----T: 12424967 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12424967----T: 12427572 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12424967----T: 12427572 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12427572----T: 12430177 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12427572----T: 12430177 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12430177----T: 12432782 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12430177----T: 12432782 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12432782----T: 12435387 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12432782----T: 12435387 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12435387----T: 12437992 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12435387----T: 12437992 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12437992----T: 12440597 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12437992----T: 12440597 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12440597----T: 12443202 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12440597----T: 12443202 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12443202----T: 12445807 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12443202----T: 12445807 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12445807----T: 12448412 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12445807----T: 12448412 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12448412----T: 12451017 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12448412----T: 12451017 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12451017----T: 12453622 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12451017----T: 12453622 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12453622----T: 12456227 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12453622----T: 12456227 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12456227----T: 12458832 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12456227----T: 12458832 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12458832----T: 12461437 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12458832----T: 12461437 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12461437----T: 12464042 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12461437----T: 12464042 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12464042----T: 12466647 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12464042----T: 12466647 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12466647----T: 12469252 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12466647----T: 12469252 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12469252----T: 12471857 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12469252----T: 12471857 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12471857----T: 12474462 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12471857----T: 12474462 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12474462----T: 12477067 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12474462----T: 12477067 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12477067----T: 12479672 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12477067----T: 12479672 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12479672----T: 12482277 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12479672----T: 12482277 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12482277----T: 12484882 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12482277----T: 12484882 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12484882----T: 12487487 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12484882----T: 12487487 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12487487----T: 12490092 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12487487----T: 12490092 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12490092----T: 12492697 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12490092----T: 12492697 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12492697----T: 12495302 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12492697----T: 12495302 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12495302----T: 12497907 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12495302----T: 12497907 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12497907----T: 12500512 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12497907----T: 12500512 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12500512----T: 12503117 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12500512----T: 12503117 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12503117----T: 12505722 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12503117----T: 12505722 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12505722----T: 12508327 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12505722----T: 12508327 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12508327----T: 12510932 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12508327----T: 12510932 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12510932----T: 12513537 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12510932----T: 12513537 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12513537----T: 12516142 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12513537----T: 12516142 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12516142----T: 12518747 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12516142----T: 12518747 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12518747----T: 12521352 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12518747----T: 12521352 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12521352----T: 12523957 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12521352----T: 12523957 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12523957----T: 12526562 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12523957----T: 12526562 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12526562----T: 12529167 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12526562----T: 12529167 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12529167----T: 12531772 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12529167----T: 12531772 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12531772----T: 12534377 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12531772----T: 12534377 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12534377----T: 12536982 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12534377----T: 12536982 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12536982----T: 12539587 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12536982----T: 12539587 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12539587----T: 12542192 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12539587----T: 12542192 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12542192----T: 12544797 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12542192----T: 12544797 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12544797----T: 12547402 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12544797----T: 12547402 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12547402----T: 12550007 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12547402----T: 12550007 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12550007----T: 12552612 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12550007----T: 12552612 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12552612----T: 12555217 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12552612----T: 12555217 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12555217----T: 12557822 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12555217----T: 12557822 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12557822----T: 12560427 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12557822----T: 12560427 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12560427----T: 12563032 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12560427----T: 12563032 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12563032----T: 12565637 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12563032----T: 12565637 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12565637----T: 12568242 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12565637----T: 12568242 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12568242----T: 12570847 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12568242----T: 12570847 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12570847----T: 12573452 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12570847----T: 12573452 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12573452----T: 12576057 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12573452----T: 12576057 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12576057----T: 12578662 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12576057----T: 12578662 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12578662----T: 12581267 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12578662----T: 12581267 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12581267----T: 12583872 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12581267----T: 12583872 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12583872----T: 12586477 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12583872----T: 12586477 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12586477----T: 12589082 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12586477----T: 12589082 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12589082----T: 12591687 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12589082----T: 12591687 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12591687----T: 12594292 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12591687----T: 12594292 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12594292----T: 12596897 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12594292----T: 12596897 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12596897----T: 12599502 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12596897----T: 12599502 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12599502----T: 12602107 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12599502----T: 12602107 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12602107----T: 12604712 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12602107----T: 12604712 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12604712----T: 12607317 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12604712----T: 12607317 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12607317----T: 12609922 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12607317----T: 12609922 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12609922----T: 12612527 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12609922----T: 12612527 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12612527----T: 12615132 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12612527----T: 12615132 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12615132----T: 12617737 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12615132----T: 12617737 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12617737----T: 12620342 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12617737----T: 12620342 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12620342----T: 12622947 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12620342----T: 12622947 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12622947----T: 12625552 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12622947----T: 12625552 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12625552----T: 12628157 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12625552----T: 12628157 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12628157----T: 12630762 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12628157----T: 12630762 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12630762----T: 12633367 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12630762----T: 12633367 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12633367----T: 12635972 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12633367----T: 12635972 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12635972----T: 12638577 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12635972----T: 12638577 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12638577----T: 12641182 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12638577----T: 12641182 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12641182----T: 12643787 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12641182----T: 12643787 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12643787----T: 12646392 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12643787----T: 12646392 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12646392----T: 12648997 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12646392----T: 12648997 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12648997----T: 12651602 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12648997----T: 12651602 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12651602----T: 12654207 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12651602----T: 12654207 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12654207----T: 12656812 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12654207----T: 12656812 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12656812----T: 12659417 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12656812----T: 12659417 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12659417----T: 12662022 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12659417----T: 12662022 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12662022----T: 12664627 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12662022----T: 12664627 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12664627----T: 12667232 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12664627----T: 12667232 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12667232----T: 12669837 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12667232----T: 12669837 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12669837----T: 12672442 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12669837----T: 12672442 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12672442----T: 12675047 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12672442----T: 12675047 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12675047----T: 12677652 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12675047----T: 12677652 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12677652----T: 12680257 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12677652----T: 12680257 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12680257----T: 12682862 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12680257----T: 12682862 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12682862----T: 12685467 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12682862----T: 12685467 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12685467----T: 12688072 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12685467----T: 12688072 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12688072----T: 12690677 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12688072----T: 12690677 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12690677----T: 12693282 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12690677----T: 12693282 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12693282----T: 12695887 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12693282----T: 12695887 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12695887----T: 12698492 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12695887----T: 12698492 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12698492----T: 12701097 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12698492----T: 12701097 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12701097----T: 12703702 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12701097----T: 12703702 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12703702----T: 12706307 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12703702----T: 12706307 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12706307----T: 12708912 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12706307----T: 12708912 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12708912----T: 12711517 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12708912----T: 12711517 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12711517----T: 12714122 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12711517----T: 12714122 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12714122----T: 12716727 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12714122----T: 12716727 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12716727----T: 12719332 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12716727----T: 12719332 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12719332----T: 12721937 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12719332----T: 12721937 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12721937----T: 12724542 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12721937----T: 12724542 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12724542----T: 12727147 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12724542----T: 12727147 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12727147----T: 12729752 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12727147----T: 12729752 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12729752----T: 12732357 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12729752----T: 12732357 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12732357----T: 12734962 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12732357----T: 12734962 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12734962----T: 12737567 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12734962----T: 12737567 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12737567----T: 12740172 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12737567----T: 12740172 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12740172----T: 12742777 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12740172----T: 12742777 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12742777----T: 12745382 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12742777----T: 12745382 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12745382----T: 12747987 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12745382----T: 12747987 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12747987----T: 12750592 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12747987----T: 12750592 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12750592----T: 12753197 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12750592----T: 12753197 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12753197----T: 12755802 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12753197----T: 12755802 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12755802----T: 12758407 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12755802----T: 12758407 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12758407----T: 12761012 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12758407----T: 12761012 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12761012----T: 12763617 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12761012----T: 12763617 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12763617----T: 12766222 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12763617----T: 12766222 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12766222----T: 12768827 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12766222----T: 12768827 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12768827----T: 12771432 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12768827----T: 12771432 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12771432----T: 12774037 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12771432----T: 12774037 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12774037----T: 12776642 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12774037----T: 12776642 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12776642----T: 12779247 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12776642----T: 12779247 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12779247----T: 12781852 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12779247----T: 12781852 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12781852----T: 12784457 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12781852----T: 12784457 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12784457----T: 12787062 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12784457----T: 12787062 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12787062----T: 12789667 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12787062----T: 12789667 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12789667----T: 12792272 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12789667----T: 12792272 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12792272----T: 12794877 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12792272----T: 12794877 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12794877----T: 12797482 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12794877----T: 12797482 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12797482----T: 12800087 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12797482----T: 12800087 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12800087----T: 12802692 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12800087----T: 12802692 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12802692----T: 12805297 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12802692----T: 12805297 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12805297----T: 12807902 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12805297----T: 12807902 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12807902----T: 12810507 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12807902----T: 12810507 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12810508----T: 12813113 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12810508----T: 12813113 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12813632----T: 12816237 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12813632----T: 12816237 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12816237----T: 12818842 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12816237----T: 12818842 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12818842----T: 12821447 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12818842----T: 12821447 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12821447----T: 12824052 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12821447----T: 12824052 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12824052----T: 12826657 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12824052----T: 12826657 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12826657----T: 12829262 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12826657----T: 12829262 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12829262----T: 12831867 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12829262----T: 12831867 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12831867----T: 12834472 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12831867----T: 12834472 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12834472----T: 12837077 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12834472----T: 12837077 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12837077----T: 12839682 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12837077----T: 12839682 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12839682----T: 12842287 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12839682----T: 12842287 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12842287----T: 12844892 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12842287----T: 12844892 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12844892----T: 12847497 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12844892----T: 12847497 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12847497----T: 12850102 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12847497----T: 12850102 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12850102----T: 12852707 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12850102----T: 12852707 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12852707----T: 12855312 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12852707----T: 12855312 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12855312----T: 12857917 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12855312----T: 12857917 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12857917----T: 12860522 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12857917----T: 12860522 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12860522----T: 12863127 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12860522----T: 12863127 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12863127----T: 12865732 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12863127----T: 12865732 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12865732----T: 12868337 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12865732----T: 12868337 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12868337----T: 12870942 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12868337----T: 12870942 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12870942----T: 12873547 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12870942----T: 12873547 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12873547----T: 12876152 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12873547----T: 12876152 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12876152----T: 12878757 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12876152----T: 12878757 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12878757----T: 12881362 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12878757----T: 12881362 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12881362----T: 12883967 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12881362----T: 12883967 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12883967----T: 12886572 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12883967----T: 12886572 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12886572----T: 12889177 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12886572----T: 12889177 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12889177----T: 12891782 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12889177----T: 12891782 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12891782----T: 12894387 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12891782----T: 12894387 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12894387----T: 12896992 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12894387----T: 12896992 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12896992----T: 12899597 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12896992----T: 12899597 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12899597----T: 12902202 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12899597----T: 12902202 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12902202----T: 12904807 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12902202----T: 12904807 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12904807----T: 12907412 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12904807----T: 12907412 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12907412----T: 12910017 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12907412----T: 12910017 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12910017----T: 12912622 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12910017----T: 12912622 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12912622----T: 12915227 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12912622----T: 12915227 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12915227----T: 12917832 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12915227----T: 12917832 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12917832----T: 12920437 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12917832----T: 12920437 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12920437----T: 12923042 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12920437----T: 12923042 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12923042----T: 12925647 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12923042----T: 12925647 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12925647----T: 12928252 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12925647----T: 12928252 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12928252----T: 12930857 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12928252----T: 12930857 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12930857----T: 12933462 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12930857----T: 12933462 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12933462----T: 12936067 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12933462----T: 12936067 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12936067----T: 12938672 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12936067----T: 12938672 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12938672----T: 12941277 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12938672----T: 12941277 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12941277----T: 12943882 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12941277----T: 12943882 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12943882----T: 12946487 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12943882----T: 12946487 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12946487----T: 12949092 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12946487----T: 12949092 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12949092----T: 12951697 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12949092----T: 12951697 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12951697----T: 12954302 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12951697----T: 12954302 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12954302----T: 12956907 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12954302----T: 12956907 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12956907----T: 12959512 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12956907----T: 12959512 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12959512----T: 12962117 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12959512----T: 12962117 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12962117----T: 12964722 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12962117----T: 12964722 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12964722----T: 12967327 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12964722----T: 12967327 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12967327----T: 12969932 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12967327----T: 12969932 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12969932----T: 12972537 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12969932----T: 12972537 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12972537----T: 12975142 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12972537----T: 12975142 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12975142----T: 12977747 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12975142----T: 12977747 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12977747----T: 12980352 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12977747----T: 12980352 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12980352----T: 12982957 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12980352----T: 12982957 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12982957----T: 12985562 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12982957----T: 12985562 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12985562----T: 12988167 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12985562----T: 12988167 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12988167----T: 12990772 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12988167----T: 12990772 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12990772----T: 12993377 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12990772----T: 12993377 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12993377----T: 12995982 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12993377----T: 12995982 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12995982----T: 12998587 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12995982----T: 12998587 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12998587----T: 13001192 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12998587----T: 13001192 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13001192----T: 13003797 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13001192----T: 13003797 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13003797----T: 13006402 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13003797----T: 13006402 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13006402----T: 13009007 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13006402----T: 13009007 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13009007----T: 13011612 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13009007----T: 13011612 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13011612----T: 13014217 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13011612----T: 13014217 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13014217----T: 13016822 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13014217----T: 13016822 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13016822----T: 13019427 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13016822----T: 13019427 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13019427----T: 13022032 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13019427----T: 13022032 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13022032----T: 13024637 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13022032----T: 13024637 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13024637----T: 13027242 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13024637----T: 13027242 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13027242----T: 13029847 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13027242----T: 13029847 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13029847----T: 13032452 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13029847----T: 13032452 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13032452----T: 13035057 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13032452----T: 13035057 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13035057----T: 13037662 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13035057----T: 13037662 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13037662----T: 13040267 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13037662----T: 13040267 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13040267----T: 13042872 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13040267----T: 13042872 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13042872----T: 13045477 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13042872----T: 13045477 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13045477----T: 13048082 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13045477----T: 13048082 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13048082----T: 13050687 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13048082----T: 13050687 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13050687----T: 13053292 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13050687----T: 13053292 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13053292----T: 13055897 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13053292----T: 13055897 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13055897----T: 13058502 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13055897----T: 13058502 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13058502----T: 13061107 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13058502----T: 13061107 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13061107----T: 13063712 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13061107----T: 13063712 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13063712----T: 13066317 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13063712----T: 13066317 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13066317----T: 13068922 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13066317----T: 13068922 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13068922----T: 13071527 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13068922----T: 13071527 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13071527----T: 13074132 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13071527----T: 13074132 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13074132----T: 13076737 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13074132----T: 13076737 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13076737----T: 13079342 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13076737----T: 13079342 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13079342----T: 13081947 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13079342----T: 13081947 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13081947----T: 13084552 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13081947----T: 13084552 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13084552----T: 13087157 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13084552----T: 13087157 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13087157----T: 13089762 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13087157----T: 13089762 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13089762----T: 13092367 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13089762----T: 13092367 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13092367----T: 13094972 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13092367----T: 13094972 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13094972----T: 13097577 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13094972----T: 13097577 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13097577----T: 13100182 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13097577----T: 13100182 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13100182----T: 13102787 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13100182----T: 13102787 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13102787----T: 13105392 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13102787----T: 13105392 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13105392----T: 13107997 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13105392----T: 13107997 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13107997----T: 13110602 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13107997----T: 13110602 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13110602----T: 13113207 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13110602----T: 13113207 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13113207----T: 13115812 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13113207----T: 13115812 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13115812----T: 13118417 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13115812----T: 13118417 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13118417----T: 13121022 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13118417----T: 13121022 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13121022----T: 13123627 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13121022----T: 13123627 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13123627----T: 13126232 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13123627----T: 13126232 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13126232----T: 13128837 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13126232----T: 13128837 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13128837----T: 13131442 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13128837----T: 13131442 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13131442----T: 13134047 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13131442----T: 13134047 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13134047----T: 13136652 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13134047----T: 13136652 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13136652----T: 13139257 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13136652----T: 13139257 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13139257----T: 13141862 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13139257----T: 13141862 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13141862----T: 13144467 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13141862----T: 13144467 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13144467----T: 13147072 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13144467----T: 13147072 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13147072----T: 13149677 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13147072----T: 13149677 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13149677----T: 13152282 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13149677----T: 13152282 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13152282----T: 13154887 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13152282----T: 13154887 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13154887----T: 13157492 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13154887----T: 13157492 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13157492----T: 13160097 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13157492----T: 13160097 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13160097----T: 13162702 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13160097----T: 13162702 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13162702----T: 13165307 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13162702----T: 13165307 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13165307----T: 13167912 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13165307----T: 13167912 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13167912----T: 13170517 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13167912----T: 13170517 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13170517----T: 13173122 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13170517----T: 13173122 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13173122----T: 13175727 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13173122----T: 13175727 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13175727----T: 13178332 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13175727----T: 13178332 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13178332----T: 13180937 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13178332----T: 13180937 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13180937----T: 13183542 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13180937----T: 13183542 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13183542----T: 13186147 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13183542----T: 13186147 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13186147----T: 13188752 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13186147----T: 13188752 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13188752----T: 13191357 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13188752----T: 13191357 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13191357----T: 13193962 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13191357----T: 13193962 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13193962----T: 13196567 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13193962----T: 13196567 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13196567----T: 13199172 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13196567----T: 13199172 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13199172----T: 13201777 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13199172----T: 13201777 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13201777----T: 13204382 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13201777----T: 13204382 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13204382----T: 13206987 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13204382----T: 13206987 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13206987----T: 13209592 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13206987----T: 13209592 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13209592----T: 13212197 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13209592----T: 13212197 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13212197----T: 13214802 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13212197----T: 13214802 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13214802----T: 13217407 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13214802----T: 13217407 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13217407----T: 13220012 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13217407----T: 13220012 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13220012----T: 13222617 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13220012----T: 13222617 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13222617----T: 13225222 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13222617----T: 13225222 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13225222----T: 13227827 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13225222----T: 13227827 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13227827----T: 13230432 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13227827----T: 13230432 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13230432----T: 13233037 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13230432----T: 13233037 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13233037----T: 13235642 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13233037----T: 13235642 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13235642----T: 13238247 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13235642----T: 13238247 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13238247----T: 13240852 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13238247----T: 13240852 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13240852----T: 13243457 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13240852----T: 13243457 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13243457----T: 13246062 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13243457----T: 13246062 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13246062----T: 13248667 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13246062----T: 13248667 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13248667----T: 13251272 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13248667----T: 13251272 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13251272----T: 13253877 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13251272----T: 13253877 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13253877----T: 13256482 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13253877----T: 13256482 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13256482----T: 13259087 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13256482----T: 13259087 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13259087----T: 13261692 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13259087----T: 13261692 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13261692----T: 13264297 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13261692----T: 13264297 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13264297----T: 13266902 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13264297----T: 13266902 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13266902----T: 13269507 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13266902----T: 13269507 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13269507----T: 13272112 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13269507----T: 13272112 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13272112----T: 13274717 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13272112----T: 13274717 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13274717----T: 13277322 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13274717----T: 13277322 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13277322----T: 13279927 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13277322----T: 13279927 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13279927----T: 13282532 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13279927----T: 13282532 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13282532----T: 13285137 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13282532----T: 13285137 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13285137----T: 13287742 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13285137----T: 13287742 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13287742----T: 13290347 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13287742----T: 13290347 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13290347----T: 13292952 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13290347----T: 13292952 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13292952----T: 13295557 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13292952----T: 13295557 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13295557----T: 13298162 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13295557----T: 13298162 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13298162----T: 13300767 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13298162----T: 13300767 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13300767----T: 13303372 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13300767----T: 13303372 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13303372----T: 13305977 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13303372----T: 13305977 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13305977----T: 13308582 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13305977----T: 13308582 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13308582----T: 13311187 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13308582----T: 13311187 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13311187----T: 13313792 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13311187----T: 13313792 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13313792----T: 13316397 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13313792----T: 13316397 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13316397----T: 13319002 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13316397----T: 13319002 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13319002----T: 13321607 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13319002----T: 13321607 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13321607----T: 13324212 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13321607----T: 13324212 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13324212----T: 13326817 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13324212----T: 13326817 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13326817----T: 13329422 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13326817----T: 13329422 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13329422----T: 13332027 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13329422----T: 13332027 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13332027----T: 13334632 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13332027----T: 13334632 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13334632----T: 13337237 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13334632----T: 13337237 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13337237----T: 13339842 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13337237----T: 13339842 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13339842----T: 13342447 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13339842----T: 13342447 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13342447----T: 13345052 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13342447----T: 13345052 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13345052----T: 13347657 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13345052----T: 13347657 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13347657----T: 13350262 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13347657----T: 13350262 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13350262----T: 13352867 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13350262----T: 13352867 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13352867----T: 13355472 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13352867----T: 13355472 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13355472----T: 13358077 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13355472----T: 13358077 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13358077----T: 13360682 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13358077----T: 13360682 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13360682----T: 13363287 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13360682----T: 13363287 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13363287----T: 13365892 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13363287----T: 13365892 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13365892----T: 13368497 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13365892----T: 13368497 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13368497----T: 13371102 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13368497----T: 13371102 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13371102----T: 13373707 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13371102----T: 13373707 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13373707----T: 13376312 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13373707----T: 13376312 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13376312----T: 13378917 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13376312----T: 13378917 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13378917----T: 13381522 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13378917----T: 13381522 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13381522----T: 13384127 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13381522----T: 13384127 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13384127----T: 13386732 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13384127----T: 13386732 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13386732----T: 13389337 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13386732----T: 13389337 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13389337----T: 13391942 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13389337----T: 13391942 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13391943----T: 13394548 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13391943----T: 13394548 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13624362----T: 13673340 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(33.070896)
F: 13624974----T: 13627579 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13624974----T: 13627579 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13627579----T: 13630184 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13627579----T: 13630184 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13630184----T: 13632789 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13630184----T: 13632789 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13632789----T: 13635394 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13632789----T: 13635394 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13635394----T: 13637999 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13635394----T: 13637999 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13637999----T: 13640604 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13637999----T: 13640604 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13640604----T: 13643209 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13640604----T: 13643209 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13643209----T: 13645814 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13643209----T: 13645814 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13645814----T: 13648419 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13645814----T: 13648419 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13648419----T: 13651024 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13648419----T: 13651024 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13651024----T: 13653629 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13651024----T: 13653629 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13653629----T: 13656234 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13653629----T: 13656234 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13656234----T: 13658839 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13656234----T: 13658839 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13658840----T: 13661445 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13658840----T: 13661445 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13673340----T: 13675875 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 13675876----T: 13678411 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 13900562----T: 16818291 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(1970.107300)
F: 13901102----T: 13903707 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13901102----T: 13903707 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13903707----T: 13906312 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13903707----T: 13906312 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13906312----T: 13908917 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13906312----T: 13908917 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13908917----T: 13911522 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13908917----T: 13911522 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13911522----T: 13914127 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13911522----T: 13914127 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13914127----T: 13916732 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13914127----T: 13916732 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13916732----T: 13919337 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13916732----T: 13919337 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13919337----T: 13921942 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13919337----T: 13921942 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13921942----T: 13924547 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13921942----T: 13924547 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13924547----T: 13927152 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13924547----T: 13927152 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13927152----T: 13929757 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13927152----T: 13929757 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13929757----T: 13932362 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13929757----T: 13932362 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13932362----T: 13934967 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13932362----T: 13934967 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13934967----T: 13937572 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13934967----T: 13937572 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13937572----T: 13940177 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13937572----T: 13940177 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13940177----T: 13942782 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13940177----T: 13942782 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13942782----T: 13945387 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13942782----T: 13945387 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13945387----T: 13947992 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13945387----T: 13947992 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13947992----T: 13950597 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13947992----T: 13950597 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13950597----T: 13953202 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13950597----T: 13953202 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13953202----T: 13955807 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13953202----T: 13955807 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13955807----T: 13958412 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13955807----T: 13958412 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13958412----T: 13961017 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13958412----T: 13961017 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13961017----T: 13963622 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13961017----T: 13963622 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13963622----T: 13966227 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13963622----T: 13966227 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13966227----T: 13968832 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13966227----T: 13968832 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13968832----T: 13971437 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13968832----T: 13971437 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13971437----T: 13974042 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13971437----T: 13974042 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13974042----T: 13976647 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13974042----T: 13976647 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13976647----T: 13979252 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13976647----T: 13979252 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13979252----T: 13981857 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13979252----T: 13981857 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13981857----T: 13984462 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13981857----T: 13984462 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13984462----T: 13987067 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13984462----T: 13987067 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13987067----T: 13989672 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13987067----T: 13989672 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13989672----T: 13992277 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13989672----T: 13992277 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13992277----T: 13994882 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13992277----T: 13994882 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13994882----T: 13997487 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13994882----T: 13997487 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13997487----T: 14000092 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13997487----T: 14000092 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14000092----T: 14002697 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14000092----T: 14002697 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14002697----T: 14005302 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14002697----T: 14005302 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14005302----T: 14007907 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14005302----T: 14007907 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14007907----T: 14010512 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14007907----T: 14010512 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14010512----T: 14013117 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14010512----T: 14013117 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14013117----T: 14015722 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14013117----T: 14015722 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14015722----T: 14018327 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14015722----T: 14018327 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14018327----T: 14020932 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14018327----T: 14020932 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14020932----T: 14023537 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14020932----T: 14023537 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14023537----T: 14026142 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14023537----T: 14026142 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14026142----T: 14028747 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14026142----T: 14028747 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14028747----T: 14031352 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14028747----T: 14031352 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14031352----T: 14033957 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14031352----T: 14033957 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14033957----T: 14036562 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14033957----T: 14036562 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14036562----T: 14039167 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14036562----T: 14039167 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14039167----T: 14041772 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14039167----T: 14041772 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14041772----T: 14044377 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14041772----T: 14044377 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14044377----T: 14046982 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14044377----T: 14046982 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14046982----T: 14049587 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14046982----T: 14049587 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14049587----T: 14052192 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14049587----T: 14052192 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14052192----T: 14054797 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14052192----T: 14054797 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14054797----T: 14057402 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14054797----T: 14057402 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14057402----T: 14060007 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14057402----T: 14060007 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14060007----T: 14062612 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14060007----T: 14062612 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14062612----T: 14065217 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14062612----T: 14065217 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14065217----T: 14067822 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14065217----T: 14067822 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14067822----T: 14070427 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14067822----T: 14070427 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14070427----T: 14073032 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14070427----T: 14073032 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14073032----T: 14075637 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14073032----T: 14075637 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14075637----T: 14078242 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14075637----T: 14078242 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14078242----T: 14080847 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14078242----T: 14080847 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14080847----T: 14083452 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14080847----T: 14083452 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14083452----T: 14086057 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14083452----T: 14086057 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14086057----T: 14088662 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14086057----T: 14088662 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14088662----T: 14091267 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14088662----T: 14091267 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14091267----T: 14093872 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14091267----T: 14093872 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14093872----T: 14096477 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14093872----T: 14096477 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14096477----T: 14099082 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14096477----T: 14099082 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14099082----T: 14101687 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14099082----T: 14101687 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14101687----T: 14104292 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14101687----T: 14104292 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14104292----T: 14106897 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14104292----T: 14106897 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14106897----T: 14109502 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14106897----T: 14109502 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14109502----T: 14112107 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14109502----T: 14112107 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14112107----T: 14114712 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14112107----T: 14114712 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14114712----T: 14117317 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14114712----T: 14117317 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14117317----T: 14119922 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14117317----T: 14119922 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14119922----T: 14122527 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14119922----T: 14122527 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14122527----T: 14125132 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14122527----T: 14125132 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14125132----T: 14127737 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14125132----T: 14127737 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14127737----T: 14130342 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14127737----T: 14130342 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14130342----T: 14132947 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14130342----T: 14132947 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14132947----T: 14135552 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14132947----T: 14135552 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14135552----T: 14138157 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14135552----T: 14138157 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14138157----T: 14140762 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14138157----T: 14140762 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14140762----T: 14143367 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14140762----T: 14143367 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14143367----T: 14145972 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14143367----T: 14145972 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14145972----T: 14148577 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14145972----T: 14148577 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14148577----T: 14151182 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14148577----T: 14151182 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14151182----T: 14153787 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14151182----T: 14153787 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14153787----T: 14156392 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14153787----T: 14156392 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14156392----T: 14158997 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14156392----T: 14158997 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14158997----T: 14161602 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14158997----T: 14161602 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14161602----T: 14164207 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14161602----T: 14164207 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14164207----T: 14166812 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14164207----T: 14166812 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14166812----T: 14169417 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14166812----T: 14169417 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14169417----T: 14172022 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14169417----T: 14172022 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14172022----T: 14174627 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14172022----T: 14174627 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14174627----T: 14177232 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14174627----T: 14177232 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14177232----T: 14179837 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14177232----T: 14179837 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14179837----T: 14182442 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14179837----T: 14182442 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14182442----T: 14185047 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14182442----T: 14185047 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14185047----T: 14187652 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14185047----T: 14187652 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14187652----T: 14190257 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14187652----T: 14190257 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14190257----T: 14192862 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14190257----T: 14192862 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14192862----T: 14195467 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14192862----T: 14195467 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14195467----T: 14198072 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14195467----T: 14198072 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14198072----T: 14200677 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14198072----T: 14200677 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14200677----T: 14203282 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14200677----T: 14203282 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14203282----T: 14205887 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14203282----T: 14205887 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14205887----T: 14208492 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14205887----T: 14208492 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14208492----T: 14211097 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14208492----T: 14211097 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14211097----T: 14213702 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14211097----T: 14213702 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14213702----T: 14216307 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14213702----T: 14216307 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14216307----T: 14218912 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14216307----T: 14218912 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14218912----T: 14221517 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14218912----T: 14221517 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14221517----T: 14224122 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14221517----T: 14224122 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14224122----T: 14226727 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14224122----T: 14226727 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14226727----T: 14229332 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14226727----T: 14229332 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14229332----T: 14231937 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14229332----T: 14231937 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14231937----T: 14234542 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14231937----T: 14234542 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14234542----T: 14237147 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14234542----T: 14237147 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14237147----T: 14239752 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14237147----T: 14239752 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14239752----T: 14242357 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14239752----T: 14242357 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14242357----T: 14244962 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14242357----T: 14244962 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14244962----T: 14247567 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14244962----T: 14247567 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14247567----T: 14250172 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14247567----T: 14250172 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14250172----T: 14252777 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14250172----T: 14252777 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14252777----T: 14255382 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14252777----T: 14255382 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14255382----T: 14257987 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14255382----T: 14257987 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14257987----T: 14260592 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14257987----T: 14260592 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14260592----T: 14263197 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14260592----T: 14263197 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14263197----T: 14265802 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14263197----T: 14265802 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14265802----T: 14268407 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14265802----T: 14268407 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14268407----T: 14271012 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14268407----T: 14271012 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14271012----T: 14273617 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14271012----T: 14273617 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14273617----T: 14276222 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14273617----T: 14276222 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14276222----T: 14278827 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14276222----T: 14278827 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14278827----T: 14281432 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14278827----T: 14281432 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14281432----T: 14284037 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14281432----T: 14284037 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14284037----T: 14286642 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14284037----T: 14286642 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14286642----T: 14289247 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14286642----T: 14289247 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14289247----T: 14291852 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14289247----T: 14291852 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14291852----T: 14294457 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14291852----T: 14294457 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14294457----T: 14297062 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14294457----T: 14297062 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14297062----T: 14299667 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14297062----T: 14299667 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14299667----T: 14302272 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14299667----T: 14302272 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14302272----T: 14304877 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14302272----T: 14304877 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14304877----T: 14307482 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14304877----T: 14307482 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14307482----T: 14310087 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14307482----T: 14310087 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14310087----T: 14312692 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14310087----T: 14312692 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14312692----T: 14315297 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14312692----T: 14315297 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14315297----T: 14317902 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14315297----T: 14317902 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14317902----T: 14320507 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14317902----T: 14320507 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14320507----T: 14323112 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14320507----T: 14323112 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14323112----T: 14325717 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14323112----T: 14325717 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14325717----T: 14328322 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14325717----T: 14328322 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14328322----T: 14330927 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14328322----T: 14330927 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14330927----T: 14333532 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14330927----T: 14333532 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14333532----T: 14336137 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14333532----T: 14336137 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14336137----T: 14338742 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14336137----T: 14338742 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14338742----T: 14341347 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14338742----T: 14341347 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14341347----T: 14343952 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14341347----T: 14343952 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14343952----T: 14346557 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14343952----T: 14346557 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14346557----T: 14349162 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14346557----T: 14349162 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14349162----T: 14351767 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14349162----T: 14351767 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14351767----T: 14354372 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14351767----T: 14354372 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14354372----T: 14356977 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14354372----T: 14356977 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14356977----T: 14359582 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14356977----T: 14359582 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14359582----T: 14362187 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14359582----T: 14362187 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14362187----T: 14364792 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14362187----T: 14364792 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14364792----T: 14367397 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14364792----T: 14367397 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14367397----T: 14370002 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14367397----T: 14370002 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14370002----T: 14372607 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14370002----T: 14372607 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14372607----T: 14375212 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14372607----T: 14375212 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14375212----T: 14377817 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14375212----T: 14377817 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14377817----T: 14380422 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14377817----T: 14380422 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14380422----T: 14383027 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14380422----T: 14383027 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14383027----T: 14385632 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14383027----T: 14385632 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14385632----T: 14388237 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14385632----T: 14388237 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14388237----T: 14390842 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14388237----T: 14390842 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14390842----T: 14393447 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14390842----T: 14393447 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14393447----T: 14396052 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14393447----T: 14396052 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14396052----T: 14398657 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14396052----T: 14398657 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14398657----T: 14401262 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14398657----T: 14401262 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14401262----T: 14403867 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14401262----T: 14403867 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14403867----T: 14406472 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14403867----T: 14406472 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14406472----T: 14409077 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14406472----T: 14409077 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14409077----T: 14411682 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14409077----T: 14411682 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14411682----T: 14414287 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14411682----T: 14414287 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14414287----T: 14416892 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14414287----T: 14416892 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14416892----T: 14419497 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14416892----T: 14419497 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14419497----T: 14422102 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14419497----T: 14422102 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14422102----T: 14424707 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14422102----T: 14424707 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14424707----T: 14427312 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14424707----T: 14427312 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14427312----T: 14429917 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14427312----T: 14429917 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14429917----T: 14432522 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14429917----T: 14432522 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14432522----T: 14435127 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14432522----T: 14435127 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14435127----T: 14437732 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14435127----T: 14437732 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14437732----T: 14440337 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14437732----T: 14440337 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14440337----T: 14442942 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14440337----T: 14442942 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14442942----T: 14445547 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14442942----T: 14445547 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14445547----T: 14448152 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14445547----T: 14448152 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14448152----T: 14450757 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14448152----T: 14450757 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14450757----T: 14453362 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14450757----T: 14453362 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14453362----T: 14455967 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14453362----T: 14455967 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14455967----T: 14458572 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14455967----T: 14458572 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14458572----T: 14461177 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14458572----T: 14461177 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14461177----T: 14463782 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14461177----T: 14463782 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14463782----T: 14466387 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14463782----T: 14466387 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14466387----T: 14468992 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14466387----T: 14468992 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14468992----T: 14471597 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14468992----T: 14471597 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14471597----T: 14474202 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14471597----T: 14474202 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14474202----T: 14476807 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14474202----T: 14476807 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14476807----T: 14479412 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14476807----T: 14479412 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14479413----T: 14482018 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14479413----T: 14482018 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14482624----T: 14485229 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14482624----T: 14485229 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14485229----T: 14487834 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14485229----T: 14487834 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14487834----T: 14490439 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14487834----T: 14490439 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14490439----T: 14493044 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14490439----T: 14493044 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14493044----T: 14495649 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14493044----T: 14495649 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14495649----T: 14498254 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14495649----T: 14498254 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14498254----T: 14500859 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14498254----T: 14500859 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14500859----T: 14503464 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14500859----T: 14503464 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14503464----T: 14506069 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14503464----T: 14506069 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14506069----T: 14508674 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14506069----T: 14508674 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14508674----T: 14511279 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14508674----T: 14511279 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14511279----T: 14513884 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14511279----T: 14513884 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14513884----T: 14516489 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14513884----T: 14516489 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14516489----T: 14519094 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14516489----T: 14519094 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14519094----T: 14521699 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14519094----T: 14521699 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14521699----T: 14524304 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14521699----T: 14524304 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14524304----T: 14526909 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14524304----T: 14526909 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14526909----T: 14529514 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14526909----T: 14529514 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14529514----T: 14532119 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14529514----T: 14532119 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14532119----T: 14534724 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14532119----T: 14534724 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14534724----T: 14537329 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14534724----T: 14537329 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14537329----T: 14539934 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14537329----T: 14539934 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14539934----T: 14542539 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14539934----T: 14542539 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14542539----T: 14545144 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14542539----T: 14545144 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14545144----T: 14547749 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14545144----T: 14547749 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14547749----T: 14550354 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14547749----T: 14550354 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14550354----T: 14552959 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14550354----T: 14552959 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14552959----T: 14555564 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14552959----T: 14555564 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14555564----T: 14558169 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14555564----T: 14558169 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14558169----T: 14560774 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14558169----T: 14560774 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14560774----T: 14563379 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14560774----T: 14563379 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14563379----T: 14565984 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14563379----T: 14565984 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14565984----T: 14568589 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14565984----T: 14568589 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14568589----T: 14571194 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14568589----T: 14571194 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14571194----T: 14573799 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14571194----T: 14573799 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14573799----T: 14576404 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14573799----T: 14576404 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14576404----T: 14579009 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14576404----T: 14579009 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14579009----T: 14581614 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14579009----T: 14581614 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14581614----T: 14584219 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14581614----T: 14584219 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14584219----T: 14586824 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14584219----T: 14586824 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14586824----T: 14589429 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14586824----T: 14589429 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14589429----T: 14592034 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14589429----T: 14592034 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14592034----T: 14594639 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14592034----T: 14594639 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14594639----T: 14597244 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14594639----T: 14597244 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14597244----T: 14599849 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14597244----T: 14599849 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14599849----T: 14602454 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14599849----T: 14602454 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14602454----T: 14605059 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14602454----T: 14605059 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14605059----T: 14607664 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14605059----T: 14607664 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14607664----T: 14610269 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14607664----T: 14610269 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14610269----T: 14612874 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14610269----T: 14612874 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14612874----T: 14615479 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14612874----T: 14615479 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14615479----T: 14618084 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14615479----T: 14618084 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14618084----T: 14620689 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14618084----T: 14620689 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14620689----T: 14623294 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14620689----T: 14623294 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14623294----T: 14625899 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14623294----T: 14625899 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14625899----T: 14628504 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14625899----T: 14628504 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14628504----T: 14631109 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14628504----T: 14631109 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14631109----T: 14633714 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14631109----T: 14633714 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14633714----T: 14636319 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14633714----T: 14636319 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14636319----T: 14638924 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14636319----T: 14638924 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14638924----T: 14641529 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14638924----T: 14641529 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14641529----T: 14644134 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14641529----T: 14644134 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14644134----T: 14646739 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14644134----T: 14646739 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14646739----T: 14649344 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14646739----T: 14649344 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14649344----T: 14651949 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14649344----T: 14651949 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14651949----T: 14654554 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14651949----T: 14654554 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14654554----T: 14657159 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14654554----T: 14657159 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14657159----T: 14659764 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14657159----T: 14659764 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14659764----T: 14662369 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14659764----T: 14662369 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14662369----T: 14664974 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14662369----T: 14664974 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14664974----T: 14667579 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14664974----T: 14667579 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14667579----T: 14670184 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14667579----T: 14670184 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14670184----T: 14672789 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14670184----T: 14672789 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14672789----T: 14675394 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14672789----T: 14675394 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14675394----T: 14677999 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14675394----T: 14677999 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14677999----T: 14680604 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14677999----T: 14680604 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14680604----T: 14683209 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14680604----T: 14683209 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14683209----T: 14685814 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14683209----T: 14685814 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14685814----T: 14688419 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14685814----T: 14688419 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14688419----T: 14691024 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14688419----T: 14691024 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14691024----T: 14693629 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14691024----T: 14693629 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14693629----T: 14696234 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14693629----T: 14696234 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14696234----T: 14698839 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14696234----T: 14698839 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14698839----T: 14701444 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14698839----T: 14701444 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14701444----T: 14704049 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14701444----T: 14704049 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14704049----T: 14706654 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14704049----T: 14706654 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14706654----T: 14709259 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14706654----T: 14709259 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14709259----T: 14711864 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14709259----T: 14711864 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14711864----T: 14714469 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14711864----T: 14714469 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14714469----T: 14717074 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14714469----T: 14717074 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14717074----T: 14719679 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14717074----T: 14719679 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14719679----T: 14722284 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14719679----T: 14722284 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14722284----T: 14724889 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14722284----T: 14724889 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14724889----T: 14727494 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14724889----T: 14727494 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14727494----T: 14730099 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14727494----T: 14730099 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14730099----T: 14732704 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14730099----T: 14732704 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14732704----T: 14735309 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14732704----T: 14735309 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14735309----T: 14737914 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14735309----T: 14737914 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14737914----T: 14740519 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14737914----T: 14740519 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14740519----T: 14743124 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14740519----T: 14743124 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14743124----T: 14745729 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14743124----T: 14745729 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14745729----T: 14748334 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14745729----T: 14748334 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14748334----T: 14750939 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14748334----T: 14750939 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14750939----T: 14753544 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14750939----T: 14753544 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14753544----T: 14756149 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14753544----T: 14756149 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14756149----T: 14758754 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14756149----T: 14758754 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14758754----T: 14761359 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14758754----T: 14761359 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14761359----T: 14763964 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14761359----T: 14763964 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14763964----T: 14766569 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14763964----T: 14766569 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14766569----T: 14769174 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14766569----T: 14769174 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14769174----T: 14771779 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14769174----T: 14771779 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14771779----T: 14774384 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14771779----T: 14774384 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14774384----T: 14776989 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14774384----T: 14776989 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14776989----T: 14779594 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14776989----T: 14779594 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14779594----T: 14782199 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14779594----T: 14782199 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14782199----T: 14784804 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14782199----T: 14784804 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14784804----T: 14787409 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14784804----T: 14787409 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14787409----T: 14790014 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14787409----T: 14790014 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14790014----T: 14792619 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14790014----T: 14792619 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14792619----T: 14795224 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14792619----T: 14795224 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14795224----T: 14797829 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14795224----T: 14797829 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14797829----T: 14800434 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14797829----T: 14800434 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14800434----T: 14803039 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14800434----T: 14803039 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14803039----T: 14805644 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14803039----T: 14805644 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14805644----T: 14808249 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14805644----T: 14808249 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14808249----T: 14810854 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14808249----T: 14810854 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14810854----T: 14813459 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14810854----T: 14813459 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14813459----T: 14816064 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14813459----T: 14816064 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14816064----T: 14818669 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14816064----T: 14818669 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14818669----T: 14821274 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14818669----T: 14821274 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14821274----T: 14823879 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14821274----T: 14823879 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14823879----T: 14826484 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14823879----T: 14826484 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14826484----T: 14829089 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14826484----T: 14829089 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14829089----T: 14831694 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14829089----T: 14831694 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14831694----T: 14834299 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14831694----T: 14834299 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14834299----T: 14836904 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14834299----T: 14836904 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14836904----T: 14839509 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14836904----T: 14839509 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14839509----T: 14842114 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14839509----T: 14842114 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14842114----T: 14844719 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14842114----T: 14844719 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14844719----T: 14847324 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14844719----T: 14847324 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14847324----T: 14849929 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14847324----T: 14849929 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14849929----T: 14852534 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14849929----T: 14852534 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14852534----T: 14855139 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14852534----T: 14855139 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14855139----T: 14857744 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14855139----T: 14857744 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14857744----T: 14860349 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14857744----T: 14860349 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14860349----T: 14862954 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14860349----T: 14862954 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14862954----T: 14865559 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14862954----T: 14865559 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14865559----T: 14868164 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14865559----T: 14868164 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14868164----T: 14870769 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14868164----T: 14870769 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14870769----T: 14873374 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14870769----T: 14873374 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14873374----T: 14875979 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14873374----T: 14875979 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14875979----T: 14878584 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14875979----T: 14878584 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14878584----T: 14881189 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14878584----T: 14881189 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14881189----T: 14883794 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14881189----T: 14883794 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14883794----T: 14886399 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14883794----T: 14886399 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14886399----T: 14889004 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14886399----T: 14889004 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14889004----T: 14891609 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14889004----T: 14891609 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14891609----T: 14894214 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14891609----T: 14894214 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14894214----T: 14896819 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14894214----T: 14896819 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14896819----T: 14899424 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14896819----T: 14899424 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14899424----T: 14902029 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14899424----T: 14902029 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14902029----T: 14904634 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14902029----T: 14904634 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14904634----T: 14907239 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14904634----T: 14907239 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14907239----T: 14909844 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14907239----T: 14909844 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14909844----T: 14912449 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14909844----T: 14912449 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14912449----T: 14915054 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14912449----T: 14915054 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14915054----T: 14917659 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14915054----T: 14917659 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14917659----T: 14920264 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14917659----T: 14920264 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14920264----T: 14922869 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14920264----T: 14922869 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14922869----T: 14925474 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14922869----T: 14925474 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14925474----T: 14928079 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14925474----T: 14928079 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14928079----T: 14930684 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14928079----T: 14930684 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14930684----T: 14933289 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14930684----T: 14933289 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14933289----T: 14935894 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14933289----T: 14935894 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14935894----T: 14938499 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14935894----T: 14938499 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14938499----T: 14941104 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14938499----T: 14941104 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14941104----T: 14943709 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14941104----T: 14943709 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14943709----T: 14946314 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14943709----T: 14946314 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14946314----T: 14948919 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14946314----T: 14948919 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14948919----T: 14951524 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14948919----T: 14951524 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14951524----T: 14954129 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14951524----T: 14954129 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14954129----T: 14956734 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14954129----T: 14956734 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14956734----T: 14959339 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14956734----T: 14959339 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14959339----T: 14961944 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14959339----T: 14961944 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14961944----T: 14964549 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14961944----T: 14964549 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14964549----T: 14967154 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14964549----T: 14967154 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14967154----T: 14969759 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14967154----T: 14969759 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14969759----T: 14972364 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14969759----T: 14972364 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14972364----T: 14974969 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14972364----T: 14974969 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14974969----T: 14977574 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14974969----T: 14977574 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14977574----T: 14980179 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14977574----T: 14980179 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14980179----T: 14982784 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14980179----T: 14982784 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14982784----T: 14985389 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14982784----T: 14985389 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14985389----T: 14987994 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14985389----T: 14987994 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14987994----T: 14990599 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14987994----T: 14990599 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14990599----T: 14993204 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14990599----T: 14993204 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14993204----T: 14995809 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14993204----T: 14995809 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14995809----T: 14998414 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14995809----T: 14998414 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14998414----T: 15001019 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14998414----T: 15001019 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15001019----T: 15003624 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15001019----T: 15003624 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15003624----T: 15006229 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15003624----T: 15006229 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15006229----T: 15008834 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15006229----T: 15008834 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15008834----T: 15011439 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15008834----T: 15011439 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15011439----T: 15014044 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15011439----T: 15014044 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15014044----T: 15016649 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15014044----T: 15016649 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15016649----T: 15019254 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15016649----T: 15019254 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15019254----T: 15021859 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15019254----T: 15021859 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15021859----T: 15024464 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15021859----T: 15024464 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15024464----T: 15027069 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15024464----T: 15027069 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15027069----T: 15029674 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15027069----T: 15029674 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15029674----T: 15032279 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15029674----T: 15032279 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15032279----T: 15034884 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15032279----T: 15034884 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15034884----T: 15037489 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15034884----T: 15037489 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15037489----T: 15040094 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15037489----T: 15040094 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15040094----T: 15042699 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15040094----T: 15042699 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15042699----T: 15045304 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15042699----T: 15045304 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15045304----T: 15047909 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15045304----T: 15047909 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15047909----T: 15050514 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15047909----T: 15050514 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15050514----T: 15053119 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15050514----T: 15053119 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15053119----T: 15055724 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15053119----T: 15055724 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15055724----T: 15058329 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15055724----T: 15058329 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15058329----T: 15060934 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15058329----T: 15060934 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15060935----T: 15063540 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15060935----T: 15063540 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15064171----T: 15066776 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15064171----T: 15066776 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15066776----T: 15069381 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15066776----T: 15069381 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15069381----T: 15071986 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15069381----T: 15071986 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15071986----T: 15074591 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15071986----T: 15074591 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15074591----T: 15077196 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15074591----T: 15077196 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15077196----T: 15079801 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15077196----T: 15079801 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15079801----T: 15082406 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15079801----T: 15082406 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15082406----T: 15085011 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15082406----T: 15085011 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15085011----T: 15087616 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15085011----T: 15087616 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15087616----T: 15090221 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15087616----T: 15090221 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15090221----T: 15092826 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15090221----T: 15092826 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15092826----T: 15095431 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15092826----T: 15095431 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15095431----T: 15098036 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15095431----T: 15098036 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15098036----T: 15100641 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15098036----T: 15100641 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15100641----T: 15103246 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15100641----T: 15103246 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15103246----T: 15105851 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15103246----T: 15105851 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15105851----T: 15108456 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15105851----T: 15108456 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15108456----T: 15111061 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15108456----T: 15111061 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15111061----T: 15113666 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15111061----T: 15113666 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15113666----T: 15116271 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15113666----T: 15116271 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15116271----T: 15118876 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15116271----T: 15118876 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15118876----T: 15121481 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15118876----T: 15121481 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15121481----T: 15124086 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15121481----T: 15124086 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15124086----T: 15126691 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15124086----T: 15126691 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15126691----T: 15129296 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15126691----T: 15129296 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15129296----T: 15131901 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15129296----T: 15131901 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15131901----T: 15134506 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15131901----T: 15134506 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15134506----T: 15137111 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15134506----T: 15137111 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15137111----T: 15139716 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15137111----T: 15139716 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15139716----T: 15142321 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15139716----T: 15142321 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15142321----T: 15144926 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15142321----T: 15144926 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15144926----T: 15147531 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15144926----T: 15147531 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15147531----T: 15150136 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15147531----T: 15150136 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15150136----T: 15152741 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15150136----T: 15152741 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15152741----T: 15155346 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15152741----T: 15155346 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15155346----T: 15157951 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15155346----T: 15157951 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15157951----T: 15160556 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15157951----T: 15160556 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15160556----T: 15163161 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15160556----T: 15163161 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15163161----T: 15165766 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15163161----T: 15165766 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15165766----T: 15168371 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15165766----T: 15168371 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15168371----T: 15170976 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15168371----T: 15170976 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15170976----T: 15173581 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15170976----T: 15173581 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15173581----T: 15176186 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15173581----T: 15176186 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15176186----T: 15178791 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15176186----T: 15178791 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15178791----T: 15181396 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15178791----T: 15181396 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15181396----T: 15184001 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15181396----T: 15184001 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15184001----T: 15186606 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15184001----T: 15186606 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15186606----T: 15189211 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15186606----T: 15189211 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15189211----T: 15191816 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15189211----T: 15191816 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15191816----T: 15194421 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15191816----T: 15194421 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15194421----T: 15197026 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15194421----T: 15197026 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15197026----T: 15199631 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15197026----T: 15199631 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15199631----T: 15202236 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15199631----T: 15202236 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15202236----T: 15204841 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15202236----T: 15204841 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15204841----T: 15207446 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15204841----T: 15207446 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15207446----T: 15210051 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15207446----T: 15210051 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15210051----T: 15212656 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15210051----T: 15212656 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15212656----T: 15215261 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15212656----T: 15215261 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15215261----T: 15217866 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15215261----T: 15217866 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15217866----T: 15220471 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15217866----T: 15220471 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15220471----T: 15223076 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15220471----T: 15223076 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15223076----T: 15225681 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15223076----T: 15225681 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15225681----T: 15228286 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15225681----T: 15228286 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15228286----T: 15230891 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15228286----T: 15230891 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15230891----T: 15233496 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15230891----T: 15233496 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15233496----T: 15236101 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15233496----T: 15236101 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15236101----T: 15238706 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15236101----T: 15238706 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15238706----T: 15241311 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15238706----T: 15241311 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15241311----T: 15243916 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15241311----T: 15243916 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15243916----T: 15246521 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15243916----T: 15246521 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15246521----T: 15249126 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15246521----T: 15249126 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15249126----T: 15251731 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15249126----T: 15251731 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15251731----T: 15254336 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15251731----T: 15254336 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15254336----T: 15256941 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15254336----T: 15256941 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15256941----T: 15259546 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15256941----T: 15259546 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15259546----T: 15262151 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15259546----T: 15262151 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15262151----T: 15264756 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15262151----T: 15264756 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15264756----T: 15267361 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15264756----T: 15267361 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15267361----T: 15269966 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15267361----T: 15269966 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15269966----T: 15272571 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15269966----T: 15272571 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15272571----T: 15275176 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15272571----T: 15275176 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15275176----T: 15277781 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15275176----T: 15277781 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15277781----T: 15280386 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15277781----T: 15280386 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15280386----T: 15282991 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15280386----T: 15282991 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15282991----T: 15285596 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15282991----T: 15285596 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15285596----T: 15288201 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15285596----T: 15288201 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15288201----T: 15290806 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15288201----T: 15290806 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15290806----T: 15293411 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15290806----T: 15293411 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15293411----T: 15296016 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15293411----T: 15296016 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15296016----T: 15298621 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15296016----T: 15298621 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15298621----T: 15301226 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15298621----T: 15301226 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15301226----T: 15303831 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15301226----T: 15303831 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15303831----T: 15306436 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15303831----T: 15306436 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15306436----T: 15309041 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15306436----T: 15309041 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15309041----T: 15311646 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15309041----T: 15311646 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15311646----T: 15314251 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15311646----T: 15314251 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15314251----T: 15316856 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15314251----T: 15316856 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15316856----T: 15319461 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15316856----T: 15319461 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15319461----T: 15322066 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15319461----T: 15322066 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15322066----T: 15324671 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15322066----T: 15324671 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15324671----T: 15327276 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15324671----T: 15327276 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15327276----T: 15329881 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15327276----T: 15329881 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15329881----T: 15332486 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15329881----T: 15332486 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15332486----T: 15335091 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15332486----T: 15335091 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15335091----T: 15337696 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15335091----T: 15337696 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15337696----T: 15340301 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15337696----T: 15340301 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15340301----T: 15342906 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15340301----T: 15342906 	 St: c07bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15342906----T: 15345511 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15342906----T: 15345511 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15345511----T: 15348116 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15345511----T: 15348116 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15348116----T: 15350721 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15348116----T: 15350721 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15350721----T: 15353326 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15350721----T: 15353326 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15353326----T: 15355931 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15353326----T: 15355931 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15355931----T: 15358536 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15355931----T: 15358536 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15358536----T: 15361141 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15358536----T: 15361141 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15361141----T: 15363746 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15361141----T: 15363746 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15363746----T: 15366351 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15363746----T: 15366351 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15366351----T: 15368956 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15366351----T: 15368956 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15368956----T: 15371561 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15368956----T: 15371561 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15371561----T: 15374166 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15371561----T: 15374166 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15374166----T: 15376771 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15374166----T: 15376771 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15376771----T: 15379376 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15376771----T: 15379376 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15379376----T: 15381981 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15379376----T: 15381981 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15381981----T: 15384586 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15381981----T: 15384586 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15384586----T: 15387191 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15384586----T: 15387191 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15387191----T: 15389796 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15387191----T: 15389796 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15389796----T: 15392401 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15389796----T: 15392401 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15392401----T: 15395006 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15392401----T: 15395006 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15395006----T: 15397611 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15395006----T: 15397611 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15397611----T: 15400216 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15397611----T: 15400216 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15400216----T: 15402821 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15400216----T: 15402821 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15402821----T: 15405426 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15402821----T: 15405426 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15405426----T: 15408031 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15405426----T: 15408031 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15408031----T: 15410636 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15408031----T: 15410636 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15410636----T: 15413241 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15410636----T: 15413241 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15413241----T: 15415846 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15413241----T: 15415846 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15415846----T: 15418451 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15415846----T: 15418451 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15418451----T: 15421056 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15418451----T: 15421056 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15421056----T: 15423661 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15421056----T: 15423661 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15423661----T: 15426266 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15423661----T: 15426266 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15426266----T: 15428871 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15426266----T: 15428871 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15428871----T: 15431476 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15428871----T: 15431476 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15431476----T: 15434081 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15431476----T: 15434081 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15434081----T: 15436686 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15434081----T: 15436686 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15436686----T: 15439291 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15436686----T: 15439291 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15439291----T: 15441896 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15439291----T: 15441896 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15441896----T: 15444501 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15441896----T: 15444501 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15444501----T: 15447106 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15444501----T: 15447106 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15447106----T: 15449711 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15447106----T: 15449711 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15449711----T: 15452316 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15449711----T: 15452316 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15452316----T: 15454921 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15452316----T: 15454921 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15454921----T: 15457526 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15454921----T: 15457526 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15457526----T: 15460131 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15457526----T: 15460131 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15460131----T: 15462736 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15460131----T: 15462736 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15462736----T: 15465341 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15462736----T: 15465341 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15465341----T: 15467946 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15465341----T: 15467946 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15467946----T: 15470551 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15467946----T: 15470551 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15470551----T: 15473156 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15470551----T: 15473156 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15473156----T: 15475761 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15473156----T: 15475761 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15475761----T: 15478366 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15475761----T: 15478366 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15478366----T: 15480971 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15478366----T: 15480971 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15480971----T: 15483576 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15480971----T: 15483576 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15483576----T: 15486181 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15483576----T: 15486181 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15486181----T: 15488786 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15486181----T: 15488786 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15488786----T: 15491391 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15488786----T: 15491391 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15491391----T: 15493996 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15491391----T: 15493996 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15493996----T: 15496601 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15493996----T: 15496601 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15496601----T: 15499206 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15496601----T: 15499206 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15499206----T: 15501811 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15499206----T: 15501811 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15501811----T: 15504416 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15501811----T: 15504416 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15504416----T: 15507021 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15504416----T: 15507021 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15507021----T: 15509626 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15507021----T: 15509626 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15509626----T: 15512231 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15509626----T: 15512231 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15512231----T: 15514836 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15512231----T: 15514836 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15514836----T: 15517441 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15514836----T: 15517441 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15517441----T: 15520046 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15517441----T: 15520046 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15520046----T: 15522651 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15520046----T: 15522651 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15522651----T: 15525256 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15522651----T: 15525256 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15525256----T: 15527861 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15525256----T: 15527861 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15527861----T: 15530466 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15527861----T: 15530466 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15530466----T: 15533071 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15530466----T: 15533071 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15533071----T: 15535676 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15533071----T: 15535676 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15535676----T: 15538281 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15535676----T: 15538281 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15538281----T: 15540886 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15538281----T: 15540886 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15540886----T: 15543491 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15540886----T: 15543491 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15543491----T: 15546096 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15543491----T: 15546096 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15546096----T: 15548701 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15546096----T: 15548701 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15548701----T: 15551306 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15548701----T: 15551306 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15551306----T: 15553911 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15551306----T: 15553911 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15553911----T: 15556516 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15553911----T: 15556516 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15556516----T: 15559121 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15556516----T: 15559121 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15559121----T: 15561726 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15559121----T: 15561726 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15561726----T: 15564331 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15561726----T: 15564331 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15564331----T: 15566936 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15564331----T: 15566936 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15566936----T: 15569541 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15566936----T: 15569541 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15569541----T: 15572146 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15569541----T: 15572146 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15572146----T: 15574751 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15572146----T: 15574751 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15574751----T: 15577356 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15574751----T: 15577356 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15577356----T: 15579961 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15577356----T: 15579961 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15579961----T: 15582566 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15579961----T: 15582566 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15582566----T: 15585171 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15582566----T: 15585171 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15585171----T: 15587776 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15585171----T: 15587776 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15587776----T: 15590381 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15587776----T: 15590381 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15590381----T: 15592986 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15590381----T: 15592986 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15592986----T: 15595591 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15592986----T: 15595591 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15595591----T: 15598196 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15595591----T: 15598196 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15598196----T: 15600801 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15598196----T: 15600801 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15600801----T: 15603406 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15600801----T: 15603406 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15603406----T: 15606011 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15603406----T: 15606011 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15606011----T: 15608616 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15606011----T: 15608616 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15608616----T: 15611221 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15608616----T: 15611221 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15611221----T: 15613826 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15611221----T: 15613826 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15613826----T: 15616431 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15613826----T: 15616431 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15616431----T: 15619036 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15616431----T: 15619036 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15619036----T: 15621641 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15619036----T: 15621641 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15621641----T: 15624246 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15621641----T: 15624246 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15624246----T: 15626851 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15624246----T: 15626851 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15626851----T: 15629456 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15626851----T: 15629456 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15629456----T: 15632061 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15629456----T: 15632061 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15632061----T: 15634666 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15632061----T: 15634666 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15634666----T: 15637271 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15634666----T: 15637271 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15637271----T: 15639876 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15637271----T: 15639876 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15639876----T: 15642481 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15639876----T: 15642481 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15642481----T: 15645086 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15642481----T: 15645086 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15645086----T: 15647691 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15645086----T: 15647691 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15647692----T: 15650297 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15647692----T: 15650297 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15650914----T: 15653519 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15650914----T: 15653519 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15653519----T: 15656124 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15653519----T: 15656124 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15656124----T: 15658729 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15656124----T: 15658729 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15658729----T: 15661334 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15658729----T: 15661334 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15661334----T: 15663939 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15661334----T: 15663939 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15663939----T: 15666544 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15663939----T: 15666544 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15666544----T: 15669149 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15666544----T: 15669149 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15669149----T: 15671754 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15669149----T: 15671754 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15671754----T: 15674359 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15671754----T: 15674359 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15674359----T: 15676964 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15674359----T: 15676964 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15676964----T: 15679569 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15676964----T: 15679569 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15679569----T: 15682174 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15679569----T: 15682174 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15682174----T: 15684779 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15682174----T: 15684779 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15684779----T: 15687384 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15684779----T: 15687384 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15687384----T: 15689989 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15687384----T: 15689989 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15689989----T: 15692594 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15689989----T: 15692594 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15692594----T: 15695199 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15692594----T: 15695199 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15695199----T: 15697804 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15695199----T: 15697804 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15697804----T: 15700409 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15697804----T: 15700409 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15700409----T: 15703014 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15700409----T: 15703014 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15703014----T: 15705619 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15703014----T: 15705619 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15705619----T: 15708224 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15705619----T: 15708224 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15708224----T: 15710829 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15708224----T: 15710829 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15710829----T: 15713434 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15710829----T: 15713434 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15713434----T: 15716039 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15713434----T: 15716039 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15716039----T: 15718644 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15716039----T: 15718644 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15718644----T: 15721249 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15718644----T: 15721249 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15721249----T: 15723854 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15721249----T: 15723854 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15723854----T: 15726459 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15723854----T: 15726459 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15726459----T: 15729064 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15726459----T: 15729064 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15729064----T: 15731669 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15729064----T: 15731669 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15731669----T: 15734274 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15731669----T: 15734274 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15734274----T: 15736879 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15734274----T: 15736879 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15736879----T: 15739484 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15736879----T: 15739484 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15739484----T: 15742089 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15739484----T: 15742089 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15742089----T: 15744694 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15742089----T: 15744694 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15744694----T: 15747299 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15744694----T: 15747299 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15747299----T: 15749904 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15747299----T: 15749904 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15749904----T: 15752509 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15749904----T: 15752509 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15752509----T: 15755114 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15752509----T: 15755114 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15755114----T: 15757719 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15755114----T: 15757719 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15757719----T: 15760324 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15757719----T: 15760324 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15760324----T: 15762929 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15760324----T: 15762929 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15762929----T: 15765534 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15762929----T: 15765534 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15765534----T: 15768139 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15765534----T: 15768139 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15768139----T: 15770744 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15768139----T: 15770744 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15770744----T: 15773349 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15770744----T: 15773349 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15773349----T: 15775954 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15773349----T: 15775954 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15775954----T: 15778559 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15775954----T: 15778559 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15778559----T: 15781164 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15778559----T: 15781164 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15781164----T: 15783769 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15781164----T: 15783769 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15783769----T: 15786374 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15783769----T: 15786374 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15786374----T: 15788979 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15786374----T: 15788979 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15788979----T: 15791584 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15788979----T: 15791584 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15791584----T: 15794189 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15791584----T: 15794189 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15794189----T: 15796794 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15794189----T: 15796794 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15796794----T: 15799399 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15796794----T: 15799399 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15799399----T: 15802004 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15799399----T: 15802004 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15802004----T: 15804609 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15802004----T: 15804609 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15804609----T: 15807214 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15804609----T: 15807214 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15807214----T: 15809819 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15807214----T: 15809819 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15809819----T: 15812424 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15809819----T: 15812424 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15812424----T: 15815029 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15812424----T: 15815029 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15815029----T: 15817634 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15815029----T: 15817634 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15817634----T: 15820239 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15817634----T: 15820239 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15820239----T: 15822844 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15820239----T: 15822844 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15822844----T: 15825449 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15822844----T: 15825449 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15825449----T: 15828054 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15825449----T: 15828054 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15828054----T: 15830659 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15828054----T: 15830659 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15830659----T: 15833264 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15830659----T: 15833264 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15833264----T: 15835869 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15833264----T: 15835869 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15835869----T: 15838474 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15835869----T: 15838474 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15838474----T: 15841079 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15838474----T: 15841079 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15841079----T: 15843684 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15841079----T: 15843684 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15843684----T: 15846289 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15843684----T: 15846289 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15846289----T: 15848894 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15846289----T: 15848894 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15848894----T: 15851499 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15848894----T: 15851499 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15851499----T: 15854104 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15851499----T: 15854104 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15854104----T: 15856709 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15854104----T: 15856709 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15856709----T: 15859314 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15856709----T: 15859314 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15859314----T: 15861919 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15859314----T: 15861919 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15861919----T: 15864524 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15861919----T: 15864524 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15864524----T: 15867129 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15864524----T: 15867129 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15867129----T: 15869734 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15867129----T: 15869734 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15869734----T: 15872339 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15869734----T: 15872339 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15872339----T: 15874944 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15872339----T: 15874944 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15874944----T: 15877549 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15874944----T: 15877549 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15877549----T: 15880154 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15877549----T: 15880154 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15880154----T: 15882759 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15880154----T: 15882759 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15882759----T: 15885364 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15882759----T: 15885364 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15885364----T: 15887969 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15885364----T: 15887969 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15887969----T: 15890574 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15887969----T: 15890574 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15890574----T: 15893179 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15890574----T: 15893179 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15893179----T: 15895784 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15893179----T: 15895784 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15895784----T: 15898389 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15895784----T: 15898389 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15898389----T: 15900994 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15898389----T: 15900994 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15900994----T: 15903599 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15900994----T: 15903599 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15903599----T: 15906204 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15903599----T: 15906204 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15906204----T: 15908809 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15906204----T: 15908809 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15908809----T: 15911414 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15908809----T: 15911414 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15911414----T: 15914019 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15911414----T: 15914019 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15914019----T: 15916624 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15914019----T: 15916624 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15916624----T: 15919229 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15916624----T: 15919229 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15919229----T: 15921834 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15919229----T: 15921834 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15921834----T: 15924439 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15921834----T: 15924439 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15924439----T: 15927044 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15924439----T: 15927044 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15927044----T: 15929649 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15927044----T: 15929649 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15929649----T: 15932254 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15929649----T: 15932254 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15932254----T: 15934859 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15932254----T: 15934859 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15934859----T: 15937464 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15934859----T: 15937464 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15937464----T: 15940069 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15937464----T: 15940069 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15940069----T: 15942674 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15940069----T: 15942674 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15942674----T: 15945279 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15942674----T: 15945279 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15945279----T: 15947884 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15945279----T: 15947884 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15947884----T: 15950489 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15947884----T: 15950489 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15950489----T: 15953094 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15950489----T: 15953094 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15953094----T: 15955699 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15953094----T: 15955699 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15955699----T: 15958304 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15955699----T: 15958304 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15958304----T: 15960909 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15958304----T: 15960909 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15960909----T: 15963514 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15960909----T: 15963514 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15963514----T: 15966119 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15963514----T: 15966119 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15966119----T: 15968724 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15966119----T: 15968724 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15968724----T: 15971329 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15968724----T: 15971329 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15971329----T: 15973934 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15971329----T: 15973934 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15973934----T: 15976539 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15973934----T: 15976539 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15976539----T: 15979144 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15976539----T: 15979144 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15979144----T: 15981749 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15979144----T: 15981749 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15981749----T: 15984354 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15981749----T: 15984354 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15984354----T: 15986959 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15984354----T: 15986959 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15986959----T: 15989564 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15986959----T: 15989564 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15989564----T: 15992169 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15989564----T: 15992169 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15992169----T: 15994774 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15992169----T: 15994774 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15994774----T: 15997379 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15994774----T: 15997379 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15997379----T: 15999984 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15997379----T: 15999984 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15999984----T: 16002589 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15999984----T: 16002589 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16002589----T: 16005194 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16002589----T: 16005194 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16005194----T: 16007799 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16005194----T: 16007799 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16007799----T: 16010404 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16007799----T: 16010404 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16010404----T: 16013009 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16010404----T: 16013009 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16013009----T: 16015614 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16013009----T: 16015614 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16015614----T: 16018219 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16015614----T: 16018219 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16018219----T: 16020824 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16018219----T: 16020824 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16020824----T: 16023429 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16020824----T: 16023429 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16023429----T: 16026034 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16023429----T: 16026034 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16026034----T: 16028639 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16026034----T: 16028639 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16028639----T: 16031244 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16028639----T: 16031244 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16031244----T: 16033849 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16031244----T: 16033849 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16033849----T: 16036454 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16033849----T: 16036454 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16036454----T: 16039059 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16036454----T: 16039059 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16039059----T: 16041664 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16039059----T: 16041664 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16041664----T: 16044269 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16041664----T: 16044269 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16044269----T: 16046874 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16044269----T: 16046874 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16046874----T: 16049479 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16046874----T: 16049479 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16049479----T: 16052084 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16049479----T: 16052084 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16052084----T: 16054689 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16052084----T: 16054689 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16054689----T: 16057294 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16054689----T: 16057294 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16057294----T: 16059899 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16057294----T: 16059899 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16059899----T: 16062504 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16059899----T: 16062504 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16062504----T: 16065109 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16062504----T: 16065109 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16065109----T: 16067714 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16065109----T: 16067714 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16067714----T: 16070319 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16067714----T: 16070319 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16070319----T: 16072924 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16070319----T: 16072924 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16072924----T: 16075529 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16072924----T: 16075529 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16075529----T: 16078134 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16075529----T: 16078134 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16078134----T: 16080739 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16078134----T: 16080739 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16080739----T: 16083344 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16080739----T: 16083344 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16083344----T: 16085949 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16083344----T: 16085949 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16085949----T: 16088554 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16085949----T: 16088554 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16088554----T: 16091159 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16088554----T: 16091159 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16091159----T: 16093764 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16091159----T: 16093764 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16093764----T: 16096369 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16093764----T: 16096369 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16096369----T: 16098974 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16096369----T: 16098974 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16098974----T: 16101579 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16098974----T: 16101579 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16101579----T: 16104184 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16101579----T: 16104184 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16104184----T: 16106789 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16104184----T: 16106789 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16106789----T: 16109394 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16106789----T: 16109394 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16109394----T: 16111999 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16109394----T: 16111999 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16111999----T: 16114604 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16111999----T: 16114604 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16114604----T: 16117209 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16114604----T: 16117209 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16117209----T: 16119814 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16117209----T: 16119814 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16119814----T: 16122419 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16119814----T: 16122419 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16122419----T: 16125024 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16122419----T: 16125024 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16125024----T: 16127629 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16125024----T: 16127629 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16127629----T: 16130234 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16127629----T: 16130234 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16130234----T: 16132839 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16130234----T: 16132839 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16132839----T: 16135444 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16132839----T: 16135444 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16135444----T: 16138049 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16135444----T: 16138049 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16138049----T: 16140654 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16138049----T: 16140654 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16140654----T: 16143259 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16140654----T: 16143259 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16143259----T: 16145864 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16143259----T: 16145864 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16145864----T: 16148469 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16145864----T: 16148469 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16148469----T: 16151074 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16148469----T: 16151074 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16151074----T: 16153679 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16151074----T: 16153679 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16153679----T: 16156284 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16153679----T: 16156284 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16156284----T: 16158889 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16156284----T: 16158889 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16158889----T: 16161494 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16158889----T: 16161494 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16161494----T: 16164099 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16161494----T: 16164099 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16164099----T: 16166704 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16164099----T: 16166704 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16166704----T: 16169309 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16166704----T: 16169309 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16169309----T: 16171914 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16169309----T: 16171914 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16171914----T: 16174519 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16171914----T: 16174519 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16174519----T: 16177124 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16174519----T: 16177124 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16177124----T: 16179729 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16177124----T: 16179729 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16179729----T: 16182334 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16179729----T: 16182334 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16182334----T: 16184939 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16182334----T: 16184939 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16184939----T: 16187544 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16184939----T: 16187544 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16187544----T: 16190149 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16187544----T: 16190149 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16190149----T: 16192754 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16190149----T: 16192754 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16192754----T: 16195359 	 St: c07bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16192754----T: 16195359 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16195359----T: 16197964 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16195359----T: 16197964 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16197964----T: 16200569 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16197964----T: 16200569 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16200569----T: 16203174 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16200569----T: 16203174 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16203174----T: 16205779 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16203174----T: 16205779 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16205779----T: 16208384 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16205779----T: 16208384 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16208384----T: 16210989 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16208384----T: 16210989 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16210989----T: 16213594 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16210989----T: 16213594 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16213594----T: 16216199 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16213594----T: 16216199 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16216199----T: 16218804 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16216199----T: 16218804 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16218804----T: 16221409 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16218804----T: 16221409 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16221409----T: 16224014 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16221409----T: 16224014 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16224014----T: 16226619 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16224014----T: 16226619 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16226619----T: 16229224 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16226619----T: 16229224 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16229225----T: 16231830 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16229225----T: 16231830 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16232341----T: 16234946 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16232341----T: 16234946 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16234946----T: 16237551 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16234946----T: 16237551 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16237551----T: 16240156 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16237551----T: 16240156 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16240156----T: 16242761 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16240156----T: 16242761 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16242761----T: 16245366 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16242761----T: 16245366 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16245366----T: 16247971 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16245366----T: 16247971 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16247971----T: 16250576 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16247971----T: 16250576 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16250576----T: 16253181 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16250576----T: 16253181 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16253181----T: 16255786 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16253181----T: 16255786 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16255786----T: 16258391 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16255786----T: 16258391 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16258391----T: 16260996 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16258391----T: 16260996 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16260996----T: 16263601 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16260996----T: 16263601 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16263601----T: 16266206 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16263601----T: 16266206 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16266206----T: 16268811 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16266206----T: 16268811 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16268811----T: 16271416 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16268811----T: 16271416 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16271416----T: 16274021 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16271416----T: 16274021 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16274021----T: 16276626 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16274021----T: 16276626 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16276626----T: 16279231 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16276626----T: 16279231 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16279231----T: 16281836 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16279231----T: 16281836 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16281836----T: 16284441 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16281836----T: 16284441 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16284441----T: 16287046 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16284441----T: 16287046 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16287046----T: 16289651 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16287046----T: 16289651 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16289651----T: 16292256 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16289651----T: 16292256 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16292256----T: 16294861 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16292256----T: 16294861 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16294861----T: 16297466 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16294861----T: 16297466 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16297466----T: 16300071 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16297466----T: 16300071 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16300071----T: 16302676 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16300071----T: 16302676 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16302676----T: 16305281 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16302676----T: 16305281 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16305281----T: 16307886 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16305281----T: 16307886 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16307886----T: 16310491 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16307886----T: 16310491 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16310491----T: 16313096 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16310491----T: 16313096 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16313096----T: 16315701 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16313096----T: 16315701 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16315701----T: 16318306 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16315701----T: 16318306 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16318306----T: 16320911 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16318306----T: 16320911 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16320911----T: 16323516 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16320911----T: 16323516 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16323516----T: 16326121 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16323516----T: 16326121 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16326121----T: 16328726 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16326121----T: 16328726 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16328726----T: 16331331 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16328726----T: 16331331 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16331331----T: 16333936 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16331331----T: 16333936 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16333936----T: 16336541 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16333936----T: 16336541 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16336541----T: 16339146 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16336541----T: 16339146 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16339146----T: 16341751 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16339146----T: 16341751 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16341751----T: 16344356 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16341751----T: 16344356 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16344356----T: 16346961 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16344356----T: 16346961 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16346961----T: 16349566 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16346961----T: 16349566 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16349566----T: 16352171 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16349566----T: 16352171 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16352171----T: 16354776 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16352171----T: 16354776 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16354776----T: 16357381 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16354776----T: 16357381 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16357381----T: 16359986 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16357381----T: 16359986 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16359986----T: 16362591 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16359986----T: 16362591 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16362591----T: 16365196 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16362591----T: 16365196 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16365196----T: 16367801 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16365196----T: 16367801 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16367801----T: 16370406 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16367801----T: 16370406 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16370406----T: 16373011 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16370406----T: 16373011 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16373011----T: 16375616 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16373011----T: 16375616 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16375616----T: 16378221 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16375616----T: 16378221 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16378221----T: 16380826 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16378221----T: 16380826 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16380826----T: 16383431 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16380826----T: 16383431 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16383431----T: 16386036 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16383431----T: 16386036 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16386036----T: 16388641 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16386036----T: 16388641 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16388641----T: 16391246 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16388641----T: 16391246 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16391246----T: 16393851 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16391246----T: 16393851 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16393851----T: 16396456 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16393851----T: 16396456 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16396456----T: 16399061 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16396456----T: 16399061 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16399061----T: 16401666 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16399061----T: 16401666 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16401666----T: 16404271 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16401666----T: 16404271 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16404271----T: 16406876 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16404271----T: 16406876 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16406876----T: 16409481 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16406876----T: 16409481 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16409481----T: 16412086 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16409481----T: 16412086 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16412086----T: 16414691 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16412086----T: 16414691 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16414691----T: 16417296 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16414691----T: 16417296 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16417296----T: 16419901 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16417296----T: 16419901 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16419901----T: 16422506 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16419901----T: 16422506 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16422506----T: 16425111 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16422506----T: 16425111 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16425111----T: 16427716 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16425111----T: 16427716 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16427716----T: 16430321 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16427716----T: 16430321 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16430321----T: 16432926 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16430321----T: 16432926 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16432926----T: 16435531 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16432926----T: 16435531 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16435531----T: 16438136 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16435531----T: 16438136 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16438136----T: 16440741 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16438136----T: 16440741 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16440741----T: 16443346 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16440741----T: 16443346 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16443346----T: 16445951 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16443346----T: 16445951 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16445951----T: 16448556 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16445951----T: 16448556 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16448556----T: 16451161 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16448556----T: 16451161 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16451161----T: 16453766 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16451161----T: 16453766 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16453766----T: 16456371 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16453766----T: 16456371 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16456371----T: 16458976 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16456371----T: 16458976 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16458976----T: 16461581 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16458976----T: 16461581 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16461581----T: 16464186 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16461581----T: 16464186 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16464186----T: 16466791 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16464186----T: 16466791 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16466791----T: 16469396 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16466791----T: 16469396 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16469396----T: 16472001 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16469396----T: 16472001 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16472001----T: 16474606 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16472001----T: 16474606 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16474606----T: 16477211 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16474606----T: 16477211 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16477211----T: 16479816 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16477211----T: 16479816 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16479816----T: 16482421 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16479816----T: 16482421 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16482421----T: 16485026 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16482421----T: 16485026 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16485026----T: 16487631 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16485026----T: 16487631 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16487631----T: 16490236 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16487631----T: 16490236 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16490236----T: 16492841 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16490236----T: 16492841 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16492841----T: 16495446 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16492841----T: 16495446 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16495446----T: 16498051 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16495446----T: 16498051 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16498051----T: 16500656 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16498051----T: 16500656 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16500656----T: 16503261 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16500656----T: 16503261 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16503261----T: 16505866 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16503261----T: 16505866 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16505866----T: 16508471 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16505866----T: 16508471 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16508471----T: 16511076 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16508471----T: 16511076 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16511076----T: 16513681 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16511076----T: 16513681 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16513681----T: 16516286 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16513681----T: 16516286 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16516286----T: 16518891 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16516286----T: 16518891 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16518891----T: 16521496 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16518891----T: 16521496 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16521496----T: 16524101 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16521496----T: 16524101 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16524101----T: 16526706 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16524101----T: 16526706 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16526706----T: 16529311 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16526706----T: 16529311 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16529311----T: 16531916 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16529311----T: 16531916 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16531916----T: 16534521 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16531916----T: 16534521 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16534521----T: 16537126 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16534521----T: 16537126 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16537126----T: 16539731 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16537126----T: 16539731 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16539731----T: 16542336 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16539731----T: 16542336 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16542336----T: 16544941 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16542336----T: 16544941 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16544941----T: 16547546 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16544941----T: 16547546 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16547546----T: 16550151 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16547546----T: 16550151 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16550151----T: 16552756 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16550151----T: 16552756 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16552756----T: 16555361 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16552756----T: 16555361 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16555361----T: 16557966 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16555361----T: 16557966 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16557966----T: 16560571 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16557966----T: 16560571 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16560571----T: 16563176 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16560571----T: 16563176 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16563176----T: 16565781 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16563176----T: 16565781 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16565781----T: 16568386 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16565781----T: 16568386 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16568386----T: 16570991 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16568386----T: 16570991 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16570991----T: 16573596 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16570991----T: 16573596 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16573596----T: 16576201 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16573596----T: 16576201 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16576201----T: 16578806 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16576201----T: 16578806 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16578806----T: 16581411 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16578806----T: 16581411 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16581411----T: 16584016 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16581411----T: 16584016 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16584016----T: 16586621 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16584016----T: 16586621 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16586621----T: 16589226 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16586621----T: 16589226 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16589226----T: 16591831 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16589226----T: 16591831 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16591831----T: 16594436 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16591831----T: 16594436 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16594436----T: 16597041 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16594436----T: 16597041 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16597041----T: 16599646 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16597041----T: 16599646 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16599646----T: 16602251 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16599646----T: 16602251 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16602251----T: 16604856 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16602251----T: 16604856 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16604856----T: 16607461 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16604856----T: 16607461 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16607461----T: 16610066 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16607461----T: 16610066 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16610066----T: 16612671 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16610066----T: 16612671 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16612671----T: 16615276 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16612671----T: 16615276 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16615276----T: 16617881 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16615276----T: 16617881 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16617881----T: 16620486 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16617881----T: 16620486 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16620486----T: 16623091 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16620486----T: 16623091 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16623091----T: 16625696 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16623091----T: 16625696 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16625696----T: 16628301 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16625696----T: 16628301 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16628301----T: 16630906 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16628301----T: 16630906 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16630906----T: 16633511 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16630906----T: 16633511 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16633511----T: 16636116 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16633511----T: 16636116 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16636116----T: 16638721 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16636116----T: 16638721 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16638721----T: 16641326 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16638721----T: 16641326 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16641326----T: 16643931 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16641326----T: 16643931 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16643931----T: 16646536 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16643931----T: 16646536 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16646536----T: 16649141 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16646536----T: 16649141 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16649141----T: 16651746 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16649141----T: 16651746 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16651746----T: 16654351 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16651746----T: 16654351 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16654351----T: 16656956 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16654351----T: 16656956 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16656956----T: 16659561 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16656956----T: 16659561 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16659561----T: 16662166 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16659561----T: 16662166 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16662166----T: 16664771 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16662166----T: 16664771 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16664771----T: 16667376 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16664771----T: 16667376 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16667376----T: 16669981 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16667376----T: 16669981 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16669981----T: 16672586 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16669981----T: 16672586 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16672586----T: 16675191 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16672586----T: 16675191 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16675191----T: 16677796 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16675191----T: 16677796 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16677796----T: 16680401 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16677796----T: 16680401 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16680401----T: 16683006 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16680401----T: 16683006 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16683006----T: 16685611 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16683006----T: 16685611 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16685611----T: 16688216 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16685611----T: 16688216 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16688216----T: 16690821 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16688216----T: 16690821 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16690821----T: 16693426 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16690821----T: 16693426 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16693426----T: 16696031 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16693426----T: 16696031 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16696031----T: 16698636 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16696031----T: 16698636 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16698636----T: 16701241 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16698636----T: 16701241 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16701241----T: 16703846 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16701241----T: 16703846 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16703846----T: 16706451 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16703846----T: 16706451 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16706451----T: 16709056 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16706451----T: 16709056 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16709056----T: 16711661 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16709056----T: 16711661 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16711661----T: 16714266 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16711661----T: 16714266 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16714266----T: 16716871 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16714266----T: 16716871 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16716871----T: 16719476 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16716871----T: 16719476 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16719476----T: 16722081 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16719476----T: 16722081 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16722081----T: 16724686 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16722081----T: 16724686 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16724686----T: 16727291 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16724686----T: 16727291 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16727291----T: 16729896 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16727291----T: 16729896 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16729896----T: 16732501 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16729896----T: 16732501 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16732501----T: 16735106 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16732501----T: 16735106 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16735106----T: 16737711 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16735106----T: 16737711 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16737711----T: 16740316 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16737711----T: 16740316 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16740316----T: 16742921 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16740316----T: 16742921 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16742921----T: 16745526 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16742921----T: 16745526 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16745526----T: 16748131 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16745526----T: 16748131 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16748131----T: 16750736 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16748131----T: 16750736 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16750736----T: 16753341 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16750736----T: 16753341 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16753341----T: 16755946 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16753341----T: 16755946 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16755946----T: 16758551 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16755946----T: 16758551 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16758551----T: 16761156 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16758551----T: 16761156 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16761156----T: 16763761 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16761156----T: 16763761 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16763761----T: 16766366 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16763761----T: 16766366 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16766366----T: 16768971 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16766366----T: 16768971 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16768971----T: 16771576 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16768971----T: 16771576 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16771576----T: 16774181 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16771576----T: 16774181 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16774181----T: 16776786 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16774181----T: 16776786 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16776786----T: 16779391 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16776786----T: 16779391 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16779391----T: 16781996 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16779391----T: 16781996 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16781996----T: 16784601 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16781996----T: 16784601 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16784601----T: 16787206 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16784601----T: 16787206 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16787206----T: 16789811 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16787206----T: 16789811 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16789811----T: 16792416 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16789811----T: 16792416 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16792416----T: 16795021 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16792416----T: 16795021 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16795021----T: 16797626 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16795021----T: 16797626 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16797626----T: 16800231 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16797626----T: 16800231 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16800231----T: 16802836 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16800231----T: 16802836 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16802836----T: 16805441 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16802836----T: 16805441 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16805441----T: 16808046 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16805441----T: 16808046 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16808046----T: 16810651 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16808046----T: 16810651 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16810652----T: 16813257 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16810652----T: 16813257 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17040441----T: 17085633 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(30.514517)
F: 17041051----T: 17043656 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17041051----T: 17043656 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17043656----T: 17046261 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17043656----T: 17046261 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17046261----T: 17048866 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17046261----T: 17048866 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17048866----T: 17051471 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17048866----T: 17051471 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17051471----T: 17054076 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17051471----T: 17054076 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17054076----T: 17056681 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17054076----T: 17056681 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17056681----T: 17059286 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17056681----T: 17059286 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17059286----T: 17061891 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17059286----T: 17061891 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17061891----T: 17064496 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17061891----T: 17064496 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17064496----T: 17067101 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17064496----T: 17067101 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17067101----T: 17069706 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17067101----T: 17069706 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17069706----T: 17072311 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17069706----T: 17072311 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17072311----T: 17074916 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17072311----T: 17074916 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17074917----T: 17077522 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17074917----T: 17077522 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17085633----T: 17088168 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 17088169----T: 17090704 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 17312855----T: 20193224 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1944.881104)
F: 17313394----T: 17315999 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17313394----T: 17315999 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17315999----T: 17318604 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17315999----T: 17318604 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17318604----T: 17321209 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17318604----T: 17321209 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17321209----T: 17323814 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17321209----T: 17323814 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17323814----T: 17326419 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17323814----T: 17326419 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17326419----T: 17329024 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17326419----T: 17329024 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17329024----T: 17331629 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17329024----T: 17331629 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17331629----T: 17334234 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17331629----T: 17334234 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17334234----T: 17336839 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17334234----T: 17336839 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17336839----T: 17339444 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17336839----T: 17339444 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17339444----T: 17342049 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17339444----T: 17342049 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17342049----T: 17344654 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17342049----T: 17344654 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17344654----T: 17347259 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17344654----T: 17347259 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17347259----T: 17349864 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17347259----T: 17349864 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17349864----T: 17352469 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17349864----T: 17352469 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17352469----T: 17355074 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17352469----T: 17355074 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17355074----T: 17357679 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17355074----T: 17357679 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17357679----T: 17360284 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17357679----T: 17360284 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17360284----T: 17362889 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17360284----T: 17362889 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17362889----T: 17365494 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17362889----T: 17365494 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17365494----T: 17368099 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17365494----T: 17368099 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17368099----T: 17370704 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17368099----T: 17370704 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17370704----T: 17373309 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17370704----T: 17373309 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17373309----T: 17375914 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17373309----T: 17375914 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17375914----T: 17378519 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17375914----T: 17378519 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17378519----T: 17381124 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17378519----T: 17381124 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17381124----T: 17383729 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17381124----T: 17383729 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17383729----T: 17386334 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17383729----T: 17386334 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17386334----T: 17388939 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17386334----T: 17388939 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17388939----T: 17391544 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17388939----T: 17391544 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17391544----T: 17394149 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17391544----T: 17394149 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17394149----T: 17396754 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17394149----T: 17396754 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17396754----T: 17399359 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17396754----T: 17399359 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17399359----T: 17401964 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17399359----T: 17401964 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17401964----T: 17404569 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17401964----T: 17404569 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17404569----T: 17407174 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17404569----T: 17407174 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17407174----T: 17409779 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17407174----T: 17409779 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17409779----T: 17412384 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17409779----T: 17412384 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17412384----T: 17414989 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17412384----T: 17414989 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17414989----T: 17417594 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17414989----T: 17417594 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17417594----T: 17420199 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17417594----T: 17420199 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17420199----T: 17422804 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17420199----T: 17422804 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17422804----T: 17425409 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17422804----T: 17425409 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17425409----T: 17428014 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17425409----T: 17428014 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17428014----T: 17430619 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17428014----T: 17430619 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17430619----T: 17433224 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17430619----T: 17433224 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17433224----T: 17435829 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17433224----T: 17435829 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17435829----T: 17438434 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17435829----T: 17438434 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17438434----T: 17441039 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17438434----T: 17441039 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17441039----T: 17443644 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17441039----T: 17443644 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17443644----T: 17446249 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17443644----T: 17446249 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17446249----T: 17448854 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17446249----T: 17448854 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17448854----T: 17451459 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17448854----T: 17451459 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17451459----T: 17454064 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17451459----T: 17454064 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17454064----T: 17456669 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17454064----T: 17456669 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17456669----T: 17459274 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17456669----T: 17459274 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17459274----T: 17461879 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17459274----T: 17461879 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17461879----T: 17464484 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17461879----T: 17464484 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17464484----T: 17467089 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17464484----T: 17467089 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17467089----T: 17469694 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17467089----T: 17469694 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17469694----T: 17472299 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17469694----T: 17472299 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17472299----T: 17474904 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17472299----T: 17474904 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17474904----T: 17477509 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17474904----T: 17477509 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17477509----T: 17480114 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17477509----T: 17480114 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17480114----T: 17482719 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17480114----T: 17482719 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17482719----T: 17485324 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17482719----T: 17485324 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17485324----T: 17487929 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17485324----T: 17487929 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17487929----T: 17490534 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17487929----T: 17490534 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17490534----T: 17493139 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17490534----T: 17493139 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17493139----T: 17495744 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17493139----T: 17495744 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17495744----T: 17498349 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17495744----T: 17498349 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17498349----T: 17500954 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17498349----T: 17500954 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17500954----T: 17503559 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17500954----T: 17503559 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17503559----T: 17506164 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17503559----T: 17506164 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17506164----T: 17508769 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17506164----T: 17508769 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17508769----T: 17511374 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17508769----T: 17511374 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17511374----T: 17513979 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17511374----T: 17513979 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17513979----T: 17516584 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17513979----T: 17516584 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17516584----T: 17519189 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17516584----T: 17519189 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17519189----T: 17521794 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17519189----T: 17521794 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17521794----T: 17524399 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17521794----T: 17524399 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17524399----T: 17527004 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17524399----T: 17527004 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17527004----T: 17529609 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17527004----T: 17529609 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17529609----T: 17532214 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17529609----T: 17532214 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17532214----T: 17534819 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17532214----T: 17534819 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17534819----T: 17537424 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17534819----T: 17537424 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17537424----T: 17540029 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17537424----T: 17540029 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17540029----T: 17542634 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17540029----T: 17542634 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17542634----T: 17545239 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17542634----T: 17545239 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17545239----T: 17547844 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17545239----T: 17547844 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17547844----T: 17550449 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17547844----T: 17550449 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17550449----T: 17553054 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17550449----T: 17553054 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17553054----T: 17555659 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17553054----T: 17555659 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17555659----T: 17558264 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17555659----T: 17558264 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17558264----T: 17560869 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17558264----T: 17560869 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17560869----T: 17563474 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17560869----T: 17563474 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17563474----T: 17566079 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17563474----T: 17566079 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17566079----T: 17568684 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17566079----T: 17568684 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17568684----T: 17571289 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17568684----T: 17571289 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17571289----T: 17573894 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17571289----T: 17573894 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17573894----T: 17576499 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17573894----T: 17576499 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17576499----T: 17579104 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17576499----T: 17579104 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17579104----T: 17581709 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17579104----T: 17581709 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17581709----T: 17584314 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17581709----T: 17584314 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17584314----T: 17586919 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17584314----T: 17586919 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17586919----T: 17589524 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17586919----T: 17589524 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17589524----T: 17592129 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17589524----T: 17592129 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17592129----T: 17594734 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17592129----T: 17594734 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17594734----T: 17597339 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17594734----T: 17597339 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17597339----T: 17599944 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17597339----T: 17599944 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17599944----T: 17602549 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17599944----T: 17602549 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17602549----T: 17605154 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17602549----T: 17605154 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17605154----T: 17607759 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17605154----T: 17607759 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17607759----T: 17610364 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17607759----T: 17610364 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17610364----T: 17612969 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17610364----T: 17612969 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17612969----T: 17615574 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17612969----T: 17615574 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17615574----T: 17618179 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17615574----T: 17618179 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17618179----T: 17620784 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17618179----T: 17620784 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17620784----T: 17623389 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17620784----T: 17623389 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17623389----T: 17625994 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17623389----T: 17625994 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17625994----T: 17628599 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17625994----T: 17628599 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17628599----T: 17631204 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17628599----T: 17631204 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17631204----T: 17633809 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17631204----T: 17633809 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17633809----T: 17636414 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17633809----T: 17636414 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17636414----T: 17639019 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17636414----T: 17639019 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17639019----T: 17641624 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17639019----T: 17641624 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17641624----T: 17644229 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17641624----T: 17644229 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17644229----T: 17646834 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17644229----T: 17646834 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17646834----T: 17649439 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17646834----T: 17649439 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17649439----T: 17652044 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17649439----T: 17652044 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17652044----T: 17654649 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17652044----T: 17654649 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17654649----T: 17657254 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17654649----T: 17657254 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17657254----T: 17659859 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17657254----T: 17659859 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17659859----T: 17662464 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17659859----T: 17662464 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17662464----T: 17665069 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17662464----T: 17665069 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17665069----T: 17667674 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17665069----T: 17667674 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17667674----T: 17670279 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17667674----T: 17670279 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17670279----T: 17672884 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17670279----T: 17672884 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17672884----T: 17675489 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17672884----T: 17675489 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17675489----T: 17678094 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17675489----T: 17678094 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17678094----T: 17680699 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17678094----T: 17680699 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17680699----T: 17683304 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17680699----T: 17683304 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17683304----T: 17685909 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17683304----T: 17685909 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17685909----T: 17688514 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17685909----T: 17688514 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17688514----T: 17691119 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17688514----T: 17691119 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17691119----T: 17693724 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17691119----T: 17693724 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17693724----T: 17696329 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17693724----T: 17696329 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17696329----T: 17698934 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17696329----T: 17698934 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17698934----T: 17701539 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17698934----T: 17701539 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17701539----T: 17704144 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17701539----T: 17704144 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17704144----T: 17706749 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17704144----T: 17706749 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17706749----T: 17709354 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17706749----T: 17709354 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17709354----T: 17711959 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17709354----T: 17711959 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17711959----T: 17714564 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17711959----T: 17714564 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17714564----T: 17717169 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17714564----T: 17717169 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17717169----T: 17719774 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17717169----T: 17719774 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17719774----T: 17722379 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17719774----T: 17722379 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17722379----T: 17724984 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17722379----T: 17724984 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17724984----T: 17727589 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17724984----T: 17727589 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17727589----T: 17730194 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17727589----T: 17730194 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17730194----T: 17732799 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17730194----T: 17732799 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17732799----T: 17735404 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17732799----T: 17735404 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17735404----T: 17738009 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17735404----T: 17738009 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17738009----T: 17740614 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17738009----T: 17740614 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17740614----T: 17743219 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17740614----T: 17743219 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17743219----T: 17745824 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17743219----T: 17745824 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17745824----T: 17748429 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17745824----T: 17748429 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17748429----T: 17751034 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17748429----T: 17751034 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17751034----T: 17753639 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17751034----T: 17753639 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17753639----T: 17756244 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17753639----T: 17756244 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17756244----T: 17758849 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17756244----T: 17758849 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17758849----T: 17761454 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17758849----T: 17761454 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17761454----T: 17764059 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17761454----T: 17764059 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17764059----T: 17766664 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17764059----T: 17766664 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17766664----T: 17769269 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17766664----T: 17769269 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17769269----T: 17771874 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17769269----T: 17771874 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17771874----T: 17774479 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17771874----T: 17774479 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17774479----T: 17777084 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17774479----T: 17777084 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17777084----T: 17779689 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17777084----T: 17779689 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17779689----T: 17782294 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17779689----T: 17782294 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17782294----T: 17784899 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17782294----T: 17784899 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17784899----T: 17787504 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17784899----T: 17787504 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17787504----T: 17790109 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17787504----T: 17790109 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17790109----T: 17792714 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17790109----T: 17792714 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17792714----T: 17795319 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17792714----T: 17795319 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17795319----T: 17797924 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17795319----T: 17797924 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17797924----T: 17800529 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17797924----T: 17800529 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17800529----T: 17803134 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17800529----T: 17803134 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17803134----T: 17805739 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17803134----T: 17805739 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17805739----T: 17808344 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17805739----T: 17808344 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17808344----T: 17810949 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17808344----T: 17810949 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17810949----T: 17813554 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17810949----T: 17813554 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17813554----T: 17816159 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17813554----T: 17816159 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17816159----T: 17818764 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17816159----T: 17818764 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17818764----T: 17821369 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17818764----T: 17821369 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17821369----T: 17823974 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17821369----T: 17823974 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17823974----T: 17826579 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17823974----T: 17826579 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17826579----T: 17829184 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17826579----T: 17829184 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17829184----T: 17831789 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17829184----T: 17831789 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17831789----T: 17834394 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17831789----T: 17834394 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17834394----T: 17836999 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17834394----T: 17836999 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17836999----T: 17839604 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17836999----T: 17839604 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17839604----T: 17842209 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17839604----T: 17842209 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17842209----T: 17844814 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17842209----T: 17844814 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17844814----T: 17847419 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17844814----T: 17847419 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17847419----T: 17850024 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17847419----T: 17850024 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17850024----T: 17852629 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17850024----T: 17852629 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17852629----T: 17855234 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17852629----T: 17855234 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17855234----T: 17857839 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17855234----T: 17857839 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17857839----T: 17860444 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17857839----T: 17860444 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17860444----T: 17863049 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17860444----T: 17863049 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17863049----T: 17865654 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17863049----T: 17865654 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17865654----T: 17868259 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17865654----T: 17868259 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17868259----T: 17870864 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17868259----T: 17870864 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17870864----T: 17873469 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17870864----T: 17873469 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17873469----T: 17876074 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17873469----T: 17876074 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17876074----T: 17878679 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17876074----T: 17878679 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17878679----T: 17881284 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17878679----T: 17881284 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17881284----T: 17883889 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17881284----T: 17883889 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17883889----T: 17886494 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17883889----T: 17886494 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17886494----T: 17889099 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17886494----T: 17889099 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17889099----T: 17891704 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17889099----T: 17891704 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17891704----T: 17894309 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17891704----T: 17894309 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17894310----T: 17896915 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17894310----T: 17896915 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17897384----T: 17899989 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17897384----T: 17899989 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17899989----T: 17902594 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17899989----T: 17902594 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17902594----T: 17905199 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17902594----T: 17905199 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17905199----T: 17907804 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17905199----T: 17907804 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17907804----T: 17910409 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17907804----T: 17910409 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17910409----T: 17913014 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17910409----T: 17913014 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17913014----T: 17915619 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17913014----T: 17915619 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17915619----T: 17918224 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17915619----T: 17918224 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17918224----T: 17920829 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17918224----T: 17920829 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17920829----T: 17923434 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17920829----T: 17923434 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17923434----T: 17926039 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17923434----T: 17926039 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17926039----T: 17928644 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17926039----T: 17928644 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17928644----T: 17931249 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17928644----T: 17931249 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17931249----T: 17933854 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17931249----T: 17933854 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17933854----T: 17936459 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17933854----T: 17936459 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17936459----T: 17939064 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17936459----T: 17939064 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17939064----T: 17941669 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17939064----T: 17941669 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17941669----T: 17944274 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17941669----T: 17944274 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17944274----T: 17946879 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17944274----T: 17946879 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17946879----T: 17949484 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17946879----T: 17949484 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17949484----T: 17952089 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17949484----T: 17952089 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17952089----T: 17954694 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17952089----T: 17954694 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17954694----T: 17957299 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17954694----T: 17957299 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17957299----T: 17959904 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17957299----T: 17959904 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17959904----T: 17962509 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17959904----T: 17962509 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17962509----T: 17965114 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17962509----T: 17965114 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17965114----T: 17967719 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17965114----T: 17967719 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17967719----T: 17970324 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17967719----T: 17970324 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17970324----T: 17972929 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17970324----T: 17972929 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17972929----T: 17975534 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17972929----T: 17975534 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17975534----T: 17978139 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17975534----T: 17978139 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17978139----T: 17980744 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17978139----T: 17980744 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17980744----T: 17983349 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17980744----T: 17983349 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17983349----T: 17985954 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17983349----T: 17985954 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17985954----T: 17988559 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17985954----T: 17988559 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17988559----T: 17991164 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17988559----T: 17991164 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17991164----T: 17993769 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17991164----T: 17993769 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17993769----T: 17996374 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17993769----T: 17996374 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17996374----T: 17998979 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17996374----T: 17998979 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17998979----T: 18001584 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17998979----T: 18001584 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18001584----T: 18004189 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18001584----T: 18004189 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18004189----T: 18006794 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18004189----T: 18006794 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18006794----T: 18009399 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18006794----T: 18009399 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18009399----T: 18012004 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18009399----T: 18012004 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18012004----T: 18014609 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18012004----T: 18014609 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18014609----T: 18017214 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18014609----T: 18017214 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18017214----T: 18019819 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18017214----T: 18019819 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18019819----T: 18022424 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18019819----T: 18022424 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18022424----T: 18025029 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18022424----T: 18025029 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18025029----T: 18027634 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18025029----T: 18027634 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18027634----T: 18030239 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18027634----T: 18030239 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18030239----T: 18032844 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18030239----T: 18032844 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18032844----T: 18035449 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18032844----T: 18035449 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18035449----T: 18038054 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18035449----T: 18038054 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18038054----T: 18040659 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18038054----T: 18040659 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18040659----T: 18043264 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18040659----T: 18043264 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18043264----T: 18045869 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18043264----T: 18045869 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18045869----T: 18048474 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18045869----T: 18048474 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18048474----T: 18051079 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18048474----T: 18051079 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18051079----T: 18053684 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18051079----T: 18053684 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18053684----T: 18056289 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18053684----T: 18056289 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18056289----T: 18058894 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18056289----T: 18058894 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18058894----T: 18061499 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18058894----T: 18061499 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18061499----T: 18064104 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18061499----T: 18064104 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18064104----T: 18066709 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18064104----T: 18066709 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18066709----T: 18069314 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18066709----T: 18069314 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18069314----T: 18071919 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18069314----T: 18071919 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18071919----T: 18074524 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18071919----T: 18074524 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18074524----T: 18077129 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18074524----T: 18077129 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18077129----T: 18079734 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18077129----T: 18079734 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18079734----T: 18082339 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18079734----T: 18082339 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18082339----T: 18084944 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18082339----T: 18084944 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18084944----T: 18087549 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18084944----T: 18087549 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18087549----T: 18090154 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18087549----T: 18090154 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18090154----T: 18092759 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18090154----T: 18092759 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18092759----T: 18095364 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18092759----T: 18095364 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18095364----T: 18097969 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18095364----T: 18097969 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18097969----T: 18100574 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18097969----T: 18100574 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18100574----T: 18103179 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18100574----T: 18103179 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18103179----T: 18105784 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18103179----T: 18105784 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18105784----T: 18108389 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18105784----T: 18108389 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18108389----T: 18110994 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18108389----T: 18110994 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18110994----T: 18113599 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18110994----T: 18113599 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18113599----T: 18116204 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18113599----T: 18116204 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18116204----T: 18118809 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18116204----T: 18118809 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18118809----T: 18121414 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18118809----T: 18121414 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18121414----T: 18124019 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18121414----T: 18124019 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18124019----T: 18126624 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18124019----T: 18126624 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18126624----T: 18129229 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18126624----T: 18129229 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18129229----T: 18131834 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18129229----T: 18131834 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18131834----T: 18134439 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18131834----T: 18134439 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18134439----T: 18137044 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18134439----T: 18137044 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18137044----T: 18139649 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18137044----T: 18139649 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18139649----T: 18142254 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18139649----T: 18142254 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18142254----T: 18144859 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18142254----T: 18144859 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18144859----T: 18147464 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18144859----T: 18147464 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18147464----T: 18150069 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18147464----T: 18150069 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18150069----T: 18152674 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18150069----T: 18152674 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18152674----T: 18155279 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18152674----T: 18155279 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18155279----T: 18157884 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18155279----T: 18157884 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18157884----T: 18160489 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18157884----T: 18160489 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18160489----T: 18163094 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18160489----T: 18163094 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18163094----T: 18165699 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18163094----T: 18165699 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18165699----T: 18168304 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18165699----T: 18168304 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18168304----T: 18170909 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18168304----T: 18170909 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18170909----T: 18173514 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18170909----T: 18173514 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18173514----T: 18176119 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18173514----T: 18176119 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18176119----T: 18178724 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18176119----T: 18178724 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18178724----T: 18181329 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18178724----T: 18181329 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18181329----T: 18183934 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18181329----T: 18183934 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18183934----T: 18186539 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18183934----T: 18186539 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18186539----T: 18189144 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18186539----T: 18189144 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18189144----T: 18191749 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18189144----T: 18191749 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18191749----T: 18194354 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18191749----T: 18194354 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18194354----T: 18196959 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18194354----T: 18196959 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18196959----T: 18199564 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18196959----T: 18199564 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18199564----T: 18202169 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18199564----T: 18202169 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18202169----T: 18204774 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18202169----T: 18204774 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18204774----T: 18207379 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18204774----T: 18207379 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18207379----T: 18209984 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18207379----T: 18209984 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18209984----T: 18212589 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18209984----T: 18212589 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18212589----T: 18215194 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18212589----T: 18215194 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18215194----T: 18217799 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18215194----T: 18217799 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18217799----T: 18220404 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18217799----T: 18220404 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18220404----T: 18223009 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18220404----T: 18223009 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18223009----T: 18225614 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18223009----T: 18225614 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18225614----T: 18228219 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18225614----T: 18228219 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18228219----T: 18230824 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18228219----T: 18230824 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18230824----T: 18233429 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18230824----T: 18233429 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18233429----T: 18236034 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18233429----T: 18236034 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18236034----T: 18238639 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18236034----T: 18238639 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18238639----T: 18241244 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18238639----T: 18241244 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18241244----T: 18243849 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18241244----T: 18243849 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18243849----T: 18246454 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18243849----T: 18246454 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18246454----T: 18249059 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18246454----T: 18249059 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18249059----T: 18251664 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18249059----T: 18251664 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18251664----T: 18254269 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18251664----T: 18254269 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18254269----T: 18256874 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18254269----T: 18256874 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18256874----T: 18259479 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18256874----T: 18259479 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18259479----T: 18262084 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18259479----T: 18262084 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18262084----T: 18264689 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18262084----T: 18264689 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18264689----T: 18267294 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18264689----T: 18267294 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18267294----T: 18269899 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18267294----T: 18269899 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18269899----T: 18272504 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18269899----T: 18272504 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18272504----T: 18275109 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18272504----T: 18275109 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18275109----T: 18277714 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18275109----T: 18277714 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18277714----T: 18280319 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18277714----T: 18280319 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18280319----T: 18282924 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18280319----T: 18282924 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18282924----T: 18285529 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18282924----T: 18285529 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18285529----T: 18288134 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18285529----T: 18288134 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18288134----T: 18290739 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18288134----T: 18290739 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18290739----T: 18293344 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18290739----T: 18293344 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18293344----T: 18295949 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18293344----T: 18295949 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18295949----T: 18298554 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18295949----T: 18298554 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18298554----T: 18301159 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18298554----T: 18301159 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18301159----T: 18303764 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18301159----T: 18303764 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18303764----T: 18306369 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18303764----T: 18306369 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18306369----T: 18308974 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18306369----T: 18308974 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18308974----T: 18311579 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18308974----T: 18311579 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18311579----T: 18314184 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18311579----T: 18314184 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18314184----T: 18316789 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18314184----T: 18316789 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18316789----T: 18319394 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18316789----T: 18319394 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18319394----T: 18321999 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18319394----T: 18321999 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18321999----T: 18324604 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18321999----T: 18324604 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18324604----T: 18327209 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18324604----T: 18327209 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18327209----T: 18329814 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18327209----T: 18329814 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18329814----T: 18332419 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18329814----T: 18332419 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18332419----T: 18335024 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18332419----T: 18335024 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18335024----T: 18337629 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18335024----T: 18337629 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18337629----T: 18340234 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18337629----T: 18340234 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18340234----T: 18342839 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18340234----T: 18342839 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18342839----T: 18345444 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18342839----T: 18345444 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18345444----T: 18348049 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18345444----T: 18348049 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18348049----T: 18350654 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18348049----T: 18350654 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18350654----T: 18353259 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18350654----T: 18353259 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18353259----T: 18355864 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18353259----T: 18355864 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18355864----T: 18358469 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18355864----T: 18358469 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18358469----T: 18361074 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18358469----T: 18361074 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18361074----T: 18363679 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18361074----T: 18363679 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18363679----T: 18366284 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18363679----T: 18366284 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18366284----T: 18368889 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18366284----T: 18368889 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18368889----T: 18371494 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18368889----T: 18371494 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18371494----T: 18374099 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18371494----T: 18374099 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18374099----T: 18376704 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18374099----T: 18376704 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18376704----T: 18379309 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18376704----T: 18379309 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18379309----T: 18381914 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18379309----T: 18381914 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18381914----T: 18384519 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18381914----T: 18384519 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18384519----T: 18387124 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18384519----T: 18387124 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18387124----T: 18389729 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18387124----T: 18389729 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18389729----T: 18392334 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18389729----T: 18392334 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18392334----T: 18394939 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18392334----T: 18394939 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18394939----T: 18397544 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18394939----T: 18397544 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18397544----T: 18400149 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18397544----T: 18400149 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18400149----T: 18402754 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18400149----T: 18402754 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18402754----T: 18405359 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18402754----T: 18405359 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18405359----T: 18407964 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18405359----T: 18407964 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18407964----T: 18410569 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18407964----T: 18410569 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18410569----T: 18413174 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18410569----T: 18413174 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18413174----T: 18415779 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18413174----T: 18415779 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18415779----T: 18418384 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18415779----T: 18418384 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18418384----T: 18420989 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18418384----T: 18420989 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18420989----T: 18423594 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18420989----T: 18423594 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18423594----T: 18426199 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18423594----T: 18426199 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18426199----T: 18428804 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18426199----T: 18428804 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18428804----T: 18431409 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18428804----T: 18431409 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18431409----T: 18434014 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18431409----T: 18434014 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18434014----T: 18436619 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18434014----T: 18436619 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18436619----T: 18439224 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18436619----T: 18439224 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18439224----T: 18441829 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18439224----T: 18441829 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18441829----T: 18444434 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18441829----T: 18444434 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18444434----T: 18447039 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18444434----T: 18447039 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18447039----T: 18449644 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18447039----T: 18449644 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18449644----T: 18452249 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18449644----T: 18452249 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18452249----T: 18454854 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18452249----T: 18454854 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18454854----T: 18457459 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18454854----T: 18457459 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18457459----T: 18460064 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18457459----T: 18460064 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18460064----T: 18462669 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18460064----T: 18462669 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18462669----T: 18465274 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18462669----T: 18465274 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18465274----T: 18467879 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18465274----T: 18467879 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18467879----T: 18470484 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18467879----T: 18470484 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18470484----T: 18473089 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18470484----T: 18473089 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18473089----T: 18475694 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18473089----T: 18475694 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18475694----T: 18478299 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18475694----T: 18478299 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18478299----T: 18480904 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18478299----T: 18480904 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18480905----T: 18483510 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18480905----T: 18483510 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18483979----T: 18486584 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18483979----T: 18486584 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18486584----T: 18489189 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18486584----T: 18489189 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18489189----T: 18491794 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18489189----T: 18491794 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18491794----T: 18494399 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18491794----T: 18494399 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18494399----T: 18497004 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18494399----T: 18497004 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18497004----T: 18499609 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18497004----T: 18499609 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18499609----T: 18502214 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18499609----T: 18502214 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18502214----T: 18504819 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18502214----T: 18504819 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18504819----T: 18507424 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18504819----T: 18507424 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18507424----T: 18510029 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18507424----T: 18510029 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18510029----T: 18512634 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18510029----T: 18512634 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18512634----T: 18515239 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18512634----T: 18515239 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18515239----T: 18517844 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18515239----T: 18517844 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18517844----T: 18520449 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18517844----T: 18520449 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18520449----T: 18523054 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18520449----T: 18523054 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18523054----T: 18525659 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18523054----T: 18525659 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18525659----T: 18528264 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18525659----T: 18528264 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18528264----T: 18530869 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18528264----T: 18530869 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18530869----T: 18533474 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18530869----T: 18533474 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18533474----T: 18536079 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18533474----T: 18536079 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18536079----T: 18538684 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18536079----T: 18538684 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18538684----T: 18541289 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18538684----T: 18541289 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18541289----T: 18543894 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18541289----T: 18543894 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18543894----T: 18546499 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18543894----T: 18546499 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18546499----T: 18549104 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18546499----T: 18549104 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18549104----T: 18551709 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18549104----T: 18551709 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18551709----T: 18554314 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18551709----T: 18554314 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18554314----T: 18556919 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18554314----T: 18556919 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18556919----T: 18559524 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18556919----T: 18559524 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18559524----T: 18562129 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18559524----T: 18562129 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18562129----T: 18564734 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18562129----T: 18564734 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18564734----T: 18567339 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18564734----T: 18567339 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18567339----T: 18569944 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18567339----T: 18569944 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18569944----T: 18572549 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18569944----T: 18572549 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18572549----T: 18575154 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18572549----T: 18575154 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18575154----T: 18577759 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18575154----T: 18577759 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18577759----T: 18580364 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18577759----T: 18580364 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18580364----T: 18582969 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18580364----T: 18582969 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18582969----T: 18585574 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18582969----T: 18585574 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18585574----T: 18588179 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18585574----T: 18588179 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18588179----T: 18590784 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18588179----T: 18590784 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18590784----T: 18593389 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18590784----T: 18593389 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18593389----T: 18595994 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18593389----T: 18595994 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18595994----T: 18598599 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18595994----T: 18598599 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18598599----T: 18601204 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18598599----T: 18601204 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18601204----T: 18603809 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18601204----T: 18603809 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18603809----T: 18606414 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18603809----T: 18606414 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18606414----T: 18609019 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18606414----T: 18609019 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18609019----T: 18611624 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18609019----T: 18611624 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18611624----T: 18614229 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18611624----T: 18614229 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18614229----T: 18616834 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18614229----T: 18616834 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18616834----T: 18619439 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18616834----T: 18619439 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18619439----T: 18622044 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18619439----T: 18622044 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18622044----T: 18624649 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18622044----T: 18624649 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18624649----T: 18627254 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18624649----T: 18627254 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18627254----T: 18629859 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18627254----T: 18629859 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18629859----T: 18632464 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18629859----T: 18632464 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18632464----T: 18635069 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18632464----T: 18635069 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18635069----T: 18637674 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18635069----T: 18637674 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18637674----T: 18640279 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18637674----T: 18640279 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18640279----T: 18642884 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18640279----T: 18642884 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18642884----T: 18645489 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18642884----T: 18645489 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18645489----T: 18648094 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18645489----T: 18648094 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18648094----T: 18650699 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18648094----T: 18650699 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18650699----T: 18653304 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18650699----T: 18653304 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18653304----T: 18655909 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18653304----T: 18655909 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18655909----T: 18658514 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18655909----T: 18658514 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18658514----T: 18661119 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18658514----T: 18661119 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18661119----T: 18663724 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18661119----T: 18663724 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18663724----T: 18666329 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18663724----T: 18666329 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18666329----T: 18668934 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18666329----T: 18668934 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18668934----T: 18671539 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18668934----T: 18671539 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18671539----T: 18674144 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18671539----T: 18674144 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18674144----T: 18676749 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18674144----T: 18676749 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18676749----T: 18679354 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18676749----T: 18679354 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18679354----T: 18681959 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18679354----T: 18681959 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18681959----T: 18684564 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18681959----T: 18684564 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18684564----T: 18687169 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18684564----T: 18687169 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18687169----T: 18689774 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18687169----T: 18689774 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18689774----T: 18692379 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18689774----T: 18692379 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18692379----T: 18694984 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18692379----T: 18694984 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18694984----T: 18697589 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18694984----T: 18697589 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18697589----T: 18700194 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18697589----T: 18700194 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18700194----T: 18702799 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18700194----T: 18702799 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18702799----T: 18705404 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18702799----T: 18705404 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18705404----T: 18708009 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18705404----T: 18708009 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18708009----T: 18710614 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18708009----T: 18710614 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18710614----T: 18713219 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18710614----T: 18713219 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18713219----T: 18715824 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18713219----T: 18715824 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18715824----T: 18718429 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18715824----T: 18718429 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18718429----T: 18721034 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18718429----T: 18721034 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18721034----T: 18723639 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18721034----T: 18723639 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18723639----T: 18726244 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18723639----T: 18726244 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18726244----T: 18728849 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18726244----T: 18728849 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18728849----T: 18731454 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18728849----T: 18731454 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18731454----T: 18734059 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18731454----T: 18734059 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18734059----T: 18736664 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18734059----T: 18736664 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18736664----T: 18739269 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18736664----T: 18739269 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18739269----T: 18741874 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18739269----T: 18741874 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18741874----T: 18744479 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18741874----T: 18744479 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18744479----T: 18747084 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18744479----T: 18747084 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18747084----T: 18749689 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18747084----T: 18749689 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18749689----T: 18752294 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18749689----T: 18752294 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18752294----T: 18754899 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18752294----T: 18754899 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18754899----T: 18757504 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18754899----T: 18757504 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18757504----T: 18760109 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18757504----T: 18760109 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18760109----T: 18762714 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18760109----T: 18762714 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18762714----T: 18765319 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18762714----T: 18765319 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18765319----T: 18767924 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18765319----T: 18767924 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18767924----T: 18770529 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18767924----T: 18770529 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18770529----T: 18773134 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18770529----T: 18773134 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18773134----T: 18775739 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18773134----T: 18775739 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18775739----T: 18778344 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18775739----T: 18778344 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18778344----T: 18780949 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18778344----T: 18780949 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18780949----T: 18783554 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18780949----T: 18783554 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18783554----T: 18786159 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18783554----T: 18786159 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18786159----T: 18788764 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18786159----T: 18788764 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18788764----T: 18791369 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18788764----T: 18791369 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18791369----T: 18793974 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18791369----T: 18793974 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18793974----T: 18796579 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18793974----T: 18796579 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18796579----T: 18799184 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18796579----T: 18799184 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18799184----T: 18801789 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18799184----T: 18801789 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18801789----T: 18804394 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18801789----T: 18804394 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18804394----T: 18806999 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18804394----T: 18806999 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18806999----T: 18809604 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18806999----T: 18809604 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18809604----T: 18812209 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18809604----T: 18812209 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18812209----T: 18814814 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18812209----T: 18814814 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18814814----T: 18817419 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18814814----T: 18817419 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18817419----T: 18820024 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18817419----T: 18820024 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18820024----T: 18822629 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18820024----T: 18822629 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18822629----T: 18825234 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18822629----T: 18825234 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18825234----T: 18827839 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18825234----T: 18827839 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18827839----T: 18830444 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18827839----T: 18830444 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18830444----T: 18833049 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18830444----T: 18833049 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18833049----T: 18835654 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18833049----T: 18835654 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18835654----T: 18838259 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18835654----T: 18838259 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18838259----T: 18840864 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18838259----T: 18840864 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18840864----T: 18843469 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18840864----T: 18843469 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18843469----T: 18846074 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18843469----T: 18846074 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18846074----T: 18848679 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18846074----T: 18848679 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18848679----T: 18851284 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18848679----T: 18851284 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18851284----T: 18853889 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18851284----T: 18853889 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18853889----T: 18856494 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18853889----T: 18856494 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18856494----T: 18859099 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18856494----T: 18859099 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18859099----T: 18861704 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18859099----T: 18861704 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18861704----T: 18864309 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18861704----T: 18864309 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18864309----T: 18866914 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18864309----T: 18866914 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18866914----T: 18869519 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18866914----T: 18869519 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18869519----T: 18872124 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18869519----T: 18872124 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18872124----T: 18874729 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18872124----T: 18874729 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18874729----T: 18877334 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18874729----T: 18877334 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18877334----T: 18879939 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18877334----T: 18879939 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18879939----T: 18882544 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18879939----T: 18882544 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18882544----T: 18885149 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18882544----T: 18885149 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18885149----T: 18887754 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18885149----T: 18887754 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18887754----T: 18890359 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18887754----T: 18890359 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18890359----T: 18892964 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18890359----T: 18892964 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18892964----T: 18895569 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18892964----T: 18895569 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18895569----T: 18898174 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18895569----T: 18898174 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18898174----T: 18900779 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18898174----T: 18900779 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18900779----T: 18903384 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18900779----T: 18903384 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18903384----T: 18905989 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18903384----T: 18905989 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18905989----T: 18908594 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18905989----T: 18908594 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18908594----T: 18911199 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18908594----T: 18911199 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18911199----T: 18913804 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18911199----T: 18913804 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18913804----T: 18916409 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18913804----T: 18916409 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18916409----T: 18919014 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18916409----T: 18919014 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18919014----T: 18921619 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18919014----T: 18921619 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18921619----T: 18924224 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18921619----T: 18924224 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18924224----T: 18926829 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18924224----T: 18926829 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18926829----T: 18929434 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18926829----T: 18929434 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18929434----T: 18932039 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18929434----T: 18932039 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18932039----T: 18934644 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18932039----T: 18934644 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18934644----T: 18937249 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18934644----T: 18937249 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18937249----T: 18939854 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18937249----T: 18939854 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18939854----T: 18942459 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18939854----T: 18942459 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18942459----T: 18945064 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18942459----T: 18945064 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18945064----T: 18947669 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18945064----T: 18947669 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18947669----T: 18950274 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18947669----T: 18950274 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18950274----T: 18952879 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18950274----T: 18952879 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18952879----T: 18955484 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18952879----T: 18955484 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18955484----T: 18958089 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18955484----T: 18958089 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18958089----T: 18960694 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18958089----T: 18960694 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18960694----T: 18963299 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18960694----T: 18963299 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18963299----T: 18965904 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18963299----T: 18965904 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18965904----T: 18968509 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18965904----T: 18968509 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18968509----T: 18971114 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18968509----T: 18971114 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18971114----T: 18973719 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18971114----T: 18973719 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18973719----T: 18976324 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18973719----T: 18976324 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18976324----T: 18978929 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18976324----T: 18978929 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18978929----T: 18981534 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18978929----T: 18981534 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18981534----T: 18984139 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18981534----T: 18984139 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18984139----T: 18986744 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18984139----T: 18986744 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18986744----T: 18989349 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18986744----T: 18989349 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18989349----T: 18991954 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18989349----T: 18991954 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18991954----T: 18994559 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18991954----T: 18994559 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18994559----T: 18997164 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18994559----T: 18997164 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18997164----T: 18999769 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18997164----T: 18999769 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18999769----T: 19002374 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18999769----T: 19002374 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19002374----T: 19004979 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19002374----T: 19004979 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19004979----T: 19007584 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19004979----T: 19007584 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19007584----T: 19010189 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19007584----T: 19010189 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19010189----T: 19012794 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19010189----T: 19012794 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19012794----T: 19015399 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19012794----T: 19015399 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19015399----T: 19018004 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19015399----T: 19018004 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19018004----T: 19020609 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19018004----T: 19020609 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19020609----T: 19023214 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19020609----T: 19023214 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19023214----T: 19025819 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19023214----T: 19025819 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19025819----T: 19028424 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19025819----T: 19028424 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19028424----T: 19031029 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19028424----T: 19031029 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19031029----T: 19033634 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19031029----T: 19033634 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19033634----T: 19036239 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19033634----T: 19036239 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19036239----T: 19038844 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19036239----T: 19038844 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19038844----T: 19041449 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19038844----T: 19041449 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19041449----T: 19044054 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19041449----T: 19044054 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19044054----T: 19046659 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19044054----T: 19046659 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19046659----T: 19049264 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19046659----T: 19049264 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19049264----T: 19051869 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19049264----T: 19051869 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19051869----T: 19054474 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19051869----T: 19054474 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19054474----T: 19057079 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19054474----T: 19057079 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19057079----T: 19059684 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19057079----T: 19059684 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19059684----T: 19062289 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19059684----T: 19062289 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19062289----T: 19064894 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19062289----T: 19064894 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19064894----T: 19067499 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19064894----T: 19067499 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19067499----T: 19070104 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19067499----T: 19070104 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19070104----T: 19072709 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19070104----T: 19072709 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19072709----T: 19075314 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19072709----T: 19075314 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19075314----T: 19077919 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19075314----T: 19077919 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19077920----T: 19080525 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19077920----T: 19080525 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19080977----T: 19083582 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19080977----T: 19083582 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19083582----T: 19086187 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19083582----T: 19086187 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19086187----T: 19088792 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19086187----T: 19088792 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19088792----T: 19091397 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19088792----T: 19091397 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19091397----T: 19094002 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19091397----T: 19094002 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19094002----T: 19096607 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19094002----T: 19096607 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19096607----T: 19099212 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19096607----T: 19099212 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19099212----T: 19101817 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19099212----T: 19101817 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19101817----T: 19104422 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19101817----T: 19104422 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19104422----T: 19107027 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19104422----T: 19107027 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19107027----T: 19109632 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19107027----T: 19109632 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19109632----T: 19112237 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19109632----T: 19112237 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19112237----T: 19114842 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19112237----T: 19114842 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19114842----T: 19117447 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19114842----T: 19117447 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19117447----T: 19120052 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19117447----T: 19120052 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19120052----T: 19122657 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19120052----T: 19122657 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19122657----T: 19125262 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19122657----T: 19125262 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19125262----T: 19127867 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19125262----T: 19127867 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19127867----T: 19130472 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19127867----T: 19130472 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19130472----T: 19133077 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19130472----T: 19133077 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19133077----T: 19135682 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19133077----T: 19135682 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19135682----T: 19138287 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19135682----T: 19138287 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19138287----T: 19140892 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19138287----T: 19140892 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19140892----T: 19143497 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19140892----T: 19143497 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19143497----T: 19146102 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19143497----T: 19146102 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19146102----T: 19148707 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19146102----T: 19148707 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19148707----T: 19151312 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19148707----T: 19151312 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19151312----T: 19153917 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19151312----T: 19153917 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19153917----T: 19156522 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19153917----T: 19156522 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19156522----T: 19159127 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19156522----T: 19159127 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19159127----T: 19161732 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19159127----T: 19161732 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19161732----T: 19164337 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19161732----T: 19164337 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19164337----T: 19166942 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19164337----T: 19166942 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19166942----T: 19169547 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19166942----T: 19169547 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19169547----T: 19172152 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19169547----T: 19172152 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19172152----T: 19174757 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19172152----T: 19174757 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19174757----T: 19177362 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19174757----T: 19177362 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19177362----T: 19179967 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19177362----T: 19179967 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19179967----T: 19182572 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19179967----T: 19182572 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19182572----T: 19185177 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19182572----T: 19185177 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19185177----T: 19187782 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19185177----T: 19187782 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19187782----T: 19190387 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19187782----T: 19190387 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19190387----T: 19192992 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19190387----T: 19192992 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19192992----T: 19195597 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19192992----T: 19195597 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19195597----T: 19198202 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19195597----T: 19198202 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19198202----T: 19200807 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19198202----T: 19200807 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19200807----T: 19203412 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19200807----T: 19203412 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19203412----T: 19206017 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19203412----T: 19206017 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19206017----T: 19208622 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19206017----T: 19208622 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19208622----T: 19211227 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19208622----T: 19211227 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19211227----T: 19213832 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19211227----T: 19213832 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19213832----T: 19216437 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19213832----T: 19216437 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19216437----T: 19219042 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19216437----T: 19219042 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19219042----T: 19221647 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19219042----T: 19221647 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19221647----T: 19224252 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19221647----T: 19224252 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19224252----T: 19226857 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19224252----T: 19226857 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19226857----T: 19229462 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19226857----T: 19229462 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19229462----T: 19232067 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19229462----T: 19232067 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19232067----T: 19234672 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19232067----T: 19234672 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19234672----T: 19237277 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19234672----T: 19237277 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19237277----T: 19239882 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19237277----T: 19239882 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19239882----T: 19242487 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19239882----T: 19242487 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19242487----T: 19245092 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19242487----T: 19245092 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19245092----T: 19247697 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19245092----T: 19247697 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19247697----T: 19250302 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19247697----T: 19250302 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19250302----T: 19252907 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19250302----T: 19252907 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19252907----T: 19255512 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19252907----T: 19255512 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19255512----T: 19258117 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19255512----T: 19258117 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19258117----T: 19260722 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19258117----T: 19260722 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19260722----T: 19263327 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19260722----T: 19263327 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19263327----T: 19265932 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19263327----T: 19265932 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19265932----T: 19268537 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19265932----T: 19268537 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19268537----T: 19271142 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19268537----T: 19271142 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19271142----T: 19273747 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19271142----T: 19273747 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19273747----T: 19276352 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19273747----T: 19276352 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19276352----T: 19278957 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19276352----T: 19278957 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19278957----T: 19281562 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19278957----T: 19281562 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19281562----T: 19284167 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19281562----T: 19284167 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19284167----T: 19286772 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19284167----T: 19286772 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19286772----T: 19289377 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19286772----T: 19289377 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19289377----T: 19291982 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19289377----T: 19291982 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19291982----T: 19294587 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19291982----T: 19294587 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19294587----T: 19297192 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19294587----T: 19297192 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19297192----T: 19299797 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19297192----T: 19299797 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19299797----T: 19302402 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19299797----T: 19302402 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19302402----T: 19305007 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19302402----T: 19305007 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19305007----T: 19307612 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19305007----T: 19307612 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19307612----T: 19310217 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19307612----T: 19310217 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19310217----T: 19312822 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19310217----T: 19312822 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19312822----T: 19315427 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19312822----T: 19315427 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19315427----T: 19318032 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19315427----T: 19318032 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19318032----T: 19320637 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19318032----T: 19320637 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19320637----T: 19323242 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19320637----T: 19323242 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19323242----T: 19325847 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19323242----T: 19325847 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19325847----T: 19328452 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19325847----T: 19328452 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19328452----T: 19331057 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19328452----T: 19331057 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19331057----T: 19333662 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19331057----T: 19333662 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19333662----T: 19336267 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19333662----T: 19336267 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19336267----T: 19338872 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19336267----T: 19338872 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19338872----T: 19341477 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19338872----T: 19341477 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19341477----T: 19344082 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19341477----T: 19344082 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19344082----T: 19346687 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19344082----T: 19346687 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19346687----T: 19349292 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19346687----T: 19349292 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19349292----T: 19351897 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19349292----T: 19351897 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19351897----T: 19354502 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19351897----T: 19354502 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19354502----T: 19357107 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19354502----T: 19357107 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19357107----T: 19359712 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19357107----T: 19359712 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19359712----T: 19362317 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19359712----T: 19362317 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19362317----T: 19364922 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19362317----T: 19364922 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19364922----T: 19367527 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19364922----T: 19367527 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19367527----T: 19370132 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19367527----T: 19370132 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19370132----T: 19372737 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19370132----T: 19372737 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19372737----T: 19375342 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19372737----T: 19375342 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19375342----T: 19377947 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19375342----T: 19377947 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19377947----T: 19380552 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19377947----T: 19380552 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19380552----T: 19383157 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19380552----T: 19383157 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19383157----T: 19385762 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19383157----T: 19385762 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19385762----T: 19388367 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19385762----T: 19388367 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19388367----T: 19390972 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19388367----T: 19390972 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19390972----T: 19393577 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19390972----T: 19393577 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19393577----T: 19396182 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19393577----T: 19396182 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19396182----T: 19398787 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19396182----T: 19398787 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19398787----T: 19401392 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19398787----T: 19401392 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19401392----T: 19403997 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19401392----T: 19403997 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19403997----T: 19406602 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19403997----T: 19406602 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19406602----T: 19409207 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19406602----T: 19409207 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19409207----T: 19411812 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19409207----T: 19411812 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19411812----T: 19414417 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19411812----T: 19414417 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19414417----T: 19417022 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19414417----T: 19417022 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19417022----T: 19419627 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19417022----T: 19419627 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19419627----T: 19422232 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19419627----T: 19422232 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19422232----T: 19424837 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19422232----T: 19424837 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19424837----T: 19427442 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19424837----T: 19427442 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19427442----T: 19430047 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19427442----T: 19430047 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19430047----T: 19432652 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19430047----T: 19432652 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19432652----T: 19435257 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19432652----T: 19435257 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19435257----T: 19437862 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19435257----T: 19437862 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19437862----T: 19440467 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19437862----T: 19440467 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19440467----T: 19443072 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19440467----T: 19443072 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19443072----T: 19445677 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19443072----T: 19445677 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19445677----T: 19448282 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19445677----T: 19448282 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19448282----T: 19450887 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19448282----T: 19450887 	 St: c093b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19450887----T: 19453492 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19450887----T: 19453492 	 St: c08c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19453492----T: 19456097 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19453492----T: 19456097 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19456097----T: 19458702 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19456097----T: 19458702 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19458702----T: 19461307 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19458702----T: 19461307 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19461307----T: 19463912 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19461307----T: 19463912 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19463912----T: 19466517 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19463912----T: 19466517 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19466517----T: 19469122 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19466517----T: 19469122 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19469122----T: 19471727 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19469122----T: 19471727 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19471727----T: 19474332 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19471727----T: 19474332 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19474332----T: 19476937 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19474332----T: 19476937 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19476937----T: 19479542 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19476937----T: 19479542 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19479542----T: 19482147 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19479542----T: 19482147 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19482147----T: 19484752 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19482147----T: 19484752 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19484752----T: 19487357 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19484752----T: 19487357 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19487357----T: 19489962 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19487357----T: 19489962 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19489962----T: 19492567 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19489962----T: 19492567 	 St: c0949000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19492567----T: 19495172 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19492567----T: 19495172 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19495172----T: 19497777 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19495172----T: 19497777 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19497777----T: 19500382 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19497777----T: 19500382 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19500382----T: 19502987 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19500382----T: 19502987 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19502987----T: 19505592 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19502987----T: 19505592 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19505592----T: 19508197 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19505592----T: 19508197 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19508197----T: 19510802 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19508197----T: 19510802 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19510802----T: 19513407 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19510802----T: 19513407 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19513407----T: 19516012 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19513407----T: 19516012 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19516012----T: 19518617 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19516012----T: 19518617 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19518617----T: 19521222 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19518617----T: 19521222 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19521222----T: 19523827 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19521222----T: 19523827 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19523827----T: 19526432 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19523827----T: 19526432 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19526432----T: 19529037 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19526432----T: 19529037 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19529037----T: 19531642 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19529037----T: 19531642 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19531642----T: 19534247 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19531642----T: 19534247 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19534247----T: 19536852 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19534247----T: 19536852 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19536852----T: 19539457 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19536852----T: 19539457 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19539457----T: 19542062 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19539457----T: 19542062 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19542062----T: 19544667 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19542062----T: 19544667 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19544667----T: 19547272 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19544667----T: 19547272 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19547272----T: 19549877 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19547272----T: 19549877 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19549877----T: 19552482 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19549877----T: 19552482 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19552482----T: 19555087 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19552482----T: 19555087 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19555087----T: 19557692 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19555087----T: 19557692 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19557692----T: 19560297 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19557692----T: 19560297 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19560297----T: 19562902 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19560297----T: 19562902 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19562902----T: 19565507 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19562902----T: 19565507 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19565507----T: 19568112 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19565507----T: 19568112 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19568112----T: 19570717 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19568112----T: 19570717 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19570717----T: 19573322 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19570717----T: 19573322 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19573322----T: 19575927 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19573322----T: 19575927 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19575927----T: 19578532 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19575927----T: 19578532 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19578532----T: 19581137 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19578532----T: 19581137 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19581137----T: 19583742 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19581137----T: 19583742 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19583742----T: 19586347 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19583742----T: 19586347 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19586347----T: 19588952 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19586347----T: 19588952 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19588952----T: 19591557 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19588952----T: 19591557 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19591557----T: 19594162 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19591557----T: 19594162 	 St: c08db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19594162----T: 19596767 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19594162----T: 19596767 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19596767----T: 19599372 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19596767----T: 19599372 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19599372----T: 19601977 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19599372----T: 19601977 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19601977----T: 19604582 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19601977----T: 19604582 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19604582----T: 19607187 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19604582----T: 19607187 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19607187----T: 19609792 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19607187----T: 19609792 	 St: c08e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19609792----T: 19612397 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19609792----T: 19612397 	 St: c08fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19612397----T: 19615002 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19612397----T: 19615002 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19615002----T: 19617607 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19615002----T: 19617607 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19617607----T: 19620212 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19617607----T: 19620212 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19620212----T: 19622817 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19620212----T: 19622817 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19622817----T: 19625422 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19622817----T: 19625422 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19625422----T: 19628027 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19625422----T: 19628027 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19628027----T: 19630632 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19628027----T: 19630632 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19630632----T: 19633237 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19630632----T: 19633237 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19633237----T: 19635842 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19633237----T: 19635842 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19635842----T: 19638447 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19635842----T: 19638447 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19638447----T: 19641052 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19638447----T: 19641052 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19641052----T: 19643657 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19641052----T: 19643657 	 St: c08e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19643657----T: 19646262 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19643657----T: 19646262 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19646262----T: 19648867 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19646262----T: 19648867 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19648867----T: 19651472 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19648867----T: 19651472 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19651472----T: 19654077 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19651472----T: 19654077 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19654077----T: 19656682 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19654077----T: 19656682 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19656683----T: 19659288 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19656683----T: 19659288 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19659681----T: 19662286 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19659681----T: 19662286 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19662286----T: 19664891 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19662286----T: 19664891 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19664891----T: 19667496 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19664891----T: 19667496 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19667496----T: 19670101 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19667496----T: 19670101 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19670101----T: 19672706 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19670101----T: 19672706 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19672706----T: 19675311 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19672706----T: 19675311 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19675311----T: 19677916 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19675311----T: 19677916 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19677916----T: 19680521 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19677916----T: 19680521 	 St: c08d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19680521----T: 19683126 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19680521----T: 19683126 	 St: c090c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19683126----T: 19685731 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19683126----T: 19685731 	 St: c0917000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19685731----T: 19688336 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19685731----T: 19688336 	 St: c0926000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19688336----T: 19690941 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19688336----T: 19690941 	 St: c08ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19690941----T: 19693546 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19690941----T: 19693546 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19693546----T: 19696151 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19693546----T: 19696151 	 St: c094f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19696151----T: 19698756 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19696151----T: 19698756 	 St: c0942000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19698756----T: 19701361 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19698756----T: 19701361 	 St: c0944000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19701361----T: 19703966 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19701361----T: 19703966 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19703966----T: 19706571 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19703966----T: 19706571 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19706571----T: 19709176 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19706571----T: 19709176 	 St: c08fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19709176----T: 19711781 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19709176----T: 19711781 	 St: c093d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19711781----T: 19714386 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19711781----T: 19714386 	 St: c08d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19714386----T: 19716991 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19714386----T: 19716991 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19716991----T: 19719596 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19716991----T: 19719596 	 St: c08dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19719596----T: 19722201 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19719596----T: 19722201 	 St: c094c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19722201----T: 19724806 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19722201----T: 19724806 	 St: c0948000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19724806----T: 19727411 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19724806----T: 19727411 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19727411----T: 19730016 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19727411----T: 19730016 	 St: c0905000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19730016----T: 19732621 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19730016----T: 19732621 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19732621----T: 19735226 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19732621----T: 19735226 	 St: c08e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19735226----T: 19737831 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19735226----T: 19737831 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19737831----T: 19740436 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19737831----T: 19740436 	 St: c0921000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19740436----T: 19743041 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19740436----T: 19743041 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19743041----T: 19745646 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19743041----T: 19745646 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19745646----T: 19748251 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19745646----T: 19748251 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19748251----T: 19750856 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19748251----T: 19750856 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19750856----T: 19753461 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19750856----T: 19753461 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19753461----T: 19756066 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19753461----T: 19756066 	 St: c093c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19756066----T: 19758671 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19756066----T: 19758671 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19758671----T: 19761276 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19758671----T: 19761276 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19761276----T: 19763881 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19761276----T: 19763881 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19763881----T: 19766486 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19763881----T: 19766486 	 St: c0938000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19766486----T: 19769091 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19766486----T: 19769091 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19769091----T: 19771696 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19769091----T: 19771696 	 St: c0924000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19771696----T: 19774301 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19771696----T: 19774301 	 St: c0934000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19774301----T: 19776906 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19774301----T: 19776906 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19776906----T: 19779511 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19776906----T: 19779511 	 St: c092e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19779511----T: 19782116 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19779511----T: 19782116 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19782116----T: 19784721 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19782116----T: 19784721 	 St: c08ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19784721----T: 19787326 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19784721----T: 19787326 	 St: c08c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19787326----T: 19789931 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19787326----T: 19789931 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19789931----T: 19792536 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19789931----T: 19792536 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19792536----T: 19795141 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19792536----T: 19795141 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19795141----T: 19797746 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19795141----T: 19797746 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19797746----T: 19800351 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19797746----T: 19800351 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19800351----T: 19802956 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19800351----T: 19802956 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19802956----T: 19805561 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19802956----T: 19805561 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19805561----T: 19808166 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19805561----T: 19808166 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19808166----T: 19810771 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19808166----T: 19810771 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19810771----T: 19813376 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19810771----T: 19813376 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19813376----T: 19815981 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19813376----T: 19815981 	 St: c08ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19815981----T: 19818586 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19815981----T: 19818586 	 St: c0908000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19818586----T: 19821191 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19818586----T: 19821191 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19821191----T: 19823796 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19821191----T: 19823796 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19823796----T: 19826401 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19823796----T: 19826401 	 St: c0931000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19826401----T: 19829006 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19826401----T: 19829006 	 St: c08cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19829006----T: 19831611 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19829006----T: 19831611 	 St: c0919000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19831611----T: 19834216 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19831611----T: 19834216 	 St: c0901000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19834216----T: 19836821 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19834216----T: 19836821 	 St: c08dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19836821----T: 19839426 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19836821----T: 19839426 	 St: c08d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19839426----T: 19842031 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19839426----T: 19842031 	 St: c0912000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19842031----T: 19844636 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19842031----T: 19844636 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19844636----T: 19847241 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19844636----T: 19847241 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19847241----T: 19849846 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19847241----T: 19849846 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19849846----T: 19852451 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19849846----T: 19852451 	 St: c0932000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19852451----T: 19855056 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19852451----T: 19855056 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19855056----T: 19857661 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19855056----T: 19857661 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19857661----T: 19860266 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19857661----T: 19860266 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19860266----T: 19862871 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19860266----T: 19862871 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19862871----T: 19865476 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19862871----T: 19865476 	 St: c08d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19865476----T: 19868081 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19865476----T: 19868081 	 St: c090b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19868081----T: 19870686 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19868081----T: 19870686 	 St: c08c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19870686----T: 19873291 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19870686----T: 19873291 	 St: c0916000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19873291----T: 19875896 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19873291----T: 19875896 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19875896----T: 19878501 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19875896----T: 19878501 	 St: c0946000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19878501----T: 19881106 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19878501----T: 19881106 	 St: c090a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19881106----T: 19883711 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19881106----T: 19883711 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19883711----T: 19886316 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19883711----T: 19886316 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19886316----T: 19888921 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19886316----T: 19888921 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19888921----T: 19891526 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19888921----T: 19891526 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19891526----T: 19894131 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19891526----T: 19894131 	 St: c0918000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19894131----T: 19896736 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19894131----T: 19896736 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19896736----T: 19899341 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19896736----T: 19899341 	 St: c094e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19899341----T: 19901946 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19899341----T: 19901946 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19901946----T: 19904551 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19901946----T: 19904551 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19904551----T: 19907156 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19904551----T: 19907156 	 St: c0902000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19907156----T: 19909761 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19907156----T: 19909761 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19909761----T: 19912366 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19909761----T: 19912366 	 St: c08ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19912366----T: 19914971 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19912366----T: 19914971 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19914971----T: 19917576 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19914971----T: 19917576 	 St: c0915000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19917576----T: 19920181 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19917576----T: 19920181 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19920181----T: 19922786 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19920181----T: 19922786 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19922786----T: 19925391 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19922786----T: 19925391 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19925391----T: 19927996 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19925391----T: 19927996 	 St: c0943000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19927996----T: 19930601 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19927996----T: 19930601 	 St: c08d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19930601----T: 19933206 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19930601----T: 19933206 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19933206----T: 19935811 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19933206----T: 19935811 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19935811----T: 19938416 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19935811----T: 19938416 	 St: c091f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19938416----T: 19941021 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19938416----T: 19941021 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19941021----T: 19943626 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19941021----T: 19943626 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19943626----T: 19946231 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19943626----T: 19946231 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19946231----T: 19948836 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19946231----T: 19948836 	 St: c091d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19948836----T: 19951441 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19948836----T: 19951441 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19951441----T: 19954046 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19951441----T: 19954046 	 St: c08d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19954046----T: 19956651 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19954046----T: 19956651 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19956651----T: 19959256 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19956651----T: 19959256 	 St: c0907000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19959256----T: 19961861 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19959256----T: 19961861 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19961861----T: 19964466 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19961861----T: 19964466 	 St: c094b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19964466----T: 19967071 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19964466----T: 19967071 	 St: c08ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19967071----T: 19969676 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19967071----T: 19969676 	 St: c090f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19969676----T: 19972281 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19969676----T: 19972281 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19972281----T: 19974886 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19972281----T: 19974886 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19974886----T: 19977491 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19974886----T: 19977491 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19977491----T: 19980096 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19977491----T: 19980096 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19980096----T: 19982701 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19980096----T: 19982701 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19982701----T: 19985306 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19982701----T: 19985306 	 St: c08ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19985306----T: 19987911 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19985306----T: 19987911 	 St: c08fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19987911----T: 19990516 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19987911----T: 19990516 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19990516----T: 19993121 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19990516----T: 19993121 	 St: c0904000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19993121----T: 19995726 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19993121----T: 19995726 	 St: c090d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19995726----T: 19998331 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19995726----T: 19998331 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19998331----T: 20000936 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19998331----T: 20000936 	 St: c08cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20000936----T: 20003541 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20000936----T: 20003541 	 St: c08f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20003541----T: 20006146 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20003541----T: 20006146 	 St: c093e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20006146----T: 20008751 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20006146----T: 20008751 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20008751----T: 20011356 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20008751----T: 20011356 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20011356----T: 20013961 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20011356----T: 20013961 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20013961----T: 20016566 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20013961----T: 20016566 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20016566----T: 20019171 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20016566----T: 20019171 	 St: c08eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20019171----T: 20021776 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20019171----T: 20021776 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20021776----T: 20024381 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20021776----T: 20024381 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20024381----T: 20026986 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20024381----T: 20026986 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20026986----T: 20029591 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20026986----T: 20029591 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20029591----T: 20032196 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20029591----T: 20032196 	 St: c08e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20032196----T: 20034801 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20032196----T: 20034801 	 St: c08d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20034801----T: 20037406 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20034801----T: 20037406 	 St: c08f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20037406----T: 20040011 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20037406----T: 20040011 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20040011----T: 20042616 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20040011----T: 20042616 	 St: c08f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20042616----T: 20045221 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20042616----T: 20045221 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20045221----T: 20047826 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20045221----T: 20047826 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20047826----T: 20050431 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20047826----T: 20050431 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20050431----T: 20053036 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20050431----T: 20053036 	 St: c08f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20053036----T: 20055641 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20053036----T: 20055641 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20055641----T: 20058246 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20055641----T: 20058246 	 St: c08e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20058246----T: 20060851 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20058246----T: 20060851 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20060851----T: 20063456 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20060851----T: 20063456 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20063456----T: 20066061 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20063456----T: 20066061 	 St: c08de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20066061----T: 20068666 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20066061----T: 20068666 	 St: c0939000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20068666----T: 20071271 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20068666----T: 20071271 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20071271----T: 20073876 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20071271----T: 20073876 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20073876----T: 20076481 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20073876----T: 20076481 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20076481----T: 20079086 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20076481----T: 20079086 	 St: c091b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20079086----T: 20081691 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20079086----T: 20081691 	 St: c092d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20081691----T: 20084296 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20081691----T: 20084296 	 St: c08e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20084296----T: 20086901 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20084296----T: 20086901 	 St: c08df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20086901----T: 20089506 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20086901----T: 20089506 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20089506----T: 20092111 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20089506----T: 20092111 	 St: c092f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20092111----T: 20094716 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20092111----T: 20094716 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20094716----T: 20097321 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20094716----T: 20097321 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20097321----T: 20099926 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20097321----T: 20099926 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20099926----T: 20102531 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20099926----T: 20102531 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20102531----T: 20105136 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20102531----T: 20105136 	 St: c08c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20105136----T: 20107741 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20105136----T: 20107741 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20107741----T: 20110346 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20107741----T: 20110346 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20110346----T: 20112951 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20110346----T: 20112951 	 St: c08f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20112951----T: 20115556 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20112951----T: 20115556 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20115556----T: 20118161 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20115556----T: 20118161 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20118161----T: 20120766 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20118161----T: 20120766 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20120766----T: 20123371 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20120766----T: 20123371 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20123371----T: 20125976 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20123371----T: 20125976 	 St: c08c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20125976----T: 20128581 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20125976----T: 20128581 	 St: c08e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20128581----T: 20131186 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20128581----T: 20131186 	 St: c08c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20131186----T: 20133791 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20131186----T: 20133791 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20133791----T: 20136396 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20133791----T: 20136396 	 St: c0922000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20136396----T: 20139001 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20136396----T: 20139001 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20139001----T: 20141606 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20139001----T: 20141606 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20141606----T: 20144211 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20141606----T: 20144211 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20144211----T: 20146816 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20144211----T: 20146816 	 St: c0925000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20146816----T: 20149421 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20146816----T: 20149421 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20149421----T: 20152026 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20149421----T: 20152026 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20152026----T: 20154631 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20152026----T: 20154631 	 St: c0933000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20154631----T: 20157236 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20154631----T: 20157236 	 St: c0913000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20157236----T: 20159841 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20157236----T: 20159841 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20159841----T: 20162446 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20159841----T: 20162446 	 St: c08ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20162446----T: 20165051 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20162446----T: 20165051 	 St: c0936000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20165051----T: 20167656 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20165051----T: 20167656 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20167656----T: 20170261 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20167656----T: 20170261 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20170261----T: 20172866 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20170261----T: 20172866 	 St: c0911000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20172866----T: 20175471 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20172866----T: 20175471 	 St: c0927000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20175471----T: 20178076 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20175471----T: 20178076 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20178076----T: 20180681 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20178076----T: 20180681 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20180681----T: 20183286 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20180681----T: 20183286 	 St: c08c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20183286----T: 20185891 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20183286----T: 20185891 	 St: c0945000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20185891----T: 20188496 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20185891----T: 20188496 	 St: c08e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20188497----T: 20191102 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20188497----T: 20191102 	 St: c092c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20415374----T: 20418624 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.194463)
F: 20418624----T: 20421159 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 20421160----T: 20423695 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 20645846----T: 20650868 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.390952)
F: 20873018----T: 20876201 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.149224)
F: 20876201----T: 20878736 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 20878737----T: 20881342 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 20878737----T: 20886977 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 20889582----T: 20892187 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 20889582----T: 20897822 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 20900427----T: 20903032 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 20900427----T: 20916122 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 20918727----T: 20921332 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 20918727----T: 20949450 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 20952055----T: 20954660 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 20952055----T: 21012891 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 21015496----T: 21018101 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 21015496----T: 21136585 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 21139190----T: 21141795 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 21139190----T: 21147430 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 21150035----T: 21152640 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 21150035----T: 21158275 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 21160880----T: 21163485 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 21160880----T: 21176575 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 21179180----T: 21181785 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 21179180----T: 21209903 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 21212508----T: 21215113 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 21212508----T: 21259696 	 St: 0 Sz: 401408 	 Sm: 0 	 T: device_sync(31.862255)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 15935645(cycle), 10760.057617(us)
Tot_kernel_exec_time_and_fault_time: 377084900(cycle), 254615.062500(us)
Tot_memcpy_h2d_time: 15343366(cycle), 10360.138672(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 15371251(cycle), 10378.967773(us)
Tot_devicesync_time: 383564(cycle), 258.989868(us)
Tot_writeback_time: 14569765(cycle), 9837.789062(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 14981214(cycle), 10115.607422(us)
GPGPU-Sim: *** exit detected ***
