Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'sum' [D:/Aheesa_Internship/parameterized_csa/parameterized_csa.srcs/sim_1/new/tb.v:27]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's' is not permitted [C:/Users/kanis/OneDrive/Desktop/chksum/csa.v:15]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sum' is not permitted [C:/Users/kanis/OneDrive/Desktop/chksum/csa.v:23]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sum' is not permitted [C:/Users/kanis/OneDrive/Desktop/chksum/csa.v:27]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sum' is not permitted [C:/Users/kanis/OneDrive/Desktop/chksum/csa.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
