<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axilab_master</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axilab_master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>32196a24</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axilab_master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>32196a24</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>56f1ea14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    -- The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    -- The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    -- and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>C_M00_AXI_BUTTON_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 Axi Button Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUTTON_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>C_M00_AXI_LED_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 Axi Led Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_LED_BASE_ADDR" spirit:bitStringLength="32">0x40010000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axilab_master_v1_0_M00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axilab_master_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9bb75788</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axilab_master_v1_0_M00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axilab_master_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axilab_master_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_56f1ea14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    -- The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    -- The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    -- and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axilab_master_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUTTON_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 Axi Button Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUTTON_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_LED_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 Axi Led Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_LED_BASE_ADDR" spirit:bitStringLength="32">0x40010000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axilab_master_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-02-26T15:35:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31581210_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733ba3a7_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381ac947_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a767f96_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c014d9_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1087ee33_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8dc1b1_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16522b97_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e77676_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b07a461_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7cf13a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d50665_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c7b546_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a50589_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee6e378_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f06891a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12200acb_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c78bcde_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4629fb47_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4730e7ed_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b74f6e_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f827183_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ef3481_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c71de6e_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27253f3a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d68f58_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dfa1f4_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249dfe72_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d929cb6_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306ae5a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c93bdc4_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f71a2ed_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d40dd56_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e091e36_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221a557a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9ad72_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e29f8_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ef9f44_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6ec2b3_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce3d452_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59475940_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cbdf5a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de240c2_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c518f9_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625b40bc_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d930652_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22223ce_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b198c1_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4542eb_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3344d361_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2aa019_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e0644b_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f75b20_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb2e6f5_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f43674b_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19721281_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240274db_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@874213a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5b7af8_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38476d91_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369bf8aa_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dea182c_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2142db04_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3599c8f7_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a1b2dc_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367f42a5_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3803faff_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ab7cdb_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fcae7e_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dda1104_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebccb0f_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@968178c_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b7cb87_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3083f192_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b25c8_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14884bc7_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4009709d_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c553d9d_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d472787_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19754938_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1512216c_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfe47ea_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd152ff_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418e856e_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6dad81_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54126e12_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53570e25_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789feb4a_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e93d819_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea9791b_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e15d7b9_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786b6c85_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a43987b_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464f2cf8_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66273445_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eefecbd_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce63c39_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc5a9e_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64824ac9_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56da1fa9_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60952401_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d764167_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a777be1_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79808425_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a96fa_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b660fc_ARCHIVE_LOCATION">d:/program/project/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1612d5_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0654d5_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fceefbe_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b899bd5_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f16ff52_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f151a7_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e362d09_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ef9132_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e0aba7_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a42bc87_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4816240b_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f929b3a_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b5ca2c_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2325c086_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8713ffe_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687ab4da_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e581dd_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5025ed03_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ecc458_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5640c2_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d519de6_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac65c72_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f4b69c_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157d386c_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eebc50e_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d24ba2_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1ff3e6_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bba8856_ARCHIVE_LOCATION">c:/Temp/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b082141_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dffa1d5_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b34afc1_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7737bbf3_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9d129a_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@878a8b1_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffbdfe6_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46923db1_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae150cc_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5174658_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487b3b10_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c96b28e_ARCHIVE_LOCATION">c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="188e99b4"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3496c6b9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="59a009bd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="966524e5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7ab3a79a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
