// Seed: 739206758
`define pp_2 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2;
  assign id_2 = id_2;
endmodule
