16:56:14 INFO  : Registering command handlers for SDK TCF services
16:56:15 INFO  : Launching XSCT server: xsct -n -interactive /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/temp_xsdb_launch_script.tcl
16:56:18 INFO  : XSCT server has started successfully.
16:56:18 INFO  : Successfully done setting XSCT server connection channel  
16:56:19 INFO  : Successfully done setting SDK workspace  
16:56:19 INFO  : Processing command line option -hwspec /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper.hdf.
16:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
16:58:13 INFO  : FPGA configured successfully with bitstream "/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
16:58:23 INFO  : 'fpga -state' command is executed.
16:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:23 INFO  : Jtag cable 'Digilent Zybo 210279A42E15A' is selected.
16:58:23 INFO  : 'jtag frequency' command is executed.
16:58:23 INFO  : Sourcing of '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:23 INFO  : Context for 'APU' is selected.
16:58:23 INFO  : Hardware design information is loaded from '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:23 INFO  : Context for 'APU' is selected.
16:58:23 INFO  : 'stop' command is executed.
16:58:24 INFO  : 'ps7_init' command is executed.
16:58:24 INFO  : 'ps7_post_config' command is executed.
16:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:24 INFO  : The application '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
loadhw -hw /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
dow /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:24 INFO  : Memory regions updated for context APU
16:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:24 INFO  : 'con' command is executed.
16:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
con
----------------End of Script----------------

16:58:24 INFO  : Launch script is exported to file '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pl_l.elf_on_local.tcl'
16:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
16:58:47 INFO  : FPGA configured successfully with bitstream "/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
16:59:59 INFO  : FPGA configured successfully with bitstream "/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:08 INFO  : Disconnected from the channel tcfchan#1.
17:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
17:00:09 INFO  : 'fpga -state' command is executed.
17:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:09 INFO  : Jtag cable 'Digilent Zybo 210279A42E15A' is selected.
17:00:09 INFO  : 'jtag frequency' command is executed.
17:00:09 INFO  : Sourcing of '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:09 INFO  : Context for 'APU' is selected.
17:00:10 INFO  : Hardware design information is loaded from '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:10 INFO  : Context for 'APU' is selected.
17:00:10 INFO  : 'stop' command is executed.
17:00:11 INFO  : 'ps7_init' command is executed.
17:00:11 INFO  : 'ps7_post_config' command is executed.
17:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:11 INFO  : The application '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
loadhw -hw /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
dow /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:11 INFO  : Memory regions updated for context APU
17:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:11 INFO  : 'con' command is executed.
17:00:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
con
----------------End of Script----------------

17:00:11 INFO  : Launch script is exported to file '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pl_l.elf_on_local.tcl'
17:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
17:04:43 INFO  : FPGA configured successfully with bitstream "/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:50 INFO  : Disconnected from the channel tcfchan#2.
17:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
17:04:52 INFO  : 'fpga -state' command is executed.
17:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:52 INFO  : Jtag cable 'Digilent Zybo 210279A42E15A' is selected.
17:04:52 INFO  : 'jtag frequency' command is executed.
17:04:52 INFO  : Sourcing of '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:52 INFO  : Context for 'APU' is selected.
17:04:53 INFO  : Hardware design information is loaded from '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:53 INFO  : Context for 'APU' is selected.
17:04:53 INFO  : 'stop' command is executed.
17:04:53 INFO  : 'ps7_init' command is executed.
17:04:53 INFO  : 'ps7_post_config' command is executed.
17:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:54 INFO  : The application '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
loadhw -hw /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
dow /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:54 INFO  : Memory regions updated for context APU
17:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:54 INFO  : 'con' command is executed.
17:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
con
----------------End of Script----------------

17:04:54 INFO  : Launch script is exported to file '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pl_l.elf_on_local.tcl'
17:05:19 INFO  : Disconnected from the channel tcfchan#3.
17:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E15A" && level==0} -index 1' command is executed.
17:05:20 INFO  : 'fpga -state' command is executed.
17:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:20 INFO  : Jtag cable 'Digilent Zybo 210279A42E15A' is selected.
17:05:20 INFO  : 'jtag frequency' command is executed.
17:05:20 INFO  : Sourcing of '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:20 INFO  : Context for 'APU' is selected.
17:05:22 INFO  : Hardware design information is loaded from '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:22 INFO  : Context for 'APU' is selected.
17:05:22 INFO  : 'stop' command is executed.
17:05:22 INFO  : 'ps7_init' command is executed.
17:05:22 INFO  : 'ps7_post_config' command is executed.
17:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:22 INFO  : The application '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
loadhw -hw /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
dow /home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/PL_L/Debug/PL_L.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:23 INFO  : Memory regions updated for context APU
17:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:23 INFO  : 'con' command is executed.
17:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42E15A"} -index 0
con
----------------End of Script----------------

17:05:23 INFO  : Launch script is exported to file '/home/taro/Xilinx/Vivado/2018.3/bin/PL_L/PL_L.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pl_l.elf_on_local.tcl'
