
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components

design:      grid_clb
die area:    ( 0 0 ) ( 951940 962660 )
trackPts:    12
defvias:     4
#components: 71698
#terminals:  24
#snets:      2
#nets:       464

reading guide ...

#guides:     4241
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
#unique instances = 26

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 417452
mcon shape region query size = 1224
met1 shape region query size = 150071
via shape region query size = 8996
met2 shape region query size = 4512
via2 shape region query size = 8996
met3 shape region query size = 4506
via3 shape region query size = 8996
met4 shape region query size = 2347
via4 shape region query size = 85
met5 shape region query size = 100


start pin access
  complete 20 pins
  complete 20 unique inst patterns
  complete 827 groups
Expt1 runtime (pin-level access point gen): 0.330419
Expt2 runtime (design-level access pattern gen): 0.027255
#scanned instances     = 71698
#unique  instances     = 26
#stdCellGenAp          = 236
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 135
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1741
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 72.25 (MB), peak = 80.86 (MB)

post process guides ...
GCELLGRID X -1 DO 139 STEP 6900 ;
GCELLGRID Y -1 DO 137 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 941
mcon guide region query size = 0
met1 guide region query size = 828
via guide region query size = 0
met2 guide region query size = 583
via2 guide region query size = 0
met3 guide region query size = 223
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1524 vertical wires in 3 frboxes and 1051 horizontal wires in 3 frboxes.
Done with 254 vertical wires in 3 frboxes and 141 horizontal wires in 3 frboxes.

complete track assignment
cpu time = 00:00:17, elapsed time = 00:00:06, memory = 82.42 (MB), peak = 347.48 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/grid_clb/runs/03-09_10-10//results/routing/grid_clb.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 82.48 (MB), peak = 347.48 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 105.63 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 109.21 (MB)
    completing 30% with 114 violations
    elapsed time = 00:00:02, memory = 97.74 (MB)
    completing 40% with 114 violations
    elapsed time = 00:00:03, memory = 103.21 (MB)
    completing 50% with 114 violations
    elapsed time = 00:00:04, memory = 106.04 (MB)
    completing 60% with 192 violations
    elapsed time = 00:00:05, memory = 104.75 (MB)
    completing 70% with 192 violations
    elapsed time = 00:00:05, memory = 106.21 (MB)
    completing 80% with 223 violations
    elapsed time = 00:00:06, memory = 97.13 (MB)
    completing 90% with 223 violations
    elapsed time = 00:00:06, memory = 107.17 (MB)
    completing 100% with 164 violations
    elapsed time = 00:00:07, memory = 87.71 (MB)
  number of violations = 242
cpu time = 00:00:24, elapsed time = 00:00:07, memory = 439.21 (MB), peak = 439.34 (MB)
total wire length = 11544 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 3878 um
total wire length on LAYER met2 = 4778 um
total wire length on LAYER met3 = 2879 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3153
up-via summary (total 3153):

-----------------------
 FR_MASTERSLICE       0
            li1    1345
           met1    1595
           met2     213
           met3       0
           met4       0
-----------------------
                   3153


start 1st optimization iteration ...
    completing 10% with 242 violations
    elapsed time = 00:00:00, memory = 454.27 (MB)
    completing 20% with 242 violations
    elapsed time = 00:00:01, memory = 459.76 (MB)
    completing 30% with 145 violations
    elapsed time = 00:00:02, memory = 451.94 (MB)
    completing 40% with 145 violations
    elapsed time = 00:00:02, memory = 459.88 (MB)
    completing 50% with 145 violations
    elapsed time = 00:00:03, memory = 463.84 (MB)
    completing 60% with 102 violations
    elapsed time = 00:00:04, memory = 459.28 (MB)
    completing 70% with 102 violations
    elapsed time = 00:00:05, memory = 462.52 (MB)
    completing 80% with 44 violations
    elapsed time = 00:00:06, memory = 452.36 (MB)
    completing 90% with 44 violations
    elapsed time = 00:00:06, memory = 459.05 (MB)
    completing 100% with 9 violations
    elapsed time = 00:00:07, memory = 443.93 (MB)
  number of violations = 14
cpu time = 00:00:23, elapsed time = 00:00:08, memory = 443.93 (MB), peak = 465.92 (MB)
total wire length = 11382 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3856 um
total wire length on LAYER met2 = 4739 um
total wire length on LAYER met3 = 2783 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3126
up-via summary (total 3126):

-----------------------
 FR_MASTERSLICE       0
            li1    1341
           met1    1605
           met2     180
           met3       0
           met4       0
-----------------------
                   3126


start 2nd optimization iteration ...
    completing 10% with 14 violations
    elapsed time = 00:00:00, memory = 445.41 (MB)
    completing 20% with 14 violations
    elapsed time = 00:00:00, memory = 445.41 (MB)
    completing 30% with 13 violations
    elapsed time = 00:00:00, memory = 445.45 (MB)
    completing 40% with 13 violations
    elapsed time = 00:00:00, memory = 445.46 (MB)
    completing 50% with 13 violations
    elapsed time = 00:00:00, memory = 445.67 (MB)
    completing 60% with 13 violations
    elapsed time = 00:00:01, memory = 445.54 (MB)
    completing 70% with 13 violations
    elapsed time = 00:00:01, memory = 444.61 (MB)
    completing 80% with 8 violations
    elapsed time = 00:00:01, memory = 445.39 (MB)
    completing 90% with 8 violations
    elapsed time = 00:00:01, memory = 452.21 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 444.07 (MB)
  number of violations = 0
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 444.07 (MB), peak = 465.92 (MB)
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 445.32 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 445.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 445.20 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 444.82 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 446.31 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 444.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 445.77 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 444.68 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 444.96 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 447.28 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 447.28 (MB), peak = 465.92 (MB)
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 444.79 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 444.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 444.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 444.93 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 444.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 444.56 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 444.82 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 444.93 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:02, memory = 444.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:02, memory = 445.62 (MB)
  number of violations = 0
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 445.62 (MB), peak = 465.92 (MB)
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 444.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 444.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 444.21 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 444.10 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 444.16 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 444.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 444.19 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:02, memory = 444.35 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:02, memory = 444.26 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:02, memory = 444.30 (MB)
  number of violations = 0
cpu time = 00:00:09, elapsed time = 00:00:02, memory = 444.30 (MB), peak = 465.92 (MB)
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 444.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 444.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 444.19 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 444.22 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 444.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 444.21 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 444.19 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 444.48 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:02, memory = 444.10 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:02, memory = 444.20 (MB)
  number of violations = 0
cpu time = 00:00:09, elapsed time = 00:00:02, memory = 444.20 (MB), peak = 465.92 (MB)
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 444.79 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 444.19 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 444.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 444.22 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 444.23 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 444.20 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 444.20 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:02, memory = 444.10 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:02, memory = 444.32 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:02, memory = 444.10 (MB)
  number of violations = 0
cpu time = 00:00:09, elapsed time = 00:00:02, memory = 444.10 (MB), peak = 465.92 (MB)
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 444.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 444.20 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 444.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 444.20 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 444.10 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 444.77 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 444.25 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:02, memory = 444.10 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:02, memory = 444.23 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:02, memory = 444.11 (MB)
  number of violations = 0
cpu time = 00:00:09, elapsed time = 00:00:02, memory = 444.11 (MB), peak = 465.92 (MB)
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107


complete detail routing
total wire length = 11371 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 3849 um
total wire length on LAYER met2 = 4735 um
total wire length on LAYER met3 = 2784 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 3107
up-via summary (total 3107):

-----------------------
 FR_MASTERSLICE       0
            li1    1337
           met1    1589
           met2     181
           met3       0
           met4       0
-----------------------
                   3107

cpu time = 00:01:48, elapsed time = 00:00:32, memory = 444.11 (MB), peak = 465.92 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/grid_clb/runs/03-09_10-10//results/routing/grid_clb.def.ref at line 2.


Runtime taken (hrt): 41.421
