\hypertarget{stm32f7xx__hal__adc_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+adc.h File Reference}
\label{stm32f7xx__hal__adc_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_adc.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_adc.h}}


Header file of A\+DC H\+AL extension module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of A\+DC and regular group initialization. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of A\+DC channel for regular group. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em A\+DC Configuration multi-\/mode structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em A\+DC handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}}~((uint32\+\_\+t)0x00000000\+U)
\begin{DoxyCompactList}\small\item\em H\+AL A\+DC state machine\+: A\+DC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY}}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}~((uint32\+\_\+t)0x00000010\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+N\+F\+IG}}~((uint32\+\_\+t)0x00000020\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}}~((uint32\+\_\+t)0x00000040\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+B\+U\+SY}}~((uint32\+\_\+t)0x00000100\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+E\+OC}}~((uint32\+\_\+t)0x00000200\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+O\+VR}}~((uint32\+\_\+t)0x00000400\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+B\+U\+SY}}~((uint32\+\_\+t)0x00001000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+E\+OC}}~((uint32\+\_\+t)0x00002000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D1}}~((uint32\+\_\+t)0x00010000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D2}}~((uint32\+\_\+t)0x00020000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D3}}~((uint32\+\_\+t)0x00040000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+M\+U\+L\+T\+I\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE}}~((uint32\+\_\+t)0x00100000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}}~((uint32\+\_\+t)0x00\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}~((uint32\+\_\+t)0x01\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+VR}}~((uint32\+\_\+t)0x02\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}}~((uint32\+\_\+t)0x04\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+5\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+6\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+7\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+8\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+9\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+10\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+11\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+12\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+13\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+14\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+15\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+16\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+17\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+18\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+19\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+20\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12B}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10B}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8B}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+6B}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+N\+G\+F\+A\+L\+L\+I\+NG}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C1}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C2}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C3}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C2}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T4\+\_\+\+C\+C4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+C\+C4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+T\+R\+G\+O2}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+T\+R\+G\+O2}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T4\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T6\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+E\+X\+T\+\_\+\+I\+T11}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}} + 1)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+A\+T\+A\+A\+L\+I\+G\+N\+\_\+\+R\+I\+G\+HT}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+A\+T\+A\+A\+L\+I\+G\+N\+\_\+\+L\+E\+FT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___scan__mode_ga6e269121b26e999155863ce52c522883}{A\+D\+C\+\_\+\+S\+C\+A\+N\+\_\+\+D\+I\+S\+A\+B\+LE}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___scan__mode_ga1e109b8619961829ff2bc368c1725382}{A\+D\+C\+\_\+\+S\+C\+A\+N\+\_\+\+E\+N\+A\+B\+LE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gadf298d930c7a4f313ece62320dbd600c}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga21f2593d1950de1b7f98770a21009826}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+2}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gadaab09acdc0504f6ed8a84d7de6170dc}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+3}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gae23fcbfa4f2a1c919038739cbcb57410}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+4}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga288d36b6b6e483116ca423ee5709580e}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+5}}~((uint32\+\_\+t)0x00000005)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga6636e3943689f2a196256c939b3aa5f5}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+6}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga63bea206a722dd11460d09b619aa4145}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+7}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gab39e2e0fb73beec47d249a75a42b5293}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+8}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga2df1ef58ff97a2a6946b4cc0978e9693}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+9}}~((uint32\+\_\+t)0x00000009)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gad969d11913f157d860cc3e8ea81d2bcf}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+10}}~((uint32\+\_\+t)0x0000000\+A)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gada79d07e1e30ef538ae3eb4d611d35a6}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+11}}~((uint32\+\_\+t)0x0000000\+B)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga038fc7ee28205a62242e105ac4004931}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+12}}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gaf705597a827461af553a94766ca6e84b}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+13}}~((uint32\+\_\+t)0x0000000\+D)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gab062685d9e3235869566d82891f5842b}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+14}}~((uint32\+\_\+t)0x0000000\+E)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga36d371d1ced7f233fdf59ffc67234b4d}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+15}}~((uint32\+\_\+t)0x0000000\+F)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga85f2ea453f67b9a5aad74aa94b696adb}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+16}}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+16}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+17}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+18}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+V\+R\+E\+F\+I\+NT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+17)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+V\+B\+AT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+18)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+3\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+15\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+28\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+56\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+84\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+112\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+144\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+480\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+O\+C\+\_\+\+S\+E\+Q\+\_\+\+C\+O\+NV}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+O\+C\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+C\+O\+NV}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga0cbb4e6ee76ee1bef233212bf947d320}{A\+D\+C\+\_\+\+E\+O\+C\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+S\+E\+Q\+\_\+\+C\+O\+NV}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+W\+D\+\_\+\+E\+V\+E\+NT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+WD)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+O\+V\+R\+\_\+\+E\+V\+E\+NT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+R\+EG}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+I\+N\+J\+EC}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+R\+E\+G\+I\+N\+J\+EC}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+R\+EG}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+I\+N\+J\+EC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+R\+E\+G\+I\+N\+J\+EC}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+WD}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+E\+OC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+E\+OC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+S\+T\+RT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+T\+RT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR}})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels__type_gad47a927eded315f3dcb21df51ff778fd}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+C\+H\+A\+N\+N\+E\+LS}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels__type_ga6444b1539e8503ef3a2496ccf7eeb9fd}{A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+C\+H\+A\+N\+N\+E\+LS}}~((uint32\+\_\+t)0x00000003\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gacb290bae25b972942021331122a3600f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}})
\begin{DoxyCompactList}\small\item\em Reset A\+DC handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 $\vert$=  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON}})
\begin{DoxyCompactList}\small\item\em Enable the A\+DC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 \&=  $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON}})
\begin{DoxyCompactList}\small\item\em Disable the A\+DC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1) $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the A\+DC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1) \&= $\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the A\+DC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaf29cd943cb451e4ed1f07bd7d4854fb0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check if the specified A\+DC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the A\+DC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected A\+DC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+T\+A\+B\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+US}~((uint32\+\_\+t) 3\+U)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+E\+M\+P\+S\+E\+N\+S\+O\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+US}~((uint32\+\_\+t) 10\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}{A\+D\+C\+\_\+\+I\+S\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of A\+DC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{A\+D\+C\+\_\+\+I\+S\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+E\+G\+U\+L\+AR}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN}}) == R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}{A\+D\+C\+\_\+\+I\+S\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+I\+N\+J\+E\+C\+T\+ED}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+EN}}) == R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+L\+R\+\_\+\+S\+ET}}~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{A\+D\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+C\+O\+DE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}})
\begin{DoxyCompactList}\small\item\em Clear A\+DC error code (set it to error code\+: \char`\"{}no error\char`\"{}) \end{DoxyCompactList}\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+\+D\+E\+L\+AY}(\+\_\+\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}(\+\_\+\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+I\+G\+\_\+\+E\+D\+GE}(\+\_\+\+\_\+\+E\+D\+G\+E\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}(\+\_\+\+\_\+\+R\+E\+G\+T\+R\+I\+G\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+A\+T\+A\+\_\+\+A\+L\+I\+GN}(\+\_\+\+\_\+\+A\+L\+I\+G\+N\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+ME}(\+\_\+\+\_\+\+T\+I\+M\+E\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+O\+C\+Selection}(\+\_\+\+\_\+\+E\+O\+C\+Selection\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+T\+Y\+PE}(\+\_\+\+\_\+\+E\+V\+E\+N\+T\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+\_\+\+W\+A\+T\+C\+H\+D\+OG}(\+\_\+\+\_\+\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+T\+Y\+PE}(C\+H\+A\+N\+N\+E\+L\+\_\+\+T\+Y\+PE)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+NK}(\+\_\+\+\_\+\+R\+A\+N\+K\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+S\+C\+A\+N\+\_\+\+M\+O\+DE}(\+\_\+\+\_\+\+S\+C\+A\+N\+\_\+\+M\+O\+D\+E\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+T\+H\+R\+E\+S\+H\+O\+LD}(\+\_\+\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+\_\+)~((\+\_\+\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)0x\+F\+F\+F))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+L\+E\+N\+G\+TH}(\+\_\+\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+\_\+) $>$= ((uint32\+\_\+t)1)) \&\& ((\+\_\+\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)16)))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+D\+I\+S\+C\+\_\+\+N\+U\+M\+B\+ER}(\+\_\+\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+\_\+) $>$= ((uint32\+\_\+t)1)) \&\& ((\+\_\+\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)8)))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+A\+N\+GE}(\+\_\+\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+A\+D\+C\+\_\+\+V\+A\+L\+U\+E\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}{A\+D\+C\+\_\+\+S\+Q\+R1}}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1) $<$$<$ 20)
\begin{DoxyCompactList}\small\item\em Set A\+DC Regular channel sequence length. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{A\+D\+C\+\_\+\+S\+M\+P\+R1}}(\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+,  \+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)~((\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+) $<$$<$ (3 $\ast$ (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) -\/ 10)))
\begin{DoxyCompactList}\small\item\em Set the A\+DC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}{A\+D\+C\+\_\+\+S\+M\+P\+R2}}(\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+,  \+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)~((\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+) $<$$<$ (3 $\ast$ ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)))))
\begin{DoxyCompactList}\small\item\em Set the A\+DC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+RK}}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+RK}}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 7)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+RK}}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 13)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+US}}(\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em Enable A\+DC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+US}}(\+\_\+\+N\+B\+R\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+C\+O\+N\+V\+\_\+)~(((\+\_\+\+N\+B\+R\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+C\+O\+N\+V\+\_\+) -\/ 1) $<$$<$ A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+A\+N\+C\+O\+NV}}(\+\_\+\+S\+C\+A\+N\+C\+O\+N\+V\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+S\+C\+A\+N\+C\+O\+N\+V\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em Enable A\+DC scan mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+C\+Selection}}(\+\_\+\+E\+O\+C\+Selection\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+E\+O\+C\+Selection\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 10)
\begin{DoxyCompactList}\small\item\em Enable the A\+DC end of conversion selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+Cont\+Req}}(\+\_\+\+D\+M\+A\+Cont\+Req\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+D\+M\+A\+Cont\+Req\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 9)
\begin{DoxyCompactList}\small\item\em Enable the A\+DC D\+MA continuous request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}{A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES}})
\begin{DoxyCompactList}\small\item\em Return resolution bits in C\+R1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Poll\+For\+Conversion} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Poll\+For\+Event} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+I\+R\+Q\+Handler} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+Value} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Conv\+Cplt\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Conv\+Half\+Cplt\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Level\+Out\+Of\+Window\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Config} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def}} $\ast$Analog\+W\+D\+G\+Config)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+Error} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of A\+DC H\+AL extension module. 

Header file of A\+DC H\+AL module.

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 