name: Platform: RISC-V CPU
description: Generic RISC-V CPU
version: 7.17.0
host: linux64
package-name: RISC-V-CPU
package-number: 2050
build-id: 7079
build-id-namespace: simics
type: addon
extra-version: 2025-04-07
confidentiality: Public
files:
	simics-risc-v-cpu-7.17.0/licenses/simics/LICENSE-SOFTFLOAT-2
	simics-risc-v-cpu-7.17.0/licenses/simics/LICENSE-SOFTFLOAT-3
	simics-risc-v-cpu-7.17.0/licenses/third-party-programs.txt
	simics-risc-v-cpu-7.17.0/linux64/doc/RISC-V-CPU.rn.json
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/index.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/introduction.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/commands.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/complete-list.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/list-by-categories.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/namespace-commands-by-class.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/components.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/classes.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/__rm_class_riscv-clint.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/__rm_class_riscv-plic.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/__rm_class_riscv-rv32.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/__rm_class_riscv-rv32ema.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/__rm_class_riscv-rv64.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/__rm_class_riscv_clint.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/__rm_class_riscv_plic.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/interfaces.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/undocumented-interfaces.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/haps-chapter.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/modules.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/reference-manual-risc-v-cpu/toc.json
	simics-risc-v-cpu-7.17.0/linux64/doc/html/rn-RISC-V-CPU/index.html
	simics-risc-v-cpu-7.17.0/linux64/doc/html/rn-RISC-V-CPU/toc.json
	simics-risc-v-cpu-7.17.0/linux64/lib/RISC-V-CPU-linux64.modcache
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_interrupt_controllers/module_load.py
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_interrupt_controllers/simics_start.py
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_rv32/module_load.py
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_rv32/riscv_commands.py
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_rv32/simics_start.py
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_rv64/module_load.py
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_rv64/riscv_commands.py
	simics-risc-v-cpu-7.17.0/linux64/lib/python-py3/simmod/riscv_rv64/simics_start.py
	simics-risc-v-cpu-7.17.0/linux64/lib/riscv-interrupt-controllers.so
	simics-risc-v-cpu-7.17.0/linux64/lib/riscv-rv32.so
	simics-risc-v-cpu-7.17.0/linux64/lib/riscv-rv64.so
	simics-risc-v-cpu-7.17.0/linux64/lib/riscv_clint.xml
	simics-risc-v-cpu-7.17.0/linux64/lib/riscv_plic.xml
	simics-risc-v-cpu-7.17.0/src/devices/riscv-common/CMakeLists.txt
	simics-risc-v-cpu-7.17.0/src/devices/riscv-common/riscv-interrupts-common.dml
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/CMakeLists.txt
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/Makefile
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/clint.dml
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/module_load.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/plic.dml
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/riscv-interrupt-controllers.c
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/simics_start.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/CMakeLists.txt
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/SUITEINFO
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/riscv_intc_common.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-clint-disable.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-clint-interrupt-2.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-clint-interrupt.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-clint-register-access.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-info-status.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-interrupt-attr-rename.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-plic-disable.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-plic-interrupt.py
	simics-risc-v-cpu-7.17.0/src/devices/riscv-interrupt-controllers/test/s-plic-register-access.py