<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.600.0.14</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</p>
        <p>Date: Tue May 28 16:54:12 2019
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>IGL2_FIR_FILTER</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>-40 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Min Operating Conditions</td>
                <td>BEST - 1.26 V - -40 C</td>
            </tr>
            <tr>
                <td>Max Operating Conditions</td>
                <td>WORST - 1.14 V - 100 C</td>
            </tr>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST - 1.14 V - 100 C</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Period (ns)</th>
                <th>Frequency (MHz)</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>External Setup (ns)</th>
                <th>Max Clock-To-Out (ns)</th>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q</td>
                <td>7.319</td>
                <td>136.631</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td>4.510</td>
                <td>221.729</td>
                <td>6.667</td>
                <td>149.993</td>
                <td>-2.582</td>
                <td>10.729</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1</td>
                <td>3.522</td>
                <td>283.930</td>
                <td>6.667</td>
                <td>149.993</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td>7.126</td>
                <td>140.331</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>-2.194</td>
                <td>15.624</td>
            </tr>
            <tr>
                <td>OSC_0/I_RCOSC_25_50MHZ/CLKOUT</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td>1.267</td>
                <td>789.266</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>7.834</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Min Delay (ns)</th>
                <th>Max Delay (ns)</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>N/A</td>
            </tr>
        </table>
        <h2>Clock Domain COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[1]:CLK</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:A_DIN[7]</td>
                <td>7.198</td>
                <td/>
                <td>10.169</td>
                <td/>
                <td>0.238</td>
                <td>7.319</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[1]:CLK</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:B_DIN[7]</td>
                <td>7.008</td>
                <td/>
                <td>9.979</td>
                <td/>
                <td>0.292</td>
                <td>7.183</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[2]:CLK</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:A_DIN[7]</td>
                <td>6.668</td>
                <td/>
                <td>9.629</td>
                <td/>
                <td>0.282</td>
                <td>6.823</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[2]:CLK</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:B_DIN[7]</td>
                <td>6.526</td>
                <td/>
                <td>9.487</td>
                <td/>
                <td>0.292</td>
                <td>6.691</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[3]:CLK</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:A_DIN[7]</td>
                <td>6.482</td>
                <td/>
                <td>9.453</td>
                <td/>
                <td>0.238</td>
                <td>6.603</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:A_DIN[7]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.169</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME[2]:A</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]</td>
                <td/>
                <td>+</td>
                <td>0.450</td>
                <td>0.450</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME[2]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.100</td>
                <td>0.550</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]:An</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME[2]</td>
                <td/>
                <td>+</td>
                <td>1.157</td>
                <td>1.707</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.223</td>
                <td>1.930</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_RGB1:An</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.283</td>
                <td>2.213</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>2.466</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[1]:CLK</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/divider_i_0[2]</td>
                <td/>
                <td>+</td>
                <td>0.505</td>
                <td>2.971</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.088</td>
                <td>3.059</td>
                <td>72</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m2_i:B</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[1]</td>
                <td/>
                <td>+</td>
                <td>1.415</td>
                <td>4.474</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m2_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.135</td>
                <td>4.609</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_1:C</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/N_3_i</td>
                <td/>
                <td>+</td>
                <td>0.288</td>
                <td>4.897</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.192</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_2_1_1:A</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/m188_1</td>
                <td/>
                <td>+</td>
                <td>0.496</td>
                <td>5.688</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_2_1_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.322</td>
                <td>6.010</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_2_1_1_0:C</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/m188_2_1_1</td>
                <td/>
                <td>+</td>
                <td>0.745</td>
                <td>6.755</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_2_1_1_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.170</td>
                <td>6.925</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_2_1:B</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/m188_2_1_1_0</td>
                <td/>
                <td>+</td>
                <td>0.242</td>
                <td>7.167</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m188_2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.236</td>
                <td>7.403</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m193:C</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/m188_2_1</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>7.632</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.m193:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.141</td>
                <td>7.773</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.N_336_i:B</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/m193</td>
                <td/>
                <td>+</td>
                <td>0.784</td>
                <td>8.557</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/lut_0/T_1_31_0_.N_336_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.204</td>
                <td>8.761</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/CFG_28:B</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/N_336_i</td>
                <td/>
                <td>+</td>
                <td>1.171</td>
                <td>9.932</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/CFG_28:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2_IP_BC</td>
                <td>+</td>
                <td>0.193</td>
                <td>10.125</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:A_DIN[7]</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/A_DIN_net[7]</td>
                <td/>
                <td>+</td>
                <td>0.044</td>
                <td>10.169</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.169</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME[2]:A</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]</td>
                <td/>
                <td>+</td>
                <td>0.450</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME[2]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.100</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]:An</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME[2]</td>
                <td/>
                <td>+</td>
                <td>1.157</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.223</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/FF_24:CLK</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.469</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/FF_24:IPCLKn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE_IP_CLK</td>
                <td>+</td>
                <td>0.060</td>
                <td>N/C</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:B_CLK</td>
                <td>net</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/B_CLK_net</td>
                <td/>
                <td>+</td>
                <td>0.086</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/twidLUT_1/twidLUT_0/SmFu4_sram.smGen_RAM_0/IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0/INST_RAM1K18_IP:A_DIN[7]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:RAM1K18_IP</td>
                <td>-</td>
                <td>0.238</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain FCCC_0/GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[4]:D</td>
                <td>4.133</td>
                <td>2.157</td>
                <td>9.784</td>
                <td>11.941</td>
                <td>0.256</td>
                <td>4.510</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[7]:D</td>
                <td>4.038</td>
                <td>2.230</td>
                <td>9.689</td>
                <td>11.919</td>
                <td>0.256</td>
                <td>4.437</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FFT_Re_Buff/IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[4]:D</td>
                <td>4.042</td>
                <td>2.244</td>
                <td>9.697</td>
                <td>11.941</td>
                <td>0.256</td>
                <td>4.423</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FFT_Im_Buff/IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[2]:D</td>
                <td>3.894</td>
                <td>2.372</td>
                <td>9.549</td>
                <td>11.921</td>
                <td>0.256</td>
                <td>4.295</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FFT_Re_Buff/IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[7]:D</td>
                <td>3.892</td>
                <td>2.372</td>
                <td>9.547</td>
                <td>11.919</td>
                <td>0.256</td>
                <td>4.295</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DATA_HANDLE_0/UART_IF_0/DATA_OUT[4]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.941</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.784</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.157</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.127</td>
                <td>4.127</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.192</td>
                <td>4.319</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>4.486</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.314</td>
                <td>4.800</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>5.053</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/FF_0:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.456</td>
                <td>5.509</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/FF_0:IPCLKn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE_IP_CLK</td>
                <td>+</td>
                <td>0.060</td>
                <td>5.569</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>net</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/A_CLK_net</td>
                <td/>
                <td>+</td>
                <td>0.082</td>
                <td>5.651</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT[4]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RAM1K18_IP</td>
                <td>+</td>
                <td>2.212</td>
                <td>7.863</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/UART_IF_0/RDATA_i_m2[4]:A</td>
                <td>net</td>
                <td>TPSRAM_2_RD[4]</td>
                <td/>
                <td>+</td>
                <td>1.103</td>
                <td>8.966</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/UART_IF_0/RDATA_i_m2[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.160</td>
                <td>9.126</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT_11_0_iv_0[4]:A</td>
                <td>net</td>
                <td>DATA_HANDLE_0/UART_IF_0/N_156</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>9.550</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT_11_0_iv_0[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.160</td>
                <td>9.710</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[4]:D</td>
                <td>net</td>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT_11[4]</td>
                <td/>
                <td>+</td>
                <td>0.074</td>
                <td>9.784</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.784</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.667</td>
                <td>6.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.127</td>
                <td>10.794</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.192</td>
                <td>10.986</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>11.153</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>11.468</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>11.721</td>
                <td>36</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[4]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.476</td>
                <td>12.197</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/UART_IF_0/DATA_OUT[4]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.256</td>
                <td>11.941</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.941</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX</td>
                <td>DATA_HANDLE_0/COREUART_0/CUARTO01/CUARTI1Il[2]:D</td>
                <td>2.624</td>
                <td/>
                <td>2.624</td>
                <td/>
                <td>0.175</td>
                <td>-2.582</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DATA_HANDLE_0/COREUART_0/CUARTO01/CUARTI1Il[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.624</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.439</td>
                <td>1.439</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RX_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.134</td>
                <td>1.573</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.151</td>
                <td>1.724</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/COREUART_0/CUARTO01/CUARTI1Il[2]:D</td>
                <td>net</td>
                <td>RX_c</td>
                <td/>
                <td>+</td>
                <td>0.900</td>
                <td>2.624</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.624</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.004</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.186</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.162</td>
                <td>N/C</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.306</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.245</td>
                <td>N/C</td>
                <td>36</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/COREUART_0/CUARTO01/CUARTI1Il[2]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.478</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/COREUART_0/CUARTO01/CUARTI1Il[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.175</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DATA_HANDLE_0/COREUART_0/CUARTIO1/CUARTll1:CLK</td>
                <td>TX</td>
                <td>5.167</td>
                <td/>
                <td>10.729</td>
                <td/>
                <td>10.729</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DATA_HANDLE_0/COREUART_0/CUARTIO1/CUARTll1:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.729</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.127</td>
                <td>4.127</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.192</td>
                <td>4.319</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>4.486</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.310</td>
                <td>4.796</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB6:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>5.049</td>
                <td>29</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/COREUART_0/CUARTIO1/CUARTll1:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.513</td>
                <td>5.562</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DATA_HANDLE_0/COREUART_0/CUARTIO1/CUARTll1:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.109</td>
                <td>5.671</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>TX_c</td>
                <td/>
                <td>+</td>
                <td>1.327</td>
                <td>6.998</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.333</td>
                <td>7.331</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>TX_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.644</td>
                <td>7.975</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.754</td>
                <td>10.729</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TX</td>
                <td>net</td>
                <td>TX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.729</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.729</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.127</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q to FCCC_0/GL0</h3>
        <p>No Path</p>
        <h3>SET FCCC_0/GL1 to FCCC_0/GL0</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/INST_MACC_IP:P_CLK[1]</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[7]</td>
                <td>2.205</td>
                <td>4.143</td>
                <td>7.890</td>
                <td>12.033</td>
                <td>0.292</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/INST_MACC_IP:P_CLK[1]</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[10]</td>
                <td>2.171</td>
                <td>4.200</td>
                <td>7.856</td>
                <td>12.056</td>
                <td>0.269</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/INST_MACC_IP:P_CLK[1]</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[16]</td>
                <td>2.151</td>
                <td>4.204</td>
                <td>7.836</td>
                <td>12.040</td>
                <td>0.285</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/INST_MACC_IP:P_CLK[1]</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[5]</td>
                <td>2.131</td>
                <td>4.230</td>
                <td>7.816</td>
                <td>12.046</td>
                <td>0.279</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/pipe_dly_0/genblk1.delayLine[2]:CLK</td>
                <td>COREFFT_0/genblk1.DUT_INPLACE/inBuf_0/genblk1.poBuf/genblk1.wEn_P_r:D</td>
                <td>2.165</td>
                <td>4.237</td>
                <td>7.717</td>
                <td>11.954</td>
                <td>0.256</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/INST_MACC_IP:P_CLK[1]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[7]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.033</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.890</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.143</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.129</td>
                <td>4.129</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.332</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.168</td>
                <td>4.500</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB18:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.300</td>
                <td>4.800</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB18:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>5.053</td>
                <td>45</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/FF_10:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB18_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.509</td>
                <td>5.562</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/FF_10:IPCLKn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE_IP_CLKEN</td>
                <td>+</td>
                <td>0.060</td>
                <td>5.622</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/INST_MACC_IP:P_CLK[1]</td>
                <td>net</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/P_CLK_net[1]</td>
                <td/>
                <td>+</td>
                <td>0.063</td>
                <td>5.685</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/mac_enum_0/adder2.adder2_0/mac_0/mac_0/U0/INST_MACC_IP:P[22]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>0.221</td>
                <td>5.906</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/CFG_29:B</td>
                <td>net</td>
                <td>FIRO_net_0[22]</td>
                <td/>
                <td>+</td>
                <td>1.715</td>
                <td>7.621</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/CFG_29:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2_IP_BC</td>
                <td>+</td>
                <td>0.203</td>
                <td>7.824</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[7]</td>
                <td>net</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/B_DIN_net[7]</td>
                <td/>
                <td>+</td>
                <td>0.066</td>
                <td>7.890</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.890</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.667</td>
                <td>6.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.127</td>
                <td>10.794</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.192</td>
                <td>10.986</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>11.153</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.314</td>
                <td>11.467</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>11.720</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/FF_24:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.459</td>
                <td>12.179</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/FF_24:IPCLKn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE_IP_CLK</td>
                <td>+</td>
                <td>0.060</td>
                <td>12.239</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_CLK</td>
                <td>net</td>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/B_CLK_net</td>
                <td/>
                <td>+</td>
                <td>0.086</td>
                <td>12.325</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIR_Out_Buff/IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[7]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:RAM1K18_IP</td>
                <td>-</td>
                <td>0.292</td>
                <td>12.033</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.033</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h2>Clock Domain FCCC_0/GL1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_syst_dly.genblk1.syst_dly_line[27][0]:CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][3]:D</td>
                <td>3.249</td>
                <td>3.145</td>
                <td>8.788</td>
                <td>11.933</td>
                <td>0.256</td>
                <td>3.522</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_syst_dly.genblk1.syst_dly_line[27][2]:CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][3]:D</td>
                <td>3.107</td>
                <td>3.287</td>
                <td>8.646</td>
                <td>11.933</td>
                <td>0.256</td>
                <td>3.380</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_syst_dly.genblk1.syst_dly_line[27][1]:CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][3]:D</td>
                <td>3.008</td>
                <td>3.386</td>
                <td>8.547</td>
                <td>11.933</td>
                <td>0.256</td>
                <td>3.281</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_syst_dly.genblk1.syst_dly_line[29][7]:CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[2].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][16]:D</td>
                <td>2.975</td>
                <td>3.430</td>
                <td>8.517</td>
                <td>11.947</td>
                <td>0.256</td>
                <td>3.237</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_short_dly.genblk1.short_dly_line_3_[3]:CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[14].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][11]:D</td>
                <td>2.929</td>
                <td>3.443</td>
                <td>8.477</td>
                <td>11.920</td>
                <td>0.256</td>
                <td>3.224</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_syst_dly.genblk1.syst_dly_line[27][0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][3]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.933</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.788</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.145</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.129</td>
                <td>4.129</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.332</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>4.499</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.289</td>
                <td>4.788</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB8:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>5.041</td>
                <td>94</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_syst_dly.genblk1.syst_dly_line[27][0]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB8_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.498</td>
                <td>5.539</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/fill_syst_dly.genblk1.syst_dly_line[27][0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.088</td>
                <td>5.627</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/data_tap_w_cry_0:B</td>
                <td>net</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/syst_dly_line[27][0]</td>
                <td/>
                <td>+</td>
                <td>0.813</td>
                <td>6.440</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/data_tap_w_cry_0:UB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.238</td>
                <td>6.678</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/data_tap_w_cry_0_CC_0:UB[6]</td>
                <td>net</td>
                <td>NET_CC_CONFIG423</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.678</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/data_tap_w_cry_0_CC_0:CC[9]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.661</td>
                <td>7.339</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/data_tap_w_cry_3:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG433</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.339</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/data_tap_w_cry_3:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.056</td>
                <td>7.395</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][3]:D</td>
                <td>net</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/data_tap_w[3]</td>
                <td/>
                <td>+</td>
                <td>1.393</td>
                <td>8.788</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.788</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.667</td>
                <td>6.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.129</td>
                <td>10.796</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>10.999</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.168</td>
                <td>11.167</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB16:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.295</td>
                <td>11.462</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB16:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>11.715</td>
                <td>25</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][3]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB16_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.474</td>
                <td>12.189</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/taps.tap[12].a_tap/symm_tap.pipe_reg_0/genblk1.delayLine[0][3]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.256</td>
                <td>11.933</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.933</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET FCCC_0/GL0 to FCCC_0/GL1</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/genblk1.delayLine[0][14]:D</td>
                <td>3.107</td>
                <td>3.151</td>
                <td>8.765</td>
                <td>11.916</td>
                <td>0.256</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/genblk1.delayLine[0][8]:D</td>
                <td>3.120</td>
                <td>3.155</td>
                <td>8.778</td>
                <td>11.933</td>
                <td>0.256</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIR_IN_Buff/IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_datai/genblk1.delayLine[0][6]:D</td>
                <td>3.071</td>
                <td>3.204</td>
                <td>8.732</td>
                <td>11.936</td>
                <td>0.257</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIR_IN_Buff/IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_datai/genblk1.delayLine[0][5]:D</td>
                <td>3.051</td>
                <td>3.232</td>
                <td>8.712</td>
                <td>11.944</td>
                <td>0.257</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/genblk1.delayLine[0][7]:D</td>
                <td>3.029</td>
                <td>3.235</td>
                <td>8.687</td>
                <td>11.922</td>
                <td>0.256</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/genblk1.delayLine[0][14]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.916</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.765</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.151</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.127</td>
                <td>4.127</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.192</td>
                <td>4.319</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>4.486</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.314</td>
                <td>4.800</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>5.053</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/FF_0:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.463</td>
                <td>5.516</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/FF_0:IPCLKn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE_IP_CLK</td>
                <td>+</td>
                <td>0.060</td>
                <td>5.576</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</td>
                <td>net</td>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/A_CLK_net</td>
                <td/>
                <td>+</td>
                <td>0.082</td>
                <td>5.658</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Coef_Buff/IGL2_FIR_FILTER_Coef_Buff_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT[15]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RAM1K18_IP</td>
                <td>+</td>
                <td>2.181</td>
                <td>7.839</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/genblk1.delayLine[0][14]:D</td>
                <td>net</td>
                <td>TPSRAM_0_RD[14]</td>
                <td/>
                <td>+</td>
                <td>0.926</td>
                <td>8.765</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.765</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.667</td>
                <td>6.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.129</td>
                <td>10.796</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>10.999</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>11.166</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.293</td>
                <td>11.459</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>11.712</td>
                <td>35</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/genblk1.delayLine[0][14]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL1_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.460</td>
                <td>12.172</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREFIR_0/enum_g4.enum_fir_g4/wrap_coefi/genblk1.delayLine[0][14]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.256</td>
                <td>11.916</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.916</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h2>Clock Domain FCCC_0/GL2</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[221]:CLK</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[14]:D</td>
                <td>6.866</td>
                <td>2.874</td>
                <td>12.252</td>
                <td>15.126</td>
                <td>0.256</td>
                <td>7.126</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>crc_256_pwr_0/genblk1[2].u0/u0/data_in[81]:CLK</td>
                <td>crc_256_pwr_0/genblk1[2].u0/u0/lfsr_q[31]:D</td>
                <td>6.583</td>
                <td>3.132</td>
                <td>11.977</td>
                <td>15.109</td>
                <td>0.256</td>
                <td>6.868</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[76]:CLK</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[14]:D</td>
                <td>6.565</td>
                <td>3.183</td>
                <td>11.943</td>
                <td>15.126</td>
                <td>0.256</td>
                <td>6.817</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[25]:CLK</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[29]:D</td>
                <td>6.544</td>
                <td>3.191</td>
                <td>11.929</td>
                <td>15.120</td>
                <td>0.256</td>
                <td>6.809</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>crc_256_pwr_0/genblk1[1].u0/u0/lfsr_q[7]:CLK</td>
                <td>crc_256_pwr_0/genblk1[1].u0/u0/lfsr_q[6]:D</td>
                <td>6.494</td>
                <td>3.198</td>
                <td>11.897</td>
                <td>15.095</td>
                <td>0.256</td>
                <td>6.802</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: crc_256_pwr_0/genblk1[3].u0/u0/data_in[221]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[14]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.126</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.252</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.874</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.990</td>
                <td>3.990</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.199</td>
                <td>4.189</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.168</td>
                <td>4.357</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB18:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>4.649</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB18:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>4.902</td>
                <td>52</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[221]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB18_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.484</td>
                <td>5.386</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[221]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.088</td>
                <td>5.474</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_27_0_a2_0_a4_0_a3_0_a2_6[25]:B</td>
                <td>net</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/casc_data[3]_Z[253]</td>
                <td/>
                <td>+</td>
                <td>1.467</td>
                <td>6.941</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_27_0_a2_0_a4_0_a3_0_a2_6[25]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.160</td>
                <td>7.101</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_10_0_a4_0_a3_0_a2_8[8]:A</td>
                <td>net</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/N_626</td>
                <td/>
                <td>+</td>
                <td>1.322</td>
                <td>8.423</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_10_0_a4_0_a3_0_a2_8[8]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.101</td>
                <td>8.524</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_11[14]:C</td>
                <td>net</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/N_1088</td>
                <td/>
                <td>+</td>
                <td>0.613</td>
                <td>9.137</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_11[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.100</td>
                <td>9.237</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_24[14]:C</td>
                <td>net</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_15_14[13]</td>
                <td/>
                <td>+</td>
                <td>1.633</td>
                <td>10.870</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_24[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.075</td>
                <td>10.945</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_31[14]:C</td>
                <td>net</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_24[14]</td>
                <td/>
                <td>+</td>
                <td>0.936</td>
                <td>11.881</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_31[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.101</td>
                <td>11.982</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2[14]:A</td>
                <td>net</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2_31[14]</td>
                <td/>
                <td>+</td>
                <td>0.096</td>
                <td>12.078</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16_0_a4_0_a2[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.100</td>
                <td>12.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[14]:D</td>
                <td>net</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_c_16[14]</td>
                <td/>
                <td>+</td>
                <td>0.074</td>
                <td>12.252</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.252</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>10.000</td>
                <td>10.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.990</td>
                <td>13.990</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.199</td>
                <td>14.189</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.168</td>
                <td>14.357</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>14.647</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB8:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>14.900</td>
                <td>62</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[14]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB8_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.482</td>
                <td>15.382</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/lfsr_q[14]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.256</td>
                <td>15.126</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.126</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>pb0</td>
                <td>PB_logic_0/rstno:D</td>
                <td>2.788</td>
                <td/>
                <td>2.788</td>
                <td/>
                <td>0.257</td>
                <td>-2.194</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>pb0</td>
                <td>PB_logic_0/rfsm[0]:D</td>
                <td>2.734</td>
                <td/>
                <td>2.734</td>
                <td/>
                <td>0.257</td>
                <td>-2.258</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>pb0</td>
                <td>PB_logic_0/rfsm[1]:D</td>
                <td>2.630</td>
                <td/>
                <td>2.630</td>
                <td/>
                <td>0.257</td>
                <td>-2.362</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>pb1</td>
                <td>PB_logic_0/rfsm[0]:D</td>
                <td>2.525</td>
                <td/>
                <td>2.525</td>
                <td/>
                <td>0.257</td>
                <td>-2.467</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>pb1</td>
                <td>PB_logic_0/rstno:D</td>
                <td>2.469</td>
                <td/>
                <td>2.469</td>
                <td/>
                <td>0.257</td>
                <td>-2.513</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: pb0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: PB_logic_0/rstno:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.788</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>pb0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>pb0_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>pb0</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>pb0_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.216</td>
                <td>1.216</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>pb0_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>pb0_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.065</td>
                <td>1.281</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>pb0_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.127</td>
                <td>1.408</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PB_logic_0/pulse_pb0:B</td>
                <td>net</td>
                <td>pb0_c</td>
                <td/>
                <td>+</td>
                <td>0.621</td>
                <td>2.029</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PB_logic_0/pulse_pb0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.236</td>
                <td>2.265</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rfsm_ns_1_0_.m4_0:D</td>
                <td>net</td>
                <td>PB_logic_0/pulse_pb0_Z</td>
                <td/>
                <td>+</td>
                <td>0.261</td>
                <td>2.526</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rfsm_ns_1_0_.m4_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.193</td>
                <td>2.719</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno:D</td>
                <td>net</td>
                <td>PB_logic_0/rstno_4</td>
                <td/>
                <td>+</td>
                <td>0.069</td>
                <td>2.788</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.788</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.871</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.193</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.163</td>
                <td>N/C</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB16:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.283</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB16:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.245</td>
                <td>N/C</td>
                <td>56</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB16_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.484</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.257</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>crc_256_pwr_0/genblk1[3].u0/crc_staged_out[24]:CLK</td>
                <td>dout</td>
                <td>10.234</td>
                <td/>
                <td>15.624</td>
                <td/>
                <td>15.624</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>crc_256_pwr_0/genblk1[3].u0/crc_staged_out[17]:CLK</td>
                <td>dout</td>
                <td>10.133</td>
                <td/>
                <td>15.517</td>
                <td/>
                <td>15.517</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>crc_256_pwr_0/genblk1[3].u0/crc_staged_out[52]:CLK</td>
                <td>dout</td>
                <td>10.101</td>
                <td/>
                <td>15.501</td>
                <td/>
                <td>15.501</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>crc_256_pwr_0/genblk1[3].u0/crc_staged_out[250]:CLK</td>
                <td>dout</td>
                <td>10.094</td>
                <td/>
                <td>15.480</td>
                <td/>
                <td>15.480</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>crc_256_pwr_0/genblk1[3].u0/crc_staged_out[184]:CLK</td>
                <td>dout</td>
                <td>10.030</td>
                <td/>
                <td>15.450</td>
                <td/>
                <td>15.450</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: crc_256_pwr_0/genblk1[3].u0/crc_staged_out[24]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: dout</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>15.624</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.990</td>
                <td>3.990</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.199</td>
                <td>4.189</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.168</td>
                <td>4.357</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>4.647</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB8:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>4.900</td>
                <td>62</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/crc_staged_out[24]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB8_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.490</td>
                <td>5.390</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[3].u0/crc_staged_out[24]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.109</td>
                <td>5.499</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout_134:D</td>
                <td>net</td>
                <td>crc_256_pwr_0/casc_data[4][24]</td>
                <td/>
                <td>+</td>
                <td>0.886</td>
                <td>6.385</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout_134:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.100</td>
                <td>6.485</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout_225:B</td>
                <td>net</td>
                <td>crc_256_pwr_0/dout_134_Z</td>
                <td/>
                <td>+</td>
                <td>0.791</td>
                <td>7.276</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout_225:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.160</td>
                <td>7.436</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout_248:C</td>
                <td>net</td>
                <td>crc_256_pwr_0/dout_225_Z</td>
                <td/>
                <td>+</td>
                <td>0.790</td>
                <td>8.226</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout_248:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.170</td>
                <td>8.396</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout:D</td>
                <td>net</td>
                <td>crc_256_pwr_0/dout_248_Z</td>
                <td/>
                <td>+</td>
                <td>0.504</td>
                <td>8.900</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/dout:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.350</td>
                <td>9.250</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>dout_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>dout_c</td>
                <td/>
                <td>+</td>
                <td>2.635</td>
                <td>11.885</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>dout_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.333</td>
                <td>12.218</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>dout_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>dout_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.616</td>
                <td>12.834</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>dout_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.790</td>
                <td>15.624</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>dout</td>
                <td>net</td>
                <td>dout</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>15.624</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.624</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.990</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>dout</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>PB_logic_0/rstno:CLK</td>
                <td>crc_256_pwr_0/genblk1[2].u0/crc_staged_out[199]:ALn</td>
                <td>3.254</td>
                <td>6.360</td>
                <td>8.655</td>
                <td>15.015</td>
                <td>0.356</td>
                <td>3.640</td>
                <td>0.030</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>PB_logic_0/rstno:CLK</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[70]:ALn</td>
                <td>3.255</td>
                <td>6.360</td>
                <td>8.656</td>
                <td>15.016</td>
                <td>0.356</td>
                <td>3.640</td>
                <td>0.029</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>PB_logic_0/rstno:CLK</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[72]:ALn</td>
                <td>3.254</td>
                <td>6.360</td>
                <td>8.655</td>
                <td>15.015</td>
                <td>0.356</td>
                <td>3.640</td>
                <td>0.030</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>PB_logic_0/rstno:CLK</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[78]:ALn</td>
                <td>3.255</td>
                <td>6.360</td>
                <td>8.656</td>
                <td>15.016</td>
                <td>0.356</td>
                <td>3.640</td>
                <td>0.029</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>PB_logic_0/rstno:CLK</td>
                <td>crc_256_pwr_0/genblk1[3].u0/u0/data_in[87]:ALn</td>
                <td>3.254</td>
                <td>6.360</td>
                <td>8.655</td>
                <td>15.015</td>
                <td>0.356</td>
                <td>3.640</td>
                <td>0.030</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: PB_logic_0/rstno:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: crc_256_pwr_0/genblk1[2].u0/crc_staged_out[199]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.015</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.655</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.360</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.990</td>
                <td>3.990</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.199</td>
                <td>4.189</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.168</td>
                <td>4.357</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB16:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>4.649</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB16:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>4.902</td>
                <td>56</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB16_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.499</td>
                <td>5.401</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.093</td>
                <td>5.494</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno_RNII8K3:An</td>
                <td>net</td>
                <td>PB_logic_0/rstno_Z</td>
                <td/>
                <td>+</td>
                <td>1.850</td>
                <td>7.344</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno_RNII8K3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.223</td>
                <td>7.567</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno_RNII8K3/U0_RGB1_RGB13:An</td>
                <td>net</td>
                <td>PB_logic_0/rstno_RNII8K3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>7.882</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PB_logic_0/rstno_RNII8K3/U0_RGB1_RGB13:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>8.135</td>
                <td>67</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[2].u0/crc_staged_out[199]:ALn</td>
                <td>net</td>
                <td>PB_logic_0/rstno_RNII8K3/U0_RGB1_RGB13_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.520</td>
                <td>8.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.655</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>10.000</td>
                <td>10.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.990</td>
                <td>13.990</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.199</td>
                <td>14.189</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.168</td>
                <td>14.357</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB13:An</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>14.648</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB13:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>14.901</td>
                <td>67</td>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[2].u0/crc_staged_out[199]:CLK</td>
                <td>net</td>
                <td>FCCC_0/GL2_INST/U0_RGB1_RGB13_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.470</td>
                <td>15.371</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>crc_256_pwr_0/genblk1[2].u0/crc_staged_out[199]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.356</td>
                <td>15.015</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.015</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain OSC_0/I_RCOSC_25_50MHZ/CLKOUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain led_blink_0/clkout:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>led_blink_0/led[0]:CLK</td>
                <td>led_blink_0/led[1]:D</td>
                <td>0.994</td>
                <td/>
                <td>3.349</td>
                <td/>
                <td>0.256</td>
                <td>1.267</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>led_blink_0/led[0]:CLK</td>
                <td>led_blink_0/led[0]:D</td>
                <td>0.600</td>
                <td/>
                <td>2.955</td>
                <td/>
                <td>0.256</td>
                <td>0.856</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>led_blink_0/led[1]:CLK</td>
                <td>led_blink_0/led[1]:D</td>
                <td>0.570</td>
                <td/>
                <td>2.922</td>
                <td/>
                <td>0.256</td>
                <td>0.826</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: led_blink_0/led[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: led_blink_0/led[1]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.349</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14:An</td>
                <td>net</td>
                <td>led_blink_0/clkout_0</td>
                <td/>
                <td>+</td>
                <td>1.104</td>
                <td>1.104</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.223</td>
                <td>1.327</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.313</td>
                <td>1.640</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>1.893</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/led[0]:CLK</td>
                <td>net</td>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.462</td>
                <td>2.355</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/led[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.109</td>
                <td>2.464</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/led_RNO[1]:A</td>
                <td>net</td>
                <td>led_c[0]</td>
                <td/>
                <td>+</td>
                <td>0.711</td>
                <td>3.175</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/led_RNO[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.100</td>
                <td>3.275</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/led[1]:D</td>
                <td>net</td>
                <td>led_blink_0/led_1[1]</td>
                <td/>
                <td>+</td>
                <td>0.074</td>
                <td>3.349</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.349</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14:An</td>
                <td>net</td>
                <td>led_blink_0/clkout_0</td>
                <td/>
                <td>+</td>
                <td>1.104</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.223</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1:An</td>
                <td>net</td>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.313</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/led[1]:CLK</td>
                <td>net</td>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.445</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/led[1]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.256</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>led_blink_0/led[1]:CLK</td>
                <td>led[1]</td>
                <td>5.482</td>
                <td/>
                <td>7.834</td>
                <td/>
                <td>7.834</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>led_blink_0/led[0]:CLK</td>
                <td>led[0]</td>
                <td>5.315</td>
                <td/>
                <td>7.670</td>
                <td/>
                <td>7.670</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: led_blink_0/led[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: led[1]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.834</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14:An</td>
                <td>net</td>
                <td>led_blink_0/clkout_0</td>
                <td/>
                <td>+</td>
                <td>1.104</td>
                <td>1.104</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.223</td>
                <td>1.327</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1:An</td>
                <td>net</td>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.313</td>
                <td>1.640</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.253</td>
                <td>1.893</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/led[1]:CLK</td>
                <td>net</td>
                <td>led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.459</td>
                <td>2.352</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>led_blink_0/led[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.109</td>
                <td>2.461</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>led_obuf[1]/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>led_c[1]</td>
                <td/>
                <td>+</td>
                <td>1.558</td>
                <td>4.019</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_obuf[1]/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.333</td>
                <td>4.352</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>led_obuf[1]/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>led_obuf[1]/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.692</td>
                <td>5.044</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>led_obuf[1]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.790</td>
                <td>7.834</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>led[1]</td>
                <td>net</td>
                <td>led[1]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.834</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.834</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>led[1]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET FCCC_0/GL2 to led_blink_0/clkout:Q</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
