\hypertarget{group___r_c_c___peripheral___clock___enable___disable}{}\doxysection{Peripheral Clock Enable Disable}
\label{group___r_c_c___peripheral___clock___enable___disable}\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}


Enable or disable the AHB1 peripheral clock.  


Collaboration diagram for Peripheral Clock Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c___peripheral___clock___enable___disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}\label{group___r_c_c___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}))}



Definition at line 358 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}\label{group___r_c_c___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line 347 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group___r_c_c___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}))}



Definition at line 355 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group___r_c_c___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line 323 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}\label{group___r_c_c___peripheral___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}))}



Definition at line 357 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}\label{group___r_c_c___peripheral___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line 339 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}\label{group___r_c_c___peripheral___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}))}



Definition at line 356 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}\label{group___r_c_c___peripheral___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}} 
\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\_AHBENR\_SRAMEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\_AHBENR\_SRAMEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line 331 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

