# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:29 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs_valid index[0] index[1] index_valid

.latch        n64 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n69 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n74 control.tehb.dataReg[0]  0
.latch        n79 control.tehb.dataReg[1]  0
.latch        n84 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n48
01 1
.names control.tehb.control.fullReg new_n48 ins_ready[1]
01 1
.names ins_valid[0] new_n48 new_n50
00 1
.names ins_valid[2] new_n50 new_n51
11 1
.names control.tehb.control.fullReg new_n51 ins_ready[2]
01 1
.names ins_valid[3] new_n50 new_n53
11 1
.names new_n51 new_n53 new_n54
01 1
.names control.tehb.control.fullReg new_n54 ins_ready[3]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n56
11 1
.names new_n51 new_n54 new_n57
00 1
.names control.tehb.control.fullReg new_n57 new_n58
00 1
.names new_n56 new_n58 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n60
11 1
.names new_n48 new_n54 new_n61
00 1
.names control.tehb.control.fullReg new_n61 new_n62
00 1
.names new_n60 new_n62 index[0]
00 0
.names ins[0] index[0] new_n64_1
10 1
.names ins[3] index[0] new_n65
11 1
.names new_n64_1 new_n65 new_n66
00 1
.names index[1] new_n66 new_n67
00 1
.names ins[6] index[1] new_n68
11 1
.names index[0] new_n68 new_n69_1
01 1
.names index[1] index[0] new_n70
11 1
.names ins[9] new_n70 new_n71
11 1
.names new_n69_1 new_n71 new_n72
00 1
.names new_n67 new_n72 outs[0]
01 0
.names ins[1] index[0] new_n74_1
10 1
.names ins[4] index[0] new_n75
11 1
.names new_n74_1 new_n75 new_n76
00 1
.names index[1] new_n76 new_n77
00 1
.names ins[10] new_n70 new_n78
11 1
.names ins[7] index[1] new_n79_1
11 1
.names index[0] new_n79_1 new_n80
01 1
.names new_n78 new_n80 new_n81
00 1
.names new_n77 new_n81 outs[1]
01 0
.names ins[2] index[0] new_n83
10 1
.names ins[5] index[0] new_n84_1
11 1
.names new_n83 new_n84_1 new_n85
00 1
.names index[1] new_n85 new_n86
00 1
.names ins[11] new_n70 new_n87
11 1
.names ins[8] index[1] new_n88
11 1
.names index[0] new_n88 new_n89
01 1
.names new_n87 new_n89 new_n90
00 1
.names new_n86 new_n90 outs[2]
01 0
.names new_n50 new_n57 new_n92
11 1
.names control.tehb.control.fullReg new_n92 new_n93
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n93 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n93 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n96
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n97
01 1
.names new_n96 new_n97 new_n98
00 1
.names rst new_n98 new_n99
00 1
.names new_n93 new_n99 n84
01 1
.names new_n96 n84 n64
01 0
.names new_n97 n84 n69
01 0
.names control.tehb.control.fullReg new_n98 new_n103
00 1
.names new_n92 new_n103 new_n104
01 1
.names control.tehb.dataReg[0] new_n104 new_n105
10 1
.names new_n61 new_n104 new_n106
01 1
.names new_n105 new_n106 new_n107
00 1
.names rst new_n107 n74
00 1
.names control.tehb.dataReg[1] new_n104 new_n109
10 1
.names new_n57 new_n104 new_n110
01 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 n79
00 1
.end
