---
layout:         redirect
mathjax:        true
title:          "The Hack Computer Architecture"
description:    "Verilog implementation and detailed explanation of the Hack computer architecture with the help of Logisim, Icarus Verilog, and GTKWave. A .gds mask layout can be generated with the OpenLane 130 nm PDK."
date:           2024-8-1 20:38:24 +0100
authors:         ["Quentin Wach"]
tags:           ["python", "verilog", "gds", "integrated circuits", "computer"]
image:          "images/hack_computer.png"
tag_search:     true
redirect:       "https://www.quentinwach.com/Hack-Computer"
github:         QuentinWach/Hack-Computer
categories:     "science-engineering"
note: 
weight: 58
---