// Seed: 1658313091
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output uwire id_4
);
  assign id_2 = 1'd0 !== id_3;
  assign module_1.id_23 = 0;
endmodule
module module_1 #(
    parameter id_23 = 32'd68
) (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6
    , _id_23,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    output supply0 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    output wire id_15
    , id_24,
    input tri0 id_16,
    input uwire id_17,
    output uwire id_18,
    output uwire id_19,
    output wor id_20,
    inout wor id_21
);
  logic [7:0][-1 : id_23] id_25, id_26, id_27, id_28;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_10,
      id_14,
      id_2
  );
endmodule
