s1(10Nov2021:18:29:02):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s2(10Nov2021:18:30:40):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s3(10Nov2021:18:31:26):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s4(10Nov2021:18:31:56):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s5(10Nov2021:18:32:24):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s6(10Nov2021:18:35:17):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s7(10Nov2021:18:40:59):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s8(10Nov2021:18:42:16):  xrun -64bit -gui -access r lib/dffr_a.v src/register.v test/register_tb.v 
s9(11Nov2021:18:19:00):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xcelium.d lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v lib/ece361_alu_verilog/xrun.history lib/ece361_alu_verilog/xrun.log 
s10(11Nov2021:18:20:37):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v 
s11(11Nov2021:18:22:12):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v 
s12(11Nov2021:18:24:15):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v 
s13(11Nov2021:18:27:10):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v 
s14(11Nov2021:18:29:08):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v 
s15(11Nov2021:18:56:58):  xrun -64bit -gui -access r lib/sram.v test/sram_tb.v 
s16(11Nov2021:19:00:36):  xrun -64bit -gui -access r lib/sram.v test/sram_tb.v 
s17(12Nov2021:01:34:29):  xrun -64bit -gui -access r lib/ece361_alu_verilog/ALU.v lib/and_gate_32.v lib/and_gate_n.v lib/and_gate.v lib/dec_n.v lib/decoder_5t32.v lib/dffr_a.v lib/dffr.v lib/dff.v lib/mux_32t1_32_arr.v lib/mux_32t1_32.v lib/mux_32.v lib/mux_8t1_32.v lib/mux_8t1.v lib/mux_n.v lib/mux.v lib/nand_gate_32.v lib/nand_gate_n.v lib/nand_gate.v lib/nor_gate_32.v lib/nor_gate_n.v lib/nor_gate.v lib/not_gate_32.v lib/not_gate_n.v lib/not_gate.v lib/or_gate_32.v lib/or_gate_n.v lib/or_gate.v lib/sram.v lib/syncram.v lib/xnor_gate_32.v lib/xnor_gate_n.v lib/xnor_gate.v lib/xor_gate_32.v lib/xor_gate_n.v lib/xor_gate.v test/ALU_tb.v 
s18(12Nov2021:01:36:03):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s19(12Nov2021:01:37:06):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s20(12Nov2021:01:37:14):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s21(12Nov2021:01:37:30):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s22(12Nov2021:01:42:29):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s23(12Nov2021:01:43:22):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s24(12Nov2021:01:44:13):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s25(12Nov2021:01:45:49):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s26(12Nov2021:01:46:48):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s27(12Nov2021:01:47:56):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s28(12Nov2021:01:48:17):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s29(12Nov2021:01:51:18):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s30(12Nov2021:01:51:26):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s31(12Nov2021:01:51:43):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s32(12Nov2021:01:54:02):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s33(12Nov2021:01:54:50):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s34(12Nov2021:15:24:44):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s35(12Nov2021:15:38:16):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s36(12Nov2021:15:49:50):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s37(12Nov2021:15:54:02):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s38(12Nov2021:15:54:14):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s39(12Nov2021:15:55:21):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s40(12Nov2021:15:58:34):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s41(12Nov2021:16:02:15):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s42(12Nov2021:16:08:04):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s43(12Nov2021:16:10:46):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s44(12Nov2021:16:11:29):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s45(12Nov2021:16:18:40):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s46(12Nov2021:16:24:05):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s47(12Nov2021:16:24:19):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s48(12Nov2021:16:25:46):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s49(12Nov2021:16:29:01):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s50(12Nov2021:16:30:50):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s51(12Nov2021:16:32:18):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s52(12Nov2021:16:42:52):  xrun -64bit -gui -access r lib/ece361_alu_verilog/adder_32.v lib/ece361_alu_verilog/ALUCU.v lib/ece361_alu_verilog/alu_tb.v lib/ece361_alu_verilog/ALU.v lib/ece361_alu_verilog/and_gate_32.v lib/ece361_alu_verilog/and_gate_n.v lib/ece361_alu_verilog/and_gate.v lib/ece361_alu_verilog/dec_n.v lib/ece361_alu_verilog/full_adder_1bit.v lib/ece361_alu_verilog/full_adder_32bit.v lib/ece361_alu_verilog/Full_adder.v lib/ece361_alu_verilog/mux_32to1.v lib/ece361_alu_verilog/mux_32.v lib/ece361_alu_verilog/mux8_1_1bit.v lib/ece361_alu_verilog/mux8_1_32bit.v lib/ece361_alu_verilog/mux_n.v lib/ece361_alu_verilog/mux.v lib/ece361_alu_verilog/nand_gate_32.v lib/ece361_alu_verilog/nand_gate_n.v lib/ece361_alu_verilog/nand_gate.v lib/ece361_alu_verilog/nor_32bit.v lib/ece361_alu_verilog/nor_gate_32.v lib/ece361_alu_verilog/nor_gate_n.v lib/ece361_alu_verilog/nor_gate.v lib/ece361_alu_verilog/not_gate_32.v lib/ece361_alu_verilog/not_gate_n.v lib/ece361_alu_verilog/not_gate.v lib/ece361_alu_verilog/or_gate_32.v lib/ece361_alu_verilog/or_gate_n.v lib/ece361_alu_verilog/or_gate.v lib/ece361_alu_verilog/sll_32bit.v lib/ece361_alu_verilog/SLT_signed.v lib/ece361_alu_verilog/SLT.v lib/ece361_alu_verilog/SUB_32bit.v lib/ece361_alu_verilog/xnor_gate_32.v lib/ece361_alu_verilog/xnor_gate_n.v lib/ece361_alu_verilog/xnor_gate.v lib/ece361_alu_verilog/xor_gate_32.v lib/ece361_alu_verilog/xor_gate_n.v lib/ece361_alu_verilog/xor_gate.v test/ALU_tb.v 
s53(13Nov2021:16:55:01):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALU.v test/ALU_tb.v 
s54(13Nov2021:16:56:20):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALU.v test/ALU_tb.v 
s55(13Nov2021:16:56:51):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALU.v test/ALU_tb.v 
s56(13Nov2021:16:57:33):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALU.v test/ALU_tb.v 
s57(13Nov2021:16:59:26):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALU.v test/ALU_tb.v 
s58(16Nov2021:17:12:06):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v 
s59(16Nov2021:17:12:20):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v 
s60(16Nov2021:17:31:38):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v "-s " 
s61(16Nov2021:17:33:00):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s62(16Nov2021:17:34:51):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s63(16Nov2021:17:36:17):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s64(16Nov2021:17:36:51):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s65(16Nov2021:17:39:53):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s66(16Nov2021:17:41:22):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s67(16Nov2021:17:42:55):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s68(16Nov2021:17:43:17):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s69(16Nov2021:17:45:02):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s70(16Nov2021:17:46:05):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s71(16Nov2021:17:46:55):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s72(16Nov2021:17:47:35):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s73(16Nov2021:17:48:26):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s74(16Nov2021:17:49:14):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s75(16Nov2021:17:49:48):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s76(16Nov2021:17:50:30):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s77(16Nov2021:17:54:03):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s78(16Nov2021:18:11:50):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s79(16Nov2021:18:29:32):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s80(16Nov2021:18:33:04):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s81(16Nov2021:18:40:19):  xrun -64bit -gui -access r extralib/ece361_alu_verilog/ALUCU.v test/ALUCU_tb.v -s 
s82(16Nov2021:20:56:05):  xrun -64bit -gui -access r src/control_unit.v test/control_unit_tb.v 
s83(16Nov2021:20:57:02):  xrun -64bit -gui -access r src/control_unit.v test/control_unit_tb.v extralib/and extralib/dec extralib/dff extralib/ece361_alu_verilog extralib/gac_sram.v extralib/gac_syncram.v extralib/mux extralib/nand extralib/nor extralib/not extralib/or extralib/xnor extralib/xor 
s84(16Nov2021:20:57:06):  xrun -64bit -gui -access r src/control_unit.v test/control_unit_tb.v extralib/gac_sram.v extralib/gac_syncram.v 
s85(16Nov2021:20:57:13):  xrun -64bit -gui -access r src/control_unit.v test/control_unit_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s86(16Nov2021:20:57:46):  xrun -64bit -gui -access r src/control_unit.v test/control_unit_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s87(16Nov2021:23:37:33):  xrun -64bit -gui -access r src/alu_control_unit.v test/alu_control_unit_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s88(16Nov2021:23:38:11):  xrun -64bit -gui -access r src/alu_control_unit.v test/alu_control_unit_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s89(17Nov2021:13:32:24):  xrun -64bit -gui -access r extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/gac_not_gate_tb.v 
s90(17Nov2021:13:34:13):  xrun -64bit -gui -access r extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/gac_not_gate_tb.v 
s91(17Nov2021:13:38:34):  xrun -64bit -gui -access r extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/gac_not_gate_tb.v 
s92(17Nov2021:13:40:12):  xrun -64bit -gui -access r extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/gac_not_gate_tb.v 
s93(17Nov2021:14:43:11):  xrun -64bit -gui -access r src/alu_control_unit.v test/alu_control_unit_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s94(17Nov2021:14:44:48):  xrun -64bit -gui -access r src/alu_control_unit.v test/alu_control_unit_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s95(17Nov2021:14:53:54):  xrun -64bit -gui -access r src/alu_control_unit.v test/alu_control_unit_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s96(17Nov2021:17:11:33):  xrun -64bit -gui -access r broken/demux broken/gac_mux_32t1_32_arr.v cam_alu/compile.sh cam_alu/lib cam_alu/simvision2884280.diag cam_alu/simvision3474772.diag cam_alu/simvision4142.diag cam_alu/src cam_alu/test cam_alu/waves.shm cam_alu/xcelium.d cam_alu/xrun.history cam_alu/xrun.key cam_alu/xrun.log data/bills_branch.dat data/sort_corrected_branch.dat data/unsigned_sum.dat extralib/and extralib/dec extralib/dff extralib/ece361_alu_verilog extralib/gac_sram.v extralib/gac_syncram.v extralib/mux extralib/nand extralib/nor extralib/not extralib/or extralib/xnor extralib/xor lib/and lib/dec lib/demux lib/dff lib/ece361_alu_verilog lib/mux lib/nand lib/nor lib/not lib/or lib/sram.v lib/syncram.v lib/xnor lib/xor src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/alu_control_unit_tb.v test/ALUCU_tb.v test/ALU_tb.v test/control_unit_tb.v test/dec_n_tb.v test/demux_tb.v test/dffr_a_tb.v test/gac_not_gate_tb.v test/ins_fetch_tb.v test/launch_ins_mod test/mux_n_tb.v test/pc_inc_tb.v test/processor_tb.v test/register_file_tb.v test/register_tb.v test/sign_ext_tb.v test/sram_tb.v test/syncram_tb.v waves.shm/waves.dsn waves.shm/waves.trn xcelium.d/history xcelium.d/run.d xcelium.d/run.lnx8664.18.09.d xcelium.d/worklib 
s97(17Nov2021:17:12:45):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/register_file_tb.v extralib/8/8 
s98(17Nov2021:17:12:51):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/register_file_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s99(17Nov2021:17:26:53):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/alu_control_unit_tb.v test/ALUCU_tb.v test/ALU_tb.v test/control_unit_tb.v test/dec_n_tb.v test/demux_tb.v test/dffr_a_tb.v test/gac_not_gate_tb.v test/ins_fetch_tb.v test/launch_ins_mod test/mux_n_tb.v test/pc_inc_tb.v test/processor_tb.v test/register_file_tb.v test/register_tb.v test/sign_ext_tb.v test/sram_tb.v test/syncram_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s100(17Nov2021:17:27:16):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/alu_control_unit_tb.v test/ALUCU_tb.v test/ALU_tb.v test/control_unit_tb.v test/dec_n_tb.v test/demux_tb.v test/dffr_a_tb.v test/gac_not_gate_tb.v test/ins_fetch_tb.v test/mux_n_tb.v test/pc_inc_tb.v test/processor_tb.v test/register_file_tb.v test/register_tb.v test/sign_ext_tb.v test/sram_tb.v test/syncram_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s101(17Nov2021:17:28:36):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/alu_control_unit_tb.v test/ALUCU_tb.v test/ALU_tb.v test/control_unit_tb.v test/dec_n_tb.v test/demux_tb.v test/dffr_a_tb.v test/gac_not_gate_tb.v test/ins_fetch_tb.v test/mux_n_tb.v test/pc_inc_tb.v test/processor_tb.v test/register_file_tb.v test/register_tb.v test/sign_ext_tb.v test/sram_tb.v test/syncram_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s102(17Nov2021:17:29:23):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s103(17Nov2021:17:30:51):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s104(17Nov2021:20:30:22):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s105(17Nov2021:20:55:48):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v "-s " 
s106(17Nov2021:21:01:21):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v -s 
s107(17Nov2021:21:01:50):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s108(17Nov2021:21:37:03):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s109(17Nov2021:21:42:12):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v "-s " 
s110(17Nov2021:21:42:28):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s111(17Nov2021:21:50:06):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/ins_fetch_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s112(17Nov2021:21:57:52):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/ins_fetch_tb.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s113(17Nov2021:21:58:33):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/ins_fetch_tb.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v "-s " 
s114(17Nov2021:21:59:27):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/ins_fetch_tb.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s115(17Nov2021:22:00:56):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v test/ins_fetch_tb.v test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s116(17Nov2021:22:16:30):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/gac_sram.v extralib/gac_syncram.v 
s117(17Nov2021:22:51:53):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/gac_sram.v extralib/gac_syncram.v 
s118(17Nov2021:22:59:51):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/gac_sram.v extralib/gac_syncram.v 
s119(17Nov2021:23:08:07):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/gac_sram.v extralib/gac_syncram.v 
s120(17Nov2021:23:21:11):  xrun -64bit -gui -access r test/processor_tb.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/alu_tb.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s121(17Nov2021:23:26:27):  xrun -64bit -gui -access r test/processor_tb.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v 
s122(17Nov2021:23:36:19):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s123(17Nov2021:23:42:23):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s124(17Nov2021:23:44:55):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s125(17Nov2021:23:53:46):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s126(17Nov2021:23:55:56):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s127(18Nov2021:00:18:32):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s128(18Nov2021:00:22:34):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v "-s " 
s129(18Nov2021:00:22:56):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s130(18Nov2021:00:31:21):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s131(18Nov2021:00:32:31):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s132(18Nov2021:00:33:22):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s133(18Nov2021:00:41:59):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s134(18Nov2021:00:44:08):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s135(18Nov2021:00:45:18):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s136(18Nov2021:00:46:04):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s137(18Nov2021:00:48:45):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/gac_sram.v extralib/gac_syncram.v 
s138(18Nov2021:00:49:01):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s139(18Nov2021:00:49:38):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v extralib/gac_sram.v extralib/gac_syncram.v 
s140(18Nov2021:00:50:18):  xrun -64bit -gui -access r src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v test/processor_tb.v 
s141(18Nov2021:00:59:43):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v 
s142(18Nov2021:01:05:52):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v 
s143(18Nov2021:16:48:16):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v 
s144(18Nov2021:17:04:27):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v 
s145(18Nov2021:17:06:18):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v "-s " 
s146(18Nov2021:17:08:42):  xrun -64bit -gui -access r test/processor_tb.v extralib/and/gac_and_gate_32.v extralib/and/gac_and_gate_6in.v extralib/and/gac_and_gate.v extralib/dec/gac_dec_5.v extralib/dff/gac_dffr_a.v extralib/dff/gac_dffr.v extralib/dff/gac_dff.v extralib/ece361_alu_verilog/adder_32.v extralib/ece361_alu_verilog/ALUCU.v extralib/ece361_alu_verilog/ALU.v extralib/ece361_alu_verilog/and_gate_32.v extralib/ece361_alu_verilog/and_gate_n.v extralib/ece361_alu_verilog/and_gate.v extralib/ece361_alu_verilog/dec_n.v extralib/ece361_alu_verilog/full_adder_1bit.v extralib/ece361_alu_verilog/full_adder_32bit.v extralib/ece361_alu_verilog/Full_adder.v extralib/ece361_alu_verilog/mux_32to1.v extralib/ece361_alu_verilog/mux_32.v extralib/ece361_alu_verilog/mux8_1_1bit.v extralib/ece361_alu_verilog/mux8_1_32bit.v extralib/ece361_alu_verilog/mux_n.v extralib/ece361_alu_verilog/mux.v extralib/ece361_alu_verilog/nand_gate_32.v extralib/ece361_alu_verilog/nand_gate_n.v extralib/ece361_alu_verilog/nand_gate.v extralib/ece361_alu_verilog/nor_32bit.v extralib/ece361_alu_verilog/nor_gate_32.v extralib/ece361_alu_verilog/nor_gate_n.v extralib/ece361_alu_verilog/nor_gate.v extralib/ece361_alu_verilog/not_gate_32.v extralib/ece361_alu_verilog/not_gate_n.v extralib/ece361_alu_verilog/not_gate.v extralib/ece361_alu_verilog/or_gate_32.v extralib/ece361_alu_verilog/or_gate_n.v extralib/ece361_alu_verilog/or_gate.v extralib/ece361_alu_verilog/sll_32bit.v extralib/ece361_alu_verilog/SLT_signed.v extralib/ece361_alu_verilog/SLT.v extralib/ece361_alu_verilog/SUB_32bit.v extralib/ece361_alu_verilog/xnor_gate_32.v extralib/ece361_alu_verilog/xnor_gate_n.v extralib/ece361_alu_verilog/xnor_gate.v extralib/ece361_alu_verilog/xor_gate_32.v extralib/ece361_alu_verilog/xor_gate_n.v extralib/ece361_alu_verilog/xor_gate.v extralib/mux/gac_mux_32t1_32.v extralib/mux/gac_mux_32.v extralib/mux/gac_mux_5.v extralib/mux/gac_mux_8t1_32.v extralib/mux/gac_mux_8t1.v extralib/mux/gac_mux.v extralib/nand/gac_nand_gate_32.v extralib/nand/gac_nand_gate.v extralib/nor/gac_nor_gate_32.v extralib/nor/gac_nor_gate.v extralib/not/gac_not_gate_32.v extralib/not/gac_not_gate_6_BHV.v extralib/not/gac_not_gate.v extralib/or/gac_or_gate_32.v extralib/or/gac_or_gate.v extralib/xnor/gac_xnor_gate_32.v extralib/xnor/gac_xnor_gate.v extralib/xor/gac_xor_gate_32.v extralib/xor/gac_xor_gate.v src/alu_control_unit.v src/control_unit.v src/fake_control_alu.v src/fake_control.v src/ins_fetch.v src/pc_inc.v src/processor.v src/register_file.v src/register.v src/sign_ext.v -s 
