Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: tester_dispositivi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tester_dispositivi.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tester_dispositivi"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : tester_dispositivi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/RSA/half_adder.vhd" in Library work.
Architecture dataflow of Entity half_adder is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/full_adder.vhd" in Library work.
Architecture structural of Entity full_adder is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/ripple_carry_adder.vhd" in Library work.
Architecture structural of Entity ripple_carry_adder is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/mux2_1.vhd" in Library work.
Architecture dataflow of Entity mux2_1 is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/latch_d_en.vhd" in Library work.
Architecture behavioral of Entity latch_d_en is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/muxn_1.vhd" in Library work.
Architecture dataflow of Entity muxn_1 is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/demux1_n.vhd" in Library work.
Architecture dataflow of Entity demux1_n is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/cathode_encoder.vhd" in Library work.
Architecture behavioral of Entity cathode_encoder is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/serial_div_restoring.vhd" in Library work.
Architecture behavioral of Entity serial_div_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/contatore_modulo_4.vhd" in Library work.
Architecture behavioral of Entity contatore_modulo_2n is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/shifter_a_sinistra.vhd" in Library work.
Architecture structural of Entity shifter_a_sinistra is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/add_sub.vhd" in Library work.
Architecture structural of Entity add_sub is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/Serial_Booth_PC_Moore.vhd" in Library work.
Architecture behavioral of Entity serial_booth_pc_moore is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/boundary_scan_chain.vhd" in Library work.
Architecture structural of Entity boundary_scan_chain is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/clock_filter.vhd" in Library work.
Architecture behavioral of Entity clock_filter is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/counter_mod2n.vhd" in Library work.
Architecture behavioral of Entity counter_mod2n is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/cathode_manager.vhd" in Library work.
Architecture structural of Entity cathode_manager is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/anode_manager.vhd" in Library work.
Architecture structural of Entity anode_manager is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/edge_triggered_d_n.vhd" in Library work.
Architecture behavioral of Entity edge_triggered_d_n is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/counter_2n_down.vhd" in Library work.
Architecture behavioral of Entity counter_2n_down is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/Booth_multiplier.vhd" in Library work.
Architecture structural of Entity booth_multiplier is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/divisore_restoring.vhd" in Library work.
Architecture structural of Entity divisore_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/mod_exp_gestore.vhd" in Library work.
Entity <mod_exp_gestore> compiled.
Entity <mod_exp_gestore> (Architecture <behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/RSA/display_on_board.vhd" in Library work.
Architecture behavioral of Entity display_on_board is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/display.vhd" in Library work.
Architecture structural of Entity display is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/funzione_hash_moltiplicazione.vhd" in Library work.
Architecture behavioral of Entity funzione_hash_moltiplicazione is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/mod_exp.vhd" in Library work.
Entity <mod_exp> compiled.
Entity <mod_exp> (Architecture <behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/RSA/gestore_generatore_valori_RSA.vhd" in Library work.
Entity <gestore_generatore_valori_rsa> compiled.
Entity <gestore_generatore_valori_rsa> (Architecture <behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/RSA/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/generazione_valori_RSA.vhd" in Library work.
Architecture behavioral of Entity generazione_valori_rsa is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/display_top_level.vhd" in Library work.
Architecture structural of Entity display_top_level is up to date.
Compiling vhdl file "/media/sf_ASE/RSA/tester_dispositivi.vhd" in Library work.
Architecture behavioral of Entity tester_dispositivi is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tester_dispositivi> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>) with generics.
	counter_size = 19

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 3

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <generazione_valori_RSA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_top_level> in library <work> (architecture <structural>) with generics.
	freq_clock = 50000000
	freq_hit = 250

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <funzione_hash_moltiplicazione> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mod_exp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gestore_generatore_valori_RSA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_on_board> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <structural>) with generics.
	freq_clock = 50000000
	freq_hit = 250

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 33

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <counter_2n_down> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <divisore_restoring> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <mod_exp_gestore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 16

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 4

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <behavioral>) with generics.
	freq_clock = 50000000
	freq_hit = 250

Analyzing hierarchy for entity <counter_mod2n> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <cathode_manager> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <anode_manager> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 33

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <serial_div_restoring> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 6

Analyzing hierarchy for entity <shifter_a_sinistra> in library <work> (architecture <structural>) with generics.
	n = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 128

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <muxn_1> in library <work> (architecture <dataflow>) with generics.
	address_width = 2

Analyzing hierarchy for entity <cathode_encoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux1_n> in library <work> (architecture <dataflow>) with generics.
	address_width = 2

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tester_dispositivi> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/media/sf_ASE/RSA/tester_dispositivi.vhd" line 121: Unconnected output port 'hit' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/tester_dispositivi.vhd" line 133: Unconnected output port 'output' of component 'contatore_modulo_2n'.
Entity <tester_dispositivi> analyzed. Unit <tester_dispositivi> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <logic>).
	counter_size = 19
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing generic Entity <contatore_modulo_2n.1> in library <work> (Architecture <behavioral>).
	width = 3
Entity <contatore_modulo_2n.1> analyzed. Unit <contatore_modulo_2n.1> generated.

Analyzing generic Entity <latch_d_en.1> in library <work> (Architecture <behavioral>).
	width = 8
Entity <latch_d_en.1> analyzed. Unit <latch_d_en.1> generated.

Analyzing Entity <generazione_valori_RSA> in library <work> (Architecture <behavioral>).
Entity <generazione_valori_RSA> analyzed. Unit <generazione_valori_RSA> generated.

Analyzing generic Entity <edge_triggered_d_n.1> in library <work> (Architecture <behavioral>).
	width = 8
Entity <edge_triggered_d_n.1> analyzed. Unit <edge_triggered_d_n.1> generated.

Analyzing generic Entity <Booth_multiplier> in library <work> (Architecture <structural>).
	width = 32
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 111: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 112: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 115: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/Booth_multiplier.vhd" line 115: Unconnected output port 'overflow' of component 'add_sub'.
Entity <Booth_multiplier> analyzed. Unit <Booth_multiplier> generated.

Analyzing Entity <Serial_Booth_PC_Moore> in library <work> (Architecture <behavioral>).
Entity <Serial_Booth_PC_Moore> analyzed. Unit <Serial_Booth_PC_Moore> generated.

Analyzing generic Entity <contatore_modulo_2n.2> in library <work> (Architecture <behavioral>).
	width = 5
Entity <contatore_modulo_2n.2> analyzed. Unit <contatore_modulo_2n.2> generated.

Analyzing generic Entity <boundary_scan_chain.1> in library <work> (Architecture <structural>).
	n = 33
Entity <boundary_scan_chain.1> analyzed. Unit <boundary_scan_chain.1> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <boundary_scan_chain.2> in library <work> (Architecture <structural>).
	n = 32
Entity <boundary_scan_chain.2> analyzed. Unit <boundary_scan_chain.2> generated.

Analyzing generic Entity <add_sub.1> in library <work> (Architecture <structural>).
	width = 32
Entity <add_sub.1> analyzed. Unit <add_sub.1> generated.

Analyzing generic Entity <ripple_carry_adder.1> in library <work> (Architecture <structural>).
	width = 32
Entity <ripple_carry_adder.1> analyzed. Unit <ripple_carry_adder.1> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing generic Entity <latch_d_en.4> in library <work> (Architecture <behavioral>).
	width = 64
Entity <latch_d_en.4> analyzed. Unit <latch_d_en.4> generated.

Analyzing generic Entity <latch_d_en.2> in library <work> (Architecture <behavioral>).
	width = 32
Entity <latch_d_en.2> analyzed. Unit <latch_d_en.2> generated.

Analyzing Entity <funzione_hash_moltiplicazione> in library <work> (Architecture <behavioral>).
Entity <funzione_hash_moltiplicazione> analyzed. Unit <funzione_hash_moltiplicazione> generated.

Analyzing generic Entity <edge_triggered_d_n.2> in library <work> (Architecture <behavioral>).
	width = 32
Entity <edge_triggered_d_n.2> analyzed. Unit <edge_triggered_d_n.2> generated.

Analyzing generic Entity <latch_d_en.3> in library <work> (Architecture <behavioral>).
	width = 1
Entity <latch_d_en.3> analyzed. Unit <latch_d_en.3> generated.

Analyzing Entity <mod_exp> in library <work> (Architecture <behavioral>).
Entity <mod_exp> analyzed. Unit <mod_exp> generated.

Analyzing generic Entity <counter_2n_down> in library <work> (Architecture <behavioral>).
	width = 5
Entity <counter_2n_down> analyzed. Unit <counter_2n_down> generated.

Analyzing generic Entity <latch_d_en.5> in library <work> (Architecture <behavioral>).
	width = 64
Entity <latch_d_en.5> analyzed. Unit <latch_d_en.5> generated.

Analyzing generic Entity <latch_d_en.6> in library <work> (Architecture <behavioral>).
	width = 2
Entity <latch_d_en.6> analyzed. Unit <latch_d_en.6> generated.

Analyzing generic Entity <divisore_restoring> in library <work> (Architecture <structural>).
	width = 64
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 112: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 113: Unconnected output port 'scan_out' of component 'shifter_a_sinistra'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 116: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/RSA/divisore_restoring.vhd" line 116: Unconnected output port 'overflow' of component 'add_sub'.
Entity <divisore_restoring> analyzed. Unit <divisore_restoring> generated.

Analyzing Entity <serial_div_restoring> in library <work> (Architecture <behavioral>).
Entity <serial_div_restoring> analyzed. Unit <serial_div_restoring> generated.

Analyzing generic Entity <contatore_modulo_2n.3> in library <work> (Architecture <behavioral>).
	width = 6
Entity <contatore_modulo_2n.3> analyzed. Unit <contatore_modulo_2n.3> generated.

Analyzing generic Entity <shifter_a_sinistra> in library <work> (Architecture <structural>).
	n = 64
Entity <shifter_a_sinistra> analyzed. Unit <shifter_a_sinistra> generated.

Analyzing generic Entity <add_sub.2> in library <work> (Architecture <structural>).
	width = 64
Entity <add_sub.2> analyzed. Unit <add_sub.2> generated.

Analyzing generic Entity <ripple_carry_adder.2> in library <work> (Architecture <structural>).
	width = 64
Entity <ripple_carry_adder.2> analyzed. Unit <ripple_carry_adder.2> generated.

Analyzing generic Entity <latch_d_en.8> in library <work> (Architecture <behavioral>).
	width = 128
Entity <latch_d_en.8> analyzed. Unit <latch_d_en.8> generated.

Analyzing Entity <mod_exp_gestore> in library <work> (Architecture <behavioral>).
Entity <mod_exp_gestore> analyzed. Unit <mod_exp_gestore> generated.

Analyzing generic Entity <latch_d_en.7> in library <work> (Architecture <behavioral>).
	width = 32
Entity <latch_d_en.7> analyzed. Unit <latch_d_en.7> generated.

Analyzing Entity <gestore_generatore_valori_RSA> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <en_correct> in unit <gestore_generatore_valori_RSA> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <gestore_generatore_valori_RSA> analyzed. Unit <gestore_generatore_valori_RSA> generated.

Analyzing generic Entity <display_top_level> in library <work> (Architecture <structural>).
	freq_clock = 50000000
	freq_hit = 250
Entity <display_top_level> analyzed. Unit <display_top_level> generated.

Analyzing Entity <display_on_board> in library <work> (Architecture <behavioral>).
Entity <display_on_board> analyzed. Unit <display_on_board> generated.

Analyzing generic Entity <edge_triggered_d_n.3> in library <work> (Architecture <behavioral>).
	width = 16
Entity <edge_triggered_d_n.3> analyzed. Unit <edge_triggered_d_n.3> generated.

Analyzing generic Entity <edge_triggered_d_n.4> in library <work> (Architecture <behavioral>).
	width = 4
Entity <edge_triggered_d_n.4> analyzed. Unit <edge_triggered_d_n.4> generated.

Analyzing generic Entity <display> in library <work> (Architecture <structural>).
	freq_clock = 50000000
	freq_hit = 250
Entity <display> analyzed. Unit <display> generated.

Analyzing generic Entity <clock_filter> in library <work> (Architecture <behavioral>).
	freq_clock = 50000000
	freq_hit = 250
Entity <clock_filter> analyzed. Unit <clock_filter> generated.

Analyzing generic Entity <counter_mod2n> in library <work> (Architecture <behavioral>).
	width = 2
Entity <counter_mod2n> analyzed. Unit <counter_mod2n> generated.

Analyzing Entity <cathode_manager> in library <work> (Architecture <structural>).
Entity <cathode_manager> analyzed. Unit <cathode_manager> generated.

Analyzing generic Entity <muxn_1> in library <work> (Architecture <dataflow>).
	address_width = 2
Entity <muxn_1> analyzed. Unit <muxn_1> generated.

Analyzing Entity <cathode_encoder> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/media/sf_ASE/RSA/cathode_encoder.vhd" line 97: Mux is complete : default of case is discarded
Entity <cathode_encoder> analyzed. Unit <cathode_encoder> generated.

Analyzing Entity <anode_manager> in library <work> (Architecture <structural>).
Entity <anode_manager> analyzed. Unit <anode_manager> generated.

Analyzing generic Entity <demux1_n> in library <work> (Architecture <dataflow>).
	address_width = 2
Entity <demux1_n> analyzed. Unit <demux1_n> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "/media/sf_ASE/RSA/debounce.vhd".
    Found 1-bit register for signal <result>.
    Found 20-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <contatore_modulo_2n_1>.
    Related source file is "/media/sf_ASE/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_1> synthesized.


Synthesizing Unit <latch_d_en_1>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <latch_d_en_1> synthesized.


Synthesizing Unit <edge_triggered_d_n_1>.
    Related source file is "/media/sf_ASE/RSA/edge_triggered_d_n.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <edge_triggered_d_n_1> synthesized.


Synthesizing Unit <latch_d_en_2>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <latch_d_en_2> synthesized.


Synthesizing Unit <funzione_hash_moltiplicazione>.
    Related source file is "/media/sf_ASE/RSA/funzione_hash_moltiplicazione.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <number_of_shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <shifted_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shifted_l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <result_product> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <product<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <product<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <moltiplicatore<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:737 - Found 1-bit latch for signal <finished>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <dato_hashed>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 64-bit latch for signal <product>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32x32-bit multiplier for signal <product$mult0000> created at line 123.
    Summary:
	inferred   1 Multiplier(s).
Unit <funzione_hash_moltiplicazione> synthesized.


Synthesizing Unit <edge_triggered_d_n_2>.
    Related source file is "/media/sf_ASE/RSA/edge_triggered_d_n.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <edge_triggered_d_n_2> synthesized.


Synthesizing Unit <latch_d_en_3>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <latch_d_en_3> synthesized.


Synthesizing Unit <gestore_generatore_valori_RSA>.
    Related source file is "/media/sf_ASE/RSA/gestore_generatore_valori_RSA.vhd".
WARNING:Xst:1305 - Output <correct> is never assigned. Tied to value 0.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 22                                             |
    | Inputs             | 4                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <en_h>.
    Found 1-bit register for signal <en_n>.
    Found 1-bit register for signal <check_exp<0>>.
    Found 1-bit register for signal <reset_exp>.
    Found 1-bit register for signal <check_hash<0>>.
    Found 1-bit register for signal <en_pr>.
    Found 1-bit register for signal <en_pu>.
    Found 1-bit register for signal <reset_hash>.
    Found 1-bit register for signal <en_exp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
Unit <gestore_generatore_valori_RSA> synthesized.


Synthesizing Unit <Serial_Booth_PC_Moore>.
    Related source file is "/media/sf_ASE/RSA/Serial_Booth_PC_Moore.vhd".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Serial_Booth_PC_Moore> synthesized.


Synthesizing Unit <contatore_modulo_2n_2>.
    Related source file is "/media/sf_ASE/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_2> synthesized.


Synthesizing Unit <latch_d_en_4>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 64-bit register for signal <q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <latch_d_en_4> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/RSA/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/media/sf_ASE/RSA/half_adder.vhd".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <counter_2n_down>.
    Related source file is "/media/sf_ASE/RSA/counter_2n_down.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit down counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_2n_down> synthesized.


Synthesizing Unit <latch_d_en_5>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 64-bit register for signal <q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <latch_d_en_5> synthesized.


Synthesizing Unit <latch_d_en_6>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <latch_d_en_6> synthesized.


Synthesizing Unit <mod_exp_gestore>.
    Related source file is "/media/sf_ASE/RSA/mod_exp_gestore.vhd".
WARNING:Xst:647 - Input <base> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <finish> equivalent to <en_res> has been removed
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 29                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <reset_m>.
    Found 2-bit register for signal <val_mul>.
    Found 1-bit register for signal <en_res>.
    Found 1-bit register for signal <reset_div>.
    Found 1-bit register for signal <en_v_m>.
    Found 1-bit register for signal <en_div>.
    Found 64-bit register for signal <d_res>.
    Found 1-bit register for signal <en_d>.
    Found 1-bit register for signal <en_m>.
    Found 1-bit register for signal <en_o>.
    Found 64-bit comparator greatequal for signal <current_state$cmp_ge0000> created at line 106.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mod_exp_gestore> synthesized.


Synthesizing Unit <latch_d_en_7>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <latch_d_en_7> synthesized.


Synthesizing Unit <serial_div_restoring>.
    Related source file is "/media/sf_ASE/RSA/serial_div_restoring.vhd".
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <serial_div_restoring> synthesized.


Synthesizing Unit <contatore_modulo_2n_3>.
    Related source file is "/media/sf_ASE/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 6-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_3> synthesized.


Synthesizing Unit <latch_d_en_8>.
    Related source file is "/media/sf_ASE/RSA/latch_d_en.vhd".
    Found 128-bit register for signal <q>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <latch_d_en_8> synthesized.


Synthesizing Unit <edge_triggered_d_n_3>.
    Related source file is "/media/sf_ASE/RSA/edge_triggered_d_n.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <edge_triggered_d_n_3> synthesized.


Synthesizing Unit <edge_triggered_d_n_4>.
    Related source file is "/media/sf_ASE/RSA/edge_triggered_d_n.vhd".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <edge_triggered_d_n_4> synthesized.


Synthesizing Unit <clock_filter>.
    Related source file is "/media/sf_ASE/RSA/clock_filter.vhd".
    Found 18-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_filter> synthesized.


Synthesizing Unit <counter_mod2n>.
    Related source file is "/media/sf_ASE/RSA/counter_mod2n.vhd".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count$add0000> created at line 25.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_mod2n> synthesized.


Synthesizing Unit <muxn_1>.
    Related source file is "/media/sf_ASE/RSA/muxn_1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <X>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxn_1> synthesized.


Synthesizing Unit <cathode_encoder>.
    Related source file is "/media/sf_ASE/RSA/cathode_encoder.vhd".
    Found 16x7-bit ROM for signal <cathodes>.
    Summary:
	inferred   1 ROM(s).
Unit <cathode_encoder> synthesized.


Synthesizing Unit <demux1_n>.
    Related source file is "/media/sf_ASE/RSA/demux1_n.vhd".
Unit <demux1_n> synthesized.


Synthesizing Unit <boundary_scan_chain_1>.
    Related source file is "/media/sf_ASE/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <scelta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q<32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <e> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_1> synthesized.


Synthesizing Unit <boundary_scan_chain_2>.
    Related source file is "/media/sf_ASE/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <scelta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q<31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <e> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_2> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/media/sf_ASE/RSA/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <shifter_a_sinistra>.
    Related source file is "/media/sf_ASE/RSA/shifter_a_sinistra.vhd".
WARNING:Xst:1780 - Signal <q<63>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <shifter_a_sinistra> synthesized.


Synthesizing Unit <display_on_board>.
    Related source file is "/media/sf_ASE/RSA/display_on_board.vhd".
    Found 4-bit register for signal <dots_reg>.
    Found 4-bit register for signal <enable_reg>.
    Found 16-bit register for signal <value_reg>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <display_on_board> synthesized.


Synthesizing Unit <cathode_manager>.
    Related source file is "/media/sf_ASE/RSA/cathode_manager.vhd".
Unit <cathode_manager> synthesized.


Synthesizing Unit <anode_manager>.
    Related source file is "/media/sf_ASE/RSA/anode_manager.vhd".
Unit <anode_manager> synthesized.


Synthesizing Unit <ripple_carry_adder_1>.
    Related source file is "/media/sf_ASE/RSA/ripple_carry_adder.vhd".
Unit <ripple_carry_adder_1> synthesized.


Synthesizing Unit <ripple_carry_adder_2>.
    Related source file is "/media/sf_ASE/RSA/ripple_carry_adder.vhd".
Unit <ripple_carry_adder_2> synthesized.


Synthesizing Unit <display>.
    Related source file is "/media/sf_ASE/RSA/display.vhd".
Unit <display> synthesized.


Synthesizing Unit <display_top_level>.
    Related source file is "/media/sf_ASE/RSA/display_top_level.vhd".
Unit <display_top_level> synthesized.


Synthesizing Unit <add_sub_1>.
    Related source file is "/media/sf_ASE/RSA/add_sub.vhd".
    Found 32-bit xor2 for signal <b_add_sub>.
Unit <add_sub_1> synthesized.


Synthesizing Unit <add_sub_2>.
    Related source file is "/media/sf_ASE/RSA/add_sub.vhd".
    Found 64-bit xor2 for signal <b_add_sub>.
Unit <add_sub_2> synthesized.


Synthesizing Unit <Booth_multiplier>.
    Related source file is "/media/sf_ASE/RSA/Booth_multiplier.vhd".
Unit <Booth_multiplier> synthesized.


Synthesizing Unit <divisore_restoring>.
    Related source file is "/media/sf_ASE/RSA/divisore_restoring.vhd".
WARNING:Xst:646 - Signal <quoz<63>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <divisore_restoring> synthesized.


Synthesizing Unit <mod_exp>.
    Related source file is "/media/sf_ASE/RSA/mod_exp.vhd".
WARNING:Xst:1780 - Signal <rema> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <module<63:32>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <hit_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d_v<127:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 32-to-1 multiplexer for signal <exp_bit>.
    Found 32-bit 4-to-1 multiplexer for signal <val_mul1>.
    Found 32-bit 4-to-1 multiplexer for signal <val_mul2>.
    Summary:
	inferred  65 Multiplexer(s).
Unit <mod_exp> synthesized.


Synthesizing Unit <generazione_valori_RSA>.
    Related source file is "/media/sf_ASE/RSA/generazione_valori_RSA.vhd".
WARNING:Xst:653 - Signal <qval<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:653 - Signal <pval<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <n_prod<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <msg_1<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <m_e_e<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <en_correct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <e_val<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <d_val<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <correct1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit comparator equal for signal <correct_0$cmp_eq0000> created at line 162.
    Summary:
	inferred   1 Comparator(s).
Unit <generazione_valori_RSA> synthesized.


Synthesizing Unit <tester_dispositivi>.
    Related source file is "/media/sf_ASE/RSA/tester_dispositivi.vhd".
WARNING:Xst:1306 - Output <led<4:1>> is never assigned.
WARNING:Xst:646 - Signal <scelta<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <e_v<15:8>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <d_v<15:8>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Register <start> equivalent to <en_c1> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <en_c1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8x8-bit ROM for signal <scelta$mux0002> created at line 106.
    Found 8-bit register for signal <scelta>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <tester_dispositivi> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 8
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 321
 1-bit register                                        : 290
 128-bit register                                      : 1
 16-bit register                                       : 2
 2-bit register                                        : 3
 32-bit register                                       : 8
 4-bit register                                        : 4
 64-bit register                                       : 5
 8-bit register                                        : 8
# Latches                                              : 4
 1-bit latch                                           : 2
 32-bit latch                                          : 1
 64-bit latch                                          : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 64-bit comparator greatequal                          : 1
# Multiplexers                                         : 9
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 6
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 385
 1-bit xor2                                            : 385

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <RSA/m_e_exp/div/cu/current_state/FSM> on signal <current_state[1:6]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000001
 init   | 000010
 sub    | 001000
 set_1  | 010000
 shift  | 000100
 shift1 | 100000
--------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <RSA/m_e_exp/m_e_g/current_state/FSM> on signal <current_state[1:4]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 mol_d         | 0001
 wait_mol      | 0011
 modular       | 0010
 wait_modular  | 0110
 check_exp     | 0111
 mol_base      | 0101
 wait_mol_base | 1101
 modular1      | 1111
 wait_modular1 | 1110
 count         | 0100
 wait_d        | 1100
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <RSA/m_e_exp/mul/cu/current_state/FSM> on signal <current_state[1:5]> with one-hot encoding.
Optimizing FSM <RSA/n_calc/cu/current_state/FSM> on signal <current_state[1:5]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00001
 getseq | 00100
 init   | 00010
 inits  | 01000
 shift  | 10000
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <RSA/g_g_v_rsa/current_state/FSM> on signal <current_state[1:14]> with one-hot encoding.
--------------------------------
 State        | Encoding
--------------------------------
 idle         | 00000000000001
 calc_n       | 00000000000010
 wait_n       | 00000000000100
 hashing      | 00000000001000
 wait_hashing | 00000000010000
 calc_pr      | 00000000100000
 wait_pr      | 00000001000000
 calc_pu      | 00000100000000
 wait_pu      | 00001000000000
 res_exp      | 00000010000000
 check_msg    | 00100000000000
 wait_check   | 01000000000000
 check        | 10000000000000
 res_h        | 00010000000000
--------------------------------
WARNING:Xst:1710 - FF/Latch <q_11> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_12> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_13> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_14> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_15> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_1> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_8> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_10> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_11> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_1> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_8> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_10> (without init value) has a constant value of 0 in block <msg_hashed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_46> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_47> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_48> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_49> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_50> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_51> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_52> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_53> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_54> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_55> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_56> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_57> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_58> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_59> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_60> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_61> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_62> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_63> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_12> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_13> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_14> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_15> (without init value) has a constant value of 0 in block <msg_hashed_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_32> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_33> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_34> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_35> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_36> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_37> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_38> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_39> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_40> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_41> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_42> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_43> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_44> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_45> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <d_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <d_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <d_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <d_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <p_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <q_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <e_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <e_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <e_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <e_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <e_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <d_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <d_val>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_23> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_24> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_25> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_26> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_27> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_28> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_29> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_30> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_31> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_8> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_10> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_11> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_12> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_13> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_14> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_15> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_16> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_17> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_18> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_19> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_20> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_21> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_22> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <q_32> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_33> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_34> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_35> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_36> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_37> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_38> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_39> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_40> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_41> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_42> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_43> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_44> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_45> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_46> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_47> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_48> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_49> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_50> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_51> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_52> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_53> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_54> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_55> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_56> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_57> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_58> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_59> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_60> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_61> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_62> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_63> of sequential type is unconnected in block <prod1>.
WARNING:Xst:2677 - Node <q_8> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_9> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_10> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_11> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_12> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_13> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_14> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_15> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_16> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_17> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_18> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_19> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_20> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_21> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_22> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_23> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_24> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_25> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_26> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_27> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_28> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_29> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_30> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_31> of sequential type is unconnected in block <pu>.
WARNING:Xst:2677 - Node <q_64> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_65> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_66> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_67> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_68> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_69> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_70> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_71> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_72> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_73> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_74> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_75> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_76> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_77> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_78> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_79> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_80> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_81> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_82> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_83> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_84> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_85> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_86> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_87> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_88> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_89> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_90> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_91> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_92> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_93> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_94> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_95> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_96> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_97> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_98> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_99> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_100> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_101> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_102> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_103> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_104> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_105> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_106> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_107> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_108> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_109> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_110> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_111> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_112> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_113> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_114> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_115> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_116> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_117> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_118> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_119> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_120> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_121> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_122> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_123> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_124> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_125> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_126> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <q_127> of sequential type is unconnected in block <q_r_l>.
WARNING:Xst:2677 - Node <scelta_7> of sequential type is unconnected in block <tester_dispositivi>.

Synthesizing (advanced) Unit <tester_dispositivi>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_scelta_mux0002> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <tester_dispositivi> synthesized (advanced).
WARNING:Xst:2677 - Node <scelta_7> of sequential type is unconnected in block <tester_dispositivi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Multipliers                                          : 1
 9x32-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 8
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 1111
 Flip-Flops                                            : 1111
# Latches                                              : 4
 1-bit latch                                           : 2
 32-bit latch                                          : 1
 64-bit latch                                          : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 64-bit comparator greatequal                          : 1
# Multiplexers                                         : 9
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 6
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 385
 1-bit xor2                                            : 385

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <63> in Unit <LPM_LATCH_3> is equivalent to the following 23 FFs/Latches, which will be removed : <62> <61> <60> <59> <58> <57> <56> <55> <54> <53> <52> <51> <50> <49> <48> <47> <46> <45> <44> <43> <42> <41> <40> 
INFO:Xst:2261 - The FF/Latch <15> in Unit <LPM_LATCH_2> is equivalent to the following 15 FFs/Latches, which will be removed : <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
WARNING:Xst:1710 - FF/Latch <15> (without init value) has a constant value of 0 in block <LPM_LATCH_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_o/hit> of sequential type is unconnected in block <mod_exp>.
WARNING:Xst:2677 - Node <selettore/hit> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:1293 - FF/Latch <hash/product_16> has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hash/dato_hashed_16> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hash/product_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_1> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_2> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_3> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_4> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_5> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_6> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_7> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_8> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_9> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_10> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_11> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_12> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_13> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_14> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_15> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_32> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_33> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_34> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_35> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_36> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_37> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_38> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_39> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/product_63> of sequential type is unconnected in block <generazione_valori_RSA>.

Optimizing unit <tester_dispositivi> ...

Optimizing unit <latch_d_en_1> ...

Optimizing unit <edge_triggered_d_n_1> ...

Optimizing unit <latch_d_en_2> ...

Optimizing unit <edge_triggered_d_n_2> ...

Optimizing unit <gestore_generatore_valori_RSA> ...

Optimizing unit <latch_d_en_4> ...

Optimizing unit <latch_d_en_5> ...

Optimizing unit <mod_exp_gestore> ...

Optimizing unit <latch_d_en_7> ...

Optimizing unit <latch_d_en_8> ...

Optimizing unit <edge_triggered_d_n_3> ...

Optimizing unit <boundary_scan_chain_1> ...

Optimizing unit <boundary_scan_chain_2> ...

Optimizing unit <shifter_a_sinistra> ...

Optimizing unit <display_on_board> ...

Optimizing unit <ripple_carry_adder_1> ...

Optimizing unit <ripple_carry_adder_2> ...

Optimizing unit <add_sub_1> ...

Optimizing unit <add_sub_2> ...

Optimizing unit <Booth_multiplier> ...

Optimizing unit <divisore_restoring> ...

Optimizing unit <mod_exp> ...

Optimizing unit <generazione_valori_RSA> ...
WARNING:Xst:1710 - FF/Latch <RSA/msg_hashed/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_3> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_1> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_0> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_8> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_9> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_10> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_11> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_12> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_13> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_14> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_15> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_16> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_17> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_18> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_19> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_20> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_21> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_22> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_23> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_24> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_25> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_26> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_27> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_28> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_29> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_16> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_15> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_14> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_13> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_12> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_11> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_10> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_9> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_8> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_3> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_1> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed_1/q_0> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_16> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_15> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_14> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_13> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_12> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_11> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_10> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_9> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_8> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/msg_hashed/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_40> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_39> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_38> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_37> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_36> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_35> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_34> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_33> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_32> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_val/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_val/q_3> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_val/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_val/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_val/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_val/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_val/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_val/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_val/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_val/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_val/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_val/q_3> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_val/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_val/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_val/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_val/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_val/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_val/q_3> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_val/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_val/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_val/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_val/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_30> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_31> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_63> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_62> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_61> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_60> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_59> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_58> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_57> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_56> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_55> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_54> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_53> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_52> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_51> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_41> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_42> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_43> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_44> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_45> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_46> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_47> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_48> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_49> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/m_e_exp/div/divisor/q_50> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/q_val/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/q_val/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/q_val/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/q_val/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/q_val/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/p_val/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/p_val/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/p_val/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/p_val/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/p_val/q_3> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/p_val/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_2> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_3> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_4> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_5> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_6> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSA/n_calc/m/q_7> (without init value) has a constant value of 0 in block <tester_dispositivi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_64> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_65> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_66> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_67> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_68> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_69> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_70> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_71> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_72> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_73> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_74> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_75> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_76> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_77> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_78> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_79> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_80> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_81> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_82> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_83> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_84> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_85> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_86> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_87> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_88> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_89> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_90> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_91> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_92> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_93> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_94> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_95> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_96> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_97> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_98> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_99> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_100> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_101> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_102> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_103> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_104> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_105> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_106> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_107> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_108> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_109> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_110> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_111> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_112> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_113> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_114> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_115> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_116> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_117> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_118> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_119> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_120> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_121> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_122> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_123> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_124> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_125> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_126> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/m_e_exp/div/q_r_l/q_127> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_63> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_62> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_61> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_60> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_59> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_58> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_57> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_56> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_55> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_54> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_53> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_52> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_51> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_50> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_49> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_48> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_47> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_46> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_45> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_44> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_43> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_42> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_41> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_40> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_39> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_38> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_37> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_36> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_35> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_34> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_33> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/n_calc/prod1/q_32> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_8> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_9> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_10> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_11> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_12> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_13> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_14> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_15> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_16> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_17> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_18> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_19> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_20> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_21> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_22> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_23> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_24> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_25> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_26> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_27> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_28> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_29> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_30> of sequential type is unconnected in block <tester_dispositivi>.
WARNING:Xst:2677 - Node <RSA/pu/q_31> of sequential type is unconnected in block <tester_dispositivi>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <q_val/q_3> in Unit <tester_dispositivi> is equivalent to the following 2 FFs/Latches, which will be removed : <q_val/q_1> <q_val/q_0> 
INFO:Xst:2261 - The FF/Latch <p_val/q_1> in Unit <tester_dispositivi> is equivalent to the following FF/Latch, which will be removed : <p_val/q_0> 
INFO:Xst:2261 - The FF/Latch <d_val/q_1> in Unit <tester_dispositivi> is equivalent to the following FF/Latch, which will be removed : <d_val/q_0> 
INFO:Xst:2261 - The FF/Latch <e_val/q_2> in Unit <tester_dispositivi> is equivalent to the following 2 FFs/Latches, which will be removed : <e_val/q_1> <e_val/q_0> 
INFO:Xst:2261 - The FF/Latch <RSA/q_val/q_0> in Unit <tester_dispositivi> is equivalent to the following 2 FFs/Latches, which will be removed : <RSA/q_val/q_1> <RSA/q_val/q_3> 
INFO:Xst:2261 - The FF/Latch <RSA/p_val/q_0> in Unit <tester_dispositivi> is equivalent to the following FF/Latch, which will be removed : <RSA/p_val/q_1> 
INFO:Xst:2261 - The FF/Latch <RSA/n_calc/m/q_1> in Unit <tester_dispositivi> is equivalent to the following FF/Latch, which will be removed : <RSA/n_calc/m/q_0> 
Found area constraint ratio of 100 (+ 5) on block tester_dispositivi, actual ratio is 86.
FlipFlop RSA/m_e_exp/div/cu/current_state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop RSA/m_e_exp/div/cu/current_state_FSM_FFd3 has been replicated 3 time(s)
FlipFlop RSA/m_e_exp/div/cu/current_state_FSM_FFd4 has been replicated 3 time(s)
FlipFlop RSA/m_e_exp/mul/q/chain_gen[1].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 959
 Flip-Flops                                            : 959

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tester_dispositivi.ngr
Top Level Output File Name         : tester_dispositivi
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 1898
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 36
#      LUT2                        : 104
#      LUT3                        : 350
#      LUT3_D                      : 33
#      LUT3_L                      : 7
#      LUT4                        : 869
#      LUT4_D                      : 81
#      LUT4_L                      : 17
#      MUXCY                       : 89
#      MUXF5                       : 252
#      MUXF6                       : 1
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 991
#      FD                          : 2
#      FDC                         : 115
#      FDCE                        : 722
#      FDE                         : 84
#      FDP                         : 4
#      FDPE                        : 5
#      FDR                         : 7
#      FDRE                        : 20
#      LDC                         : 31
#      LDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 12
#      OBUF                        : 16
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      931  out of    960    96%  
 Number of Slice Flip Flops:            991  out of   1920    51%  
 Number of 4 input LUTs:               1515  out of   1920    78%  
 Number of IOs:                          33
 Number of bonded IOBs:                  29  out of    108    26%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 956   |
counter/hit                        | NONE(en_c1)            | 1     |
deb/result                         | NONE(selettore/count_0)| 3     |
RSA/g_g_v_rsa/en_h1                | BUFG                   | 31    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------+
Control Signal                                                                                                                                   | Buffer(FF name)                                                    | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------+
RSA/m_e_exp/div/cu/current_state_FSM_Acst_FSM_inv(RSA/m_e_exp/div/remainder/chain_gen[0].sc_in.inst_edge_triggered/reset_inv1_INV_0:O)           | NONE(RSA/m_e_exp/div/cu/current_state_FSM_FFd1)                    | 247   |
scelta_6(scelta_6:Q)                                                                                                                             | NONE(RSA/c_e/q_0)                                                  | 230   |
RSA/m_e_exp/mul/a/chain_gen[0].sc_out.inst_edge_triggered/reset_inv(RSA/m_e_exp/mul/q/chain_gen[0].sc_out.inst_edge_triggered/reset_inv1_INV_0:O)| NONE(RSA/m_e_exp/mul/a/chain_gen[0].sc_out.inst_edge_triggered/q_0)| 174   |
RSA/m_e_exp/counter_o/reset_inv(RSA/m_e_exp/m_exp/reset_inv1_INV_0:O)                                                                            | NONE(RSA/m_e_exp/counter_o/count_0)                                | 108   |
button<3>                                                                                                                                        | IBUF                                                               | 83    |
RSA/hash/dato_hashed_0_0_not0000(RSA/hash/dato_hashed_0_0_not00001_INV_0:O)                                                                      | NONE(RSA/hash/dato_hashed_17)                                      | 31    |
counter/reset_inv(counter/reset_inv1_INV_0:O)                                                                                                    | NONE(counter/count_0)                                              | 4     |
en_c1_and0000(en_c1_and00001:O)                                                                                                                  | NONE(en_c1)                                                        | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.738ns (Maximum Frequency: 78.508MHz)
   Minimum input arrival time before clock: 3.846ns
   Maximum output required time after clock: 7.356ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 12.738ns (frequency: 78.508MHz)
  Total number of paths / destination ports: 267851 / 1466
-------------------------------------------------------------------------
Delay:               12.738ns (Levels of Logic = 10)
  Source:            RSA/m_e_exp/div/cu/current_state_FSM_FFd3_3 (FF)
  Destination:       RSA/m_e_exp/div/q_r_l/q_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: RSA/m_e_exp/div/cu/current_state_FSM_FFd3_3 to RSA/m_e_exp/div/q_r_l/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.514   0.948  RSA/m_e_exp/div/cu/current_state_FSM_FFd3_3 (RSA/m_e_exp/div/cu/current_state_FSM_FFd3_3)
     LUT4_D:I1->O          2   0.612   0.410  RSA/m_e_exp/div/gestore_shift/Mxor_b_add_sub<27>_Result1 (RSA/m_e_exp/div/gestore_shift/b_add_sub<27>)
     LUT4:I2->O            2   0.612   0.532  RSA/m_e_exp/div/gestore_shift/rca/rca[26].fa/c1_SW0 (N691)
     LUT3:I0->O            3   0.612   0.481  RSA/m_e_exp/div/gestore_shift/rca/rca[25].fa/c1_SW1 (N761)
     LUT3:I2->O            2   0.612   0.532  RSA/m_e_exp/div/gestore_shift/rca/rca[23].fa/c1_SW0_SW0_SW1 (N1015)
     LUT3:I0->O            1   0.612   0.509  RSA/m_e_exp/div/gestore_shift/rca/rca[23].fa/c1_SW0 (N956)
     LUT3:I0->O            7   0.612   0.605  RSA/m_e_exp/div/gestore_shift/rca/rca[31].fa/c1 (RSA/m_e_exp/div/gestore_shift/rca/carry<32>)
     LUT4_D:I3->LO         1   0.612   0.103  RSA/m_e_exp/div/gestore_shift/rca/rca[53].fa/c1 (N1628)
     LUT4:I3->O            7   0.612   0.605  RSA/m_e_exp/div/gestore_shift/rca/rca[61].fa/c1 (RSA/m_e_exp/div/gestore_shift/rca/carry<62>)
     LUT4_D:I3->O         62   0.612   1.111  RSA/m_e_exp/div/rest<0>21 (RSA/m_e_exp/div/N11)
     LUT4:I2->O            1   0.612   0.000  RSA/m_e_exp/div/rest<8>1 (RSA/m_e_exp/div/rest<8>)
     FDCE:D                    0.268          RSA/m_e_exp/div/q_r_l/q_8
    ----------------------------------------
    Total                     12.738ns (6.902ns logic, 5.836ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'deb/result'
  Clock period: 2.544ns (frequency: 393.074MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.544ns (Levels of Logic = 1)
  Source:            selettore/count_0 (FF)
  Destination:       selettore/count_0 (FF)
  Source Clock:      deb/result rising
  Destination Clock: deb/result rising

  Data Path: selettore/count_0 to selettore/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.514   0.793  selettore/count_0 (selettore/count_0)
     INV:I->O              1   0.612   0.357  selettore/Mcount_count_xor<0>11_INV_0 (Result<0>2)
     FDCE:D                    0.268          selettore/count_0
    ----------------------------------------
    Total                      2.544ns (1.394ns logic, 1.150ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RSA/g_g_v_rsa/en_h1'
  Clock period: 1.213ns (frequency: 824.402MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               1.213ns (Levels of Logic = 0)
  Source:            RSA/hash/product_31 (LATCH)
  Destination:       RSA/hash/dato_hashed_31 (LATCH)
  Source Clock:      RSA/g_g_v_rsa/en_h1 falling
  Destination Clock: RSA/g_g_v_rsa/en_h1 falling

  Data Path: RSA/hash/product_31 to RSA/hash/dato_hashed_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.357  RSA/hash/product_31 (RSA/hash/product_31)
     LDC:D                     0.268          RSA/hash/dato_hashed_31
    ----------------------------------------
    Total                      1.213ns (0.856ns logic, 0.357ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 57 / 41
-------------------------------------------------------------------------
Offset:              3.846ns (Levels of Logic = 2)
  Source:            button<2> (PAD)
  Destination:       gest_disp/inst_on_board/value_reg_15 (FF)
  Destination Clock: clock rising

  Data Path: button<2> to gest_disp/inst_on_board/value_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.766  button_2_IBUF (button_2_IBUF)
     LUT2:I1->O           16   0.612   0.879  gest_disp/inst_on_board/value_reg_not00011 (gest_disp/inst_on_board/value_reg_not0001)
     FDCE:CE                   0.483          gest_disp/inst_on_board/value_reg_0
    ----------------------------------------
    Total                      3.846ns (2.201ns logic, 1.645ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 269 / 13
-------------------------------------------------------------------------
Offset:              7.356ns (Levels of Logic = 4)
  Source:            gest_disp/inst_display/inst_counter/count_0 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clock rising

  Data Path: gest_disp/inst_display/inst_counter/count_0 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.514   1.060  gest_disp/inst_display/inst_counter/count_0 (gest_disp/inst_display/inst_counter/count_0)
     LUT3:I0->O            1   0.612   0.000  gest_disp/inst_display/inst_cathode_manager/inst_mux_all[0].inst_mux4_1/Mmux_X_3 (gest_disp/inst_display/inst_cathode_manager/inst_mux_all[0].inst_mux4_1/Mmux_X_3)
     MUXF5:I1->O           7   0.278   0.754  gest_disp/inst_display/inst_cathode_manager/inst_mux_all[0].inst_mux4_1/Mmux_X_2_f5 (gest_disp/inst_display/inst_cathode_manager/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  gest_disp/inst_display/inst_cathode_manager/inst_encoder/Mrom_cathodes51 (cathodes_5_OBUF)
     OBUF:I->O                 3.169          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      7.356ns (5.185ns logic, 2.171ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'deb/result'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.476ns (Levels of Logic = 1)
  Source:            selettore/count_0 (FF)
  Destination:       led<5> (PAD)
  Source Clock:      deb/result rising

  Data Path: selettore/count_0 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.514   0.793  selettore/count_0 (selettore/count_0)
     OBUF:I->O                 3.169          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      4.476ns (3.683ns logic, 0.793ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 15.05 secs
 
--> 


Total memory usage is 592224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  593 (   0 filtered)
Number of infos    :   13 (   0 filtered)

