\hypertarget{struct_p_o_r_t___mem_map}{}\section{P\+O\+R\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_o_r_t___mem_map}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}{P\+C\+R} \mbox{[}32\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}{G\+P\+C\+L\+R}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}{G\+P\+C\+H\+R}
\item 
\hypertarget{struct_p_o_r_t___mem_map_ad85e48d2b0e879333bf0dcb5a0af21f5}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}\label{struct_p_o_r_t___mem_map_ad85e48d2b0e879333bf0dcb5a0af21f5}

\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}{I\+S\+F\+R}
\item 
\hypertarget{struct_p_o_r_t___mem_map_acf6fba14d96a0e52de37d90eb15c0324}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}28\mbox{]}\label{struct_p_o_r_t___mem_map_acf6fba14d96a0e52de37d90eb15c0324}

\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_ad472de7afdaeef3985761041fe9023e2}{D\+F\+E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a0d2552c73fb3c6ed5f336d7df1249151}{D\+F\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a739d09875cabb44276b89977d36a19ed}{D\+F\+W\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+O\+R\+T -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_p_o_r_t___mem_map_a0d2552c73fb3c6ed5f336d7df1249151}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!D\+F\+C\+R@{D\+F\+C\+R}}
\index{D\+F\+C\+R@{D\+F\+C\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{D\+F\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+D\+F\+C\+R}\label{struct_p_o_r_t___mem_map_a0d2552c73fb3c6ed5f336d7df1249151}
Digital Filter Clock Register, offset\+: 0x\+C4 \hypertarget{struct_p_o_r_t___mem_map_ad472de7afdaeef3985761041fe9023e2}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!D\+F\+E\+R@{D\+F\+E\+R}}
\index{D\+F\+E\+R@{D\+F\+E\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{D\+F\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+D\+F\+E\+R}\label{struct_p_o_r_t___mem_map_ad472de7afdaeef3985761041fe9023e2}
Digital Filter Enable Register, offset\+: 0x\+C0 \hypertarget{struct_p_o_r_t___mem_map_a739d09875cabb44276b89977d36a19ed}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!D\+F\+W\+R@{D\+F\+W\+R}}
\index{D\+F\+W\+R@{D\+F\+W\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{D\+F\+W\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+D\+F\+W\+R}\label{struct_p_o_r_t___mem_map_a739d09875cabb44276b89977d36a19ed}
Digital Filter Width Register, offset\+: 0x\+C8 \hypertarget{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+H\+R@{G\+P\+C\+H\+R}}
\index{G\+P\+C\+H\+R@{G\+P\+C\+H\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+C\+H\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+H\+R}\label{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}
Global Pin Control High Register, offset\+: 0x84 \hypertarget{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+L\+R@{G\+P\+C\+L\+R}}
\index{G\+P\+C\+L\+R@{G\+P\+C\+L\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+L\+R}\label{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}
Global Pin Control Low Register, offset\+: 0x80 \hypertarget{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!I\+S\+F\+R@{I\+S\+F\+R}}
\index{I\+S\+F\+R@{I\+S\+F\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+F\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+I\+S\+F\+R}\label{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}
Interrupt Status Flag Register, offset\+: 0x\+A0 \hypertarget{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!P\+C\+R@{P\+C\+R}}
\index{P\+C\+R@{P\+C\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+P\+C\+R\mbox{[}32\mbox{]}}\label{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}
Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
