

================================================================
== Vitis HLS Report for 'read_input_func_1'
================================================================
* Date:           Fri Jul 18 13:04:04 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.226 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3  |    16384|    16384|         2|          2|          4|  8192|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     85|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|    199|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln143_1_fu_130_p2     |         +|   0|  0|  14|          14|           1|
    |add_ln143_fu_153_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln145_1_fu_260_p2     |         +|   0|  0|  11|          11|           1|
    |add_ln145_fu_199_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln146_fu_254_p2       |         +|   0|  0|   6|           6|           1|
    |and_ln143_fu_185_p2       |       and|   0|  0|   1|           1|           1|
    |icmp_ln143_fu_124_p2      |      icmp|   0|  0|  15|          14|          15|
    |icmp_ln145_fu_159_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln146_fu_179_p2      |      icmp|   0|  0|   7|           6|           7|
    |empty_fu_205_p2           |        or|   0|  0|   1|           1|           1|
    |c_mid2_fu_211_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln143_1_fu_191_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln143_fu_165_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln145_1_fu_266_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln145_fu_219_p3    |    select|   0|  0|   5|           1|           5|
    |xor_ln143_fu_173_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 114|          80|          54|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  13|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |c_fu_56                                 |   9|          2|    6|         12|
    |conv2_out_blk_n                         |   9|          2|    1|          2|
    |i_fu_68                                 |   9|          2|    5|         10|
    |indvar_flatten12_fu_72                  |   9|          2|   14|         28|
    |indvar_flatten_fu_64                    |   9|          2|   11|         22|
    |j_fu_60                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  85|         19|   58|        117|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   2|   0|    2|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |c_fu_56                 |   6|   0|    6|          0|
    |i_fu_68                 |   5|   0|    5|          0|
    |indvar_flatten12_fu_72  |  14|   0|   14|          0|
    |indvar_flatten_fu_64    |  11|   0|   11|          0|
    |j_fu_60                 |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  44|   0|   44|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  read_input_func.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  read_input_func.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  read_input_func.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  read_input_func.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  read_input_func.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  read_input_func.1|  return value|
|conv2_out_dout            |   in|   16|     ap_fifo|          conv2_out|       pointer|
|conv2_out_empty_n         |   in|    1|     ap_fifo|          conv2_out|       pointer|
|conv2_out_read            |  out|    1|     ap_fifo|          conv2_out|       pointer|
|conv2_out_num_data_valid  |   in|   14|     ap_fifo|          conv2_out|       pointer|
|conv2_out_fifo_cap        |   in|   14|     ap_fifo|          conv2_out|       pointer|
|input_buf_address0        |  out|   13|   ap_memory|          input_buf|         array|
|input_buf_ce0             |  out|    1|   ap_memory|          input_buf|         array|
|input_buf_we0             |  out|    1|   ap_memory|          input_buf|         array|
|input_buf_d0              |  out|   16|   ap_memory|          input_buf|         array|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [cnn_layer.cpp:146]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:145]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:143]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv2_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten12"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln143 = store i5 0, i5 %i" [cnn_layer.cpp:143]   --->   Operation 12 'store' 'store_ln143' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln145 = store i5 0, i5 %j" [cnn_layer.cpp:145]   --->   Operation 14 'store' 'store_ln145' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln146 = store i6 0, i6 %c" [cnn_layer.cpp:146]   --->   Operation 15 'store' 'store_ln146' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc" [cnn_layer.cpp:143]   --->   Operation 16 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i14 %indvar_flatten12" [cnn_layer.cpp:143]   --->   Operation 17 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.52ns)   --->   "%icmp_ln143 = icmp_eq  i14 %indvar_flatten12_load, i14 8192" [cnn_layer.cpp:143]   --->   Operation 18 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.52ns)   --->   "%add_ln143_1 = add i14 %indvar_flatten12_load, i14 1" [cnn_layer.cpp:143]   --->   Operation 19 'add' 'add_ln143_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc17, void %for.end19" [cnn_layer.cpp:143]   --->   Operation 20 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln143 = store i14 %add_ln143_1, i14 %indvar_flatten12" [cnn_layer.cpp:143]   --->   Operation 21 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.29>
ST_1 : Operation 56 [1/1] (1.29ns)   --->   "%ret_ln152 = ret" [cnn_layer.cpp:152]   --->   Operation 56 'ret' 'ret_ln152' <Predicate = (icmp_ln143)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [cnn_layer.cpp:146]   --->   Operation 22 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [cnn_layer.cpp:143]   --->   Operation 23 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [cnn_layer.cpp:145]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [cnn_layer.cpp:143]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%add_ln143 = add i5 %i_load, i5 1" [cnn_layer.cpp:143]   --->   Operation 26 'add' 'add_ln143' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln145 = icmp_eq  i11 %indvar_flatten_load, i11 512" [cnn_layer.cpp:145]   --->   Operation 29 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%select_ln143 = select i1 %icmp_ln145, i5 0, i5 %j_load" [cnn_layer.cpp:143]   --->   Operation 30 'select' 'select_ln143' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln143)   --->   "%xor_ln143 = xor i1 %icmp_ln145, i1 1" [cnn_layer.cpp:143]   --->   Operation 31 'xor' 'xor_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.28ns)   --->   "%icmp_ln146 = icmp_eq  i6 %c_load, i6 32" [cnn_layer.cpp:146]   --->   Operation 32 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln143 = and i1 %icmp_ln146, i1 %xor_ln143" [cnn_layer.cpp:143]   --->   Operation 33 'and' 'and_ln143' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%select_ln143_1 = select i1 %icmp_ln145, i5 %add_ln143, i5 %i_load" [cnn_layer.cpp:143]   --->   Operation 34 'select' 'select_ln143_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%add_ln145 = add i5 %select_ln143, i5 1" [cnn_layer.cpp:145]   --->   Operation 35 'add' 'add_ln145' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node c_mid2)   --->   "%empty = or i1 %and_ln143, i1 %icmp_ln145" [cnn_layer.cpp:143]   --->   Operation 36 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%c_mid2 = select i1 %empty, i6 0, i6 %c_load" [cnn_layer.cpp:143]   --->   Operation 37 'select' 'c_mid2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%select_ln145 = select i1 %and_ln143, i5 %add_ln145, i5 %select_ln143" [cnn_layer.cpp:145]   --->   Operation 38 'select' 'select_ln145' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i5 %select_ln143_1" [cnn_layer.cpp:148]   --->   Operation 39 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln148_1 = trunc i5 %select_ln145" [cnn_layer.cpp:148]   --->   Operation 40 'trunc' 'trunc_ln148_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:147]   --->   Operation 41 'specpipeline' 'specpipeline_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:3.41ns O:3.41ns )   --->   "%conv2_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %conv2_out" [cnn_layer.cpp:148]   --->   Operation 42 'read' 'conv2_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8192> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln148_2 = trunc i6 %c_mid2" [cnn_layer.cpp:148]   --->   Operation 43 'trunc' 'trunc_ln148_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4, i5 %trunc_ln148_2, i4 %trunc_ln148, i4 %trunc_ln148_1" [cnn_layer.cpp:148]   --->   Operation 44 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i13 %tmp_4" [cnn_layer.cpp:148]   --->   Operation 45 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln148" [cnn_layer.cpp:148]   --->   Operation 46 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln148 = store i16 %conv2_out_read, i13 %input_buf_addr" [cnn_layer.cpp:148]   --->   Operation 47 'store' 'store_ln148' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 48 [1/1] (1.28ns)   --->   "%add_ln146 = add i6 %c_mid2, i6 1" [cnn_layer.cpp:146]   --->   Operation 48 'add' 'add_ln146' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.48ns)   --->   "%add_ln145_1 = add i11 %indvar_flatten_load, i11 1" [cnn_layer.cpp:145]   --->   Operation 49 'add' 'add_ln145_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%select_ln145_1 = select i1 %icmp_ln145, i11 1, i11 %add_ln145_1" [cnn_layer.cpp:145]   --->   Operation 50 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln143 = store i5 %select_ln143_1, i5 %i" [cnn_layer.cpp:143]   --->   Operation 51 'store' 'store_ln143' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln145 = store i11 %select_ln145_1, i11 %indvar_flatten" [cnn_layer.cpp:145]   --->   Operation 52 'store' 'store_ln145' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln145 = store i5 %select_ln145, i5 %j" [cnn_layer.cpp:145]   --->   Operation 53 'store' 'store_ln145' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln146 = store i6 %add_ln146, i6 %c" [cnn_layer.cpp:146]   --->   Operation 54 'store' 'store_ln146' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc" [cnn_layer.cpp:146]   --->   Operation 55 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 011]
j                     (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 011]
i                     (alloca           ) [ 011]
indvar_flatten12      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln143           (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln145           (store            ) [ 000]
store_ln146           (store            ) [ 000]
br_ln143              (br               ) [ 000]
indvar_flatten12_load (load             ) [ 000]
icmp_ln143            (icmp             ) [ 010]
add_ln143_1           (add              ) [ 000]
br_ln143              (br               ) [ 000]
store_ln143           (store            ) [ 000]
c_load                (load             ) [ 000]
j_load                (load             ) [ 000]
indvar_flatten_load   (load             ) [ 000]
i_load                (load             ) [ 000]
add_ln143             (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
icmp_ln145            (icmp             ) [ 000]
select_ln143          (select           ) [ 000]
xor_ln143             (xor              ) [ 000]
icmp_ln146            (icmp             ) [ 000]
and_ln143             (and              ) [ 000]
select_ln143_1        (select           ) [ 000]
add_ln145             (add              ) [ 000]
empty                 (or               ) [ 000]
c_mid2                (select           ) [ 000]
select_ln145          (select           ) [ 000]
trunc_ln148           (trunc            ) [ 000]
trunc_ln148_1         (trunc            ) [ 000]
specpipeline_ln147    (specpipeline     ) [ 000]
conv2_out_read        (read             ) [ 000]
trunc_ln148_2         (trunc            ) [ 000]
tmp_4                 (bitconcatenate   ) [ 000]
zext_ln148            (zext             ) [ 000]
input_buf_addr        (getelementptr    ) [ 000]
store_ln148           (store            ) [ 000]
add_ln146             (add              ) [ 000]
add_ln145_1           (add              ) [ 000]
select_ln145_1        (select           ) [ 000]
store_ln143           (store            ) [ 000]
store_ln145           (store            ) [ 000]
store_ln145           (store            ) [ 000]
store_ln146           (store            ) [ 000]
br_ln146              (br               ) [ 000]
ret_ln152             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="c_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten12_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv2_out_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_out_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_buf_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="13" slack="0"/>
<pin id="86" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln148_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="13" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln143_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln145_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln146_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten12_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln143_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="14" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln143_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln143_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="14" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="c_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="1"/>
<pin id="143" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="1"/>
<pin id="146" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="1"/>
<pin id="149" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln143_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln145_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln143_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln143_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln143/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln146_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="and_ln143_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln143/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln143_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln145_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="empty_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="c_mid2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln145_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln148_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln148_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln148_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="0" index="3" bw="4" slack="0"/>
<pin id="244" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln148_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln146_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln145_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln145_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="0" index="2" bw="11" slack="0"/>
<pin id="270" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln143_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln145_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="11" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln145_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln146_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="c_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="301" class="1005" name="j_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="308" class="1005" name="indvar_flatten_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="322" class="1005" name="indvar_flatten12_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="0"/>
<pin id="324" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="76" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="144" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="159" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="141" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="173" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="159" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="153" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="150" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="165" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="185" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="159" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="141" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="185" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="199" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="165" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="191" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="219" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="211" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="227" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="231" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="258"><net_src comp="211" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="147" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="159" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="191" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="266" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="219" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="254" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="56" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="304"><net_src comp="60" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="311"><net_src comp="64" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="318"><net_src comp="68" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="325"><net_src comp="72" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="136" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_out | {}
	Port: input_buf | {2 }
 - Input state : 
	Port: read_input_func.1 : conv2_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln143 : 1
		store_ln0 : 1
		store_ln145 : 1
		store_ln146 : 1
		indvar_flatten12_load : 1
		icmp_ln143 : 2
		add_ln143_1 : 2
		br_ln143 : 3
		store_ln143 : 3
	State 2
		add_ln143 : 1
		icmp_ln145 : 1
		select_ln143 : 2
		xor_ln143 : 2
		icmp_ln146 : 1
		and_ln143 : 2
		select_ln143_1 : 2
		add_ln145 : 3
		empty : 2
		c_mid2 : 2
		select_ln145 : 2
		trunc_ln148 : 3
		trunc_ln148_1 : 3
		trunc_ln148_2 : 3
		tmp_4 : 4
		zext_ln148 : 5
		input_buf_addr : 6
		store_ln148 : 7
		add_ln146 : 3
		add_ln145_1 : 1
		select_ln145_1 : 2
		store_ln143 : 3
		store_ln145 : 3
		store_ln145 : 3
		store_ln146 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln143_1_fu_130    |    0    |    14   |
|          |      add_ln143_fu_153     |    0    |    7    |
|    add   |      add_ln145_fu_199     |    0    |    7    |
|          |      add_ln146_fu_254     |    0    |    6    |
|          |     add_ln145_1_fu_260    |    0    |    11   |
|----------|---------------------------|---------|---------|
|          |    select_ln143_fu_165    |    0    |    5    |
|          |   select_ln143_1_fu_191   |    0    |    5    |
|  select  |       c_mid2_fu_211       |    0    |    6    |
|          |    select_ln145_fu_219    |    0    |    5    |
|          |   select_ln145_1_fu_266   |    0    |    11   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln143_fu_124     |    0    |    14   |
|   icmp   |     icmp_ln145_fu_159     |    0    |    11   |
|          |     icmp_ln146_fu_179     |    0    |    6    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln143_fu_173     |    0    |    1    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln143_fu_185     |    0    |    1    |
|----------|---------------------------|---------|---------|
|    or    |        empty_fu_205       |    0    |    1    |
|----------|---------------------------|---------|---------|
|   read   | conv2_out_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln148_fu_227    |    0    |    0    |
|   trunc  |    trunc_ln148_1_fu_231   |    0    |    0    |
|          |    trunc_ln148_2_fu_235   |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_4_fu_239       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln148_fu_249     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   111   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        c_reg_294       |    6   |
|        i_reg_315       |    5   |
|indvar_flatten12_reg_322|   14   |
| indvar_flatten_reg_308 |   11   |
|        j_reg_301       |    5   |
+------------------------+--------+
|          Total         |   41   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   111  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   111  |
+-----------+--------+--------+
