
stm32_voltage_read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c5c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  08004d70  08004d70  00014d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005020  08005020  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08005020  08005020  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005020  08005020  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005020  08005020  00015020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005024  08005024  00015024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005028  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  200001dc  08005204  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08005204  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006fdc  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015ff  00000000  00000000  000271e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000710  00000000  00000000  000287e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000648  00000000  00000000  00028ef0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000176e8  00000000  00000000  00029538  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000068d9  00000000  00000000  00040c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086f25  00000000  00000000  000474f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ce41e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002570  00000000  00000000  000ce49c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08004d54 	.word	0x08004d54

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08004d54 	.word	0x08004d54

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b28:	b590      	push	{r4, r7, lr}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b2e:	f000 fa89 	bl	8001044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b32:	f000 f853 	bl	8000bdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b36:	f000 f915 	bl	8000d64 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b3a:	f000 f8ab 	bl	8000c94 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000b3e:	f000 f8e7 	bl	8000d10 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  HAL_ADC_Start(&hadc1);
 8000b42:	4821      	ldr	r0, [pc, #132]	; (8000bc8 <main+0xa0>)
 8000b44:	f000 fbda 	bl	80012fc <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 300);
 8000b48:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000b4c:	481e      	ldr	r0, [pc, #120]	; (8000bc8 <main+0xa0>)
 8000b4e:	f000 fc83 	bl	8001458 <HAL_ADC_PollForConversion>

	  raw =  HAL_ADC_GetValue(&hadc1);
 8000b52:	481d      	ldr	r0, [pc, #116]	; (8000bc8 <main+0xa0>)
 8000b54:	f000 fd7a 	bl	800164c <HAL_ADC_GetValue>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	b29a      	uxth	r2, r3
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	; (8000bcc <main+0xa4>)
 8000b5e:	801a      	strh	r2, [r3, #0]
	  float vin = raw*(3.3/4096);
 8000b60:	4b1a      	ldr	r3, [pc, #104]	; (8000bcc <main+0xa4>)
 8000b62:	881b      	ldrh	r3, [r3, #0]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fc4d 	bl	8000404 <__aeabi_i2d>
 8000b6a:	a315      	add	r3, pc, #84	; (adr r3, 8000bc0 <main+0x98>)
 8000b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b70:	f7ff fcb2 	bl	80004d8 <__aeabi_dmul>
 8000b74:	4603      	mov	r3, r0
 8000b76:	460c      	mov	r4, r1
 8000b78:	4618      	mov	r0, r3
 8000b7a:	4621      	mov	r1, r4
 8000b7c:	f7ff ff84 	bl	8000a88 <__aeabi_d2f>
 8000b80:	4603      	mov	r3, r0
 8000b82:	607b      	str	r3, [r7, #4]
	  sprintf(msg2," vol = %.2f\r\n",vin);
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff fc4f 	bl	8000428 <__aeabi_f2d>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	460c      	mov	r4, r1
 8000b8e:	461a      	mov	r2, r3
 8000b90:	4623      	mov	r3, r4
 8000b92:	490f      	ldr	r1, [pc, #60]	; (8000bd0 <main+0xa8>)
 8000b94:	480f      	ldr	r0, [pc, #60]	; (8000bd4 <main+0xac>)
 8000b96:	f002 fcef 	bl	8003578 <siprintf>
	 HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), 300);
 8000b9a:	480e      	ldr	r0, [pc, #56]	; (8000bd4 <main+0xac>)
 8000b9c:	f7ff fad8 	bl	8000150 <strlen>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	b29a      	uxth	r2, r3
 8000ba4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000ba8:	490a      	ldr	r1, [pc, #40]	; (8000bd4 <main+0xac>)
 8000baa:	480b      	ldr	r0, [pc, #44]	; (8000bd8 <main+0xb0>)
 8000bac:	f001 fef7 	bl	800299e <HAL_UART_Transmit>
	 HAL_Delay(5000);
 8000bb0:	f241 3088 	movw	r0, #5000	; 0x1388
 8000bb4:	f000 faa8 	bl	8001108 <HAL_Delay>
  {
 8000bb8:	e7c3      	b.n	8000b42 <main+0x1a>
 8000bba:	bf00      	nop
 8000bbc:	f3af 8000 	nop.w
 8000bc0:	66666666 	.word	0x66666666
 8000bc4:	3f4a6666 	.word	0x3f4a6666
 8000bc8:	20000228 	.word	0x20000228
 8000bcc:	20000298 	.word	0x20000298
 8000bd0:	08004d70 	.word	0x08004d70
 8000bd4:	20000218 	.word	0x20000218
 8000bd8:	20000258 	.word	0x20000258

08000bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b094      	sub	sp, #80	; 0x50
 8000be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000be2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000be6:	2228      	movs	r2, #40	; 0x28
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f002 f86c 	bl	8002cc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c16:	2300      	movs	r3, #0
 8000c18:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c28:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c2c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c32:	4618      	mov	r0, r3
 8000c34:	f001 f8d8 	bl	8001de8 <HAL_RCC_OscConfig>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c3e:	f000 f8bf 	bl	8000dc0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c42:	230f      	movs	r3, #15
 8000c44:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c46:	2302      	movs	r3, #2
 8000c48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c52:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2102      	movs	r1, #2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f001 fb42 	bl	80022e8 <HAL_RCC_ClockConfig>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000c6a:	f000 f8a9 	bl	8000dc0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000c72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c76:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c78:	1d3b      	adds	r3, r7, #4
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f001 fcd0 	bl	8002620 <HAL_RCCEx_PeriphCLKConfig>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c86:	f000 f89b 	bl	8000dc0 <Error_Handler>
  }
}
 8000c8a:	bf00      	nop
 8000c8c:	3750      	adds	r7, #80	; 0x50
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	1d3b      	adds	r3, r7, #4
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000ca4:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000ca6:	4a19      	ldr	r2, [pc, #100]	; (8000d0c <MX_ADC1_Init+0x78>)
 8000ca8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000caa:	4b17      	ldr	r3, [pc, #92]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cb0:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cb6:	4b14      	ldr	r3, [pc, #80]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cbc:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000cbe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000cc2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cc4:	4b10      	ldr	r3, [pc, #64]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000cca:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cd0:	480d      	ldr	r0, [pc, #52]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000cd2:	f000 fa3b 	bl	800114c <HAL_ADC_Init>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000cdc:	f000 f870 	bl	8000dc0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cec:	1d3b      	adds	r3, r7, #4
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4805      	ldr	r0, [pc, #20]	; (8000d08 <MX_ADC1_Init+0x74>)
 8000cf2:	f000 fcb7 	bl	8001664 <HAL_ADC_ConfigChannel>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000cfc:	f000 f860 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d00:	bf00      	nop
 8000d02:	3710      	adds	r7, #16
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20000228 	.word	0x20000228
 8000d0c:	40012400 	.word	0x40012400

08000d10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d14:	4b11      	ldr	r3, [pc, #68]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d16:	4a12      	ldr	r2, [pc, #72]	; (8000d60 <MX_USART1_UART_Init+0x50>)
 8000d18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d1a:	4b10      	ldr	r3, [pc, #64]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d1c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d22:	4b0e      	ldr	r3, [pc, #56]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d28:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d34:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d36:	220c      	movs	r2, #12
 8000d38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d3a:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d40:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d46:	4805      	ldr	r0, [pc, #20]	; (8000d5c <MX_USART1_UART_Init+0x4c>)
 8000d48:	f001 fddc 	bl	8002904 <HAL_UART_Init>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d52:	f000 f835 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000258 	.word	0x20000258
 8000d60:	40013800 	.word	0x40013800

08000d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000d6c:	699b      	ldr	r3, [r3, #24]
 8000d6e:	4a13      	ldr	r2, [pc, #76]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000d70:	f043 0310 	orr.w	r3, r3, #16
 8000d74:	6193      	str	r3, [r2, #24]
 8000d76:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	f003 0310 	and.w	r3, r3, #16
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d82:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	4a0d      	ldr	r2, [pc, #52]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000d88:	f043 0320 	orr.w	r3, r3, #32
 8000d8c:	6193      	str	r3, [r2, #24]
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000d90:	699b      	ldr	r3, [r3, #24]
 8000d92:	f003 0320 	and.w	r3, r3, #32
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9a:	4b08      	ldr	r3, [pc, #32]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	4a07      	ldr	r2, [pc, #28]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000da0:	f043 0304 	orr.w	r3, r3, #4
 8000da4:	6193      	str	r3, [r2, #24]
 8000da6:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <MX_GPIO_Init+0x58>)
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	f003 0304 	and.w	r3, r3, #4
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]

}
 8000db2:	bf00      	nop
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bc80      	pop	{r7}
 8000dba:	4770      	bx	lr
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr

08000dcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dd2:	4b15      	ldr	r3, [pc, #84]	; (8000e28 <HAL_MspInit+0x5c>)
 8000dd4:	699b      	ldr	r3, [r3, #24]
 8000dd6:	4a14      	ldr	r2, [pc, #80]	; (8000e28 <HAL_MspInit+0x5c>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6193      	str	r3, [r2, #24]
 8000dde:	4b12      	ldr	r3, [pc, #72]	; (8000e28 <HAL_MspInit+0x5c>)
 8000de0:	699b      	ldr	r3, [r3, #24]
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dea:	4b0f      	ldr	r3, [pc, #60]	; (8000e28 <HAL_MspInit+0x5c>)
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	4a0e      	ldr	r2, [pc, #56]	; (8000e28 <HAL_MspInit+0x5c>)
 8000df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df4:	61d3      	str	r3, [r2, #28]
 8000df6:	4b0c      	ldr	r3, [pc, #48]	; (8000e28 <HAL_MspInit+0x5c>)
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e02:	4b0a      	ldr	r3, [pc, #40]	; (8000e2c <HAL_MspInit+0x60>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	4a04      	ldr	r2, [pc, #16]	; (8000e2c <HAL_MspInit+0x60>)
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	3714      	adds	r7, #20
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	40010000 	.word	0x40010000

08000e30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a14      	ldr	r2, [pc, #80]	; (8000e9c <HAL_ADC_MspInit+0x6c>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d121      	bne.n	8000e94 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e50:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <HAL_ADC_MspInit+0x70>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	4a12      	ldr	r2, [pc, #72]	; (8000ea0 <HAL_ADC_MspInit+0x70>)
 8000e56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e5a:	6193      	str	r3, [r2, #24]
 8000e5c:	4b10      	ldr	r3, [pc, #64]	; (8000ea0 <HAL_ADC_MspInit+0x70>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e68:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <HAL_ADC_MspInit+0x70>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ea0 <HAL_ADC_MspInit+0x70>)
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6193      	str	r3, [r2, #24]
 8000e74:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <HAL_ADC_MspInit+0x70>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e80:	2301      	movs	r3, #1
 8000e82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e84:	2303      	movs	r3, #3
 8000e86:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e88:	f107 0310 	add.w	r3, r7, #16
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <HAL_ADC_MspInit+0x74>)
 8000e90:	f000 fe50 	bl	8001b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e94:	bf00      	nop
 8000e96:	3720      	adds	r7, #32
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40012400 	.word	0x40012400
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	40010800 	.word	0x40010800

08000ea8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 0310 	add.w	r3, r7, #16
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a1c      	ldr	r2, [pc, #112]	; (8000f34 <HAL_UART_MspInit+0x8c>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d131      	bne.n	8000f2c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <HAL_UART_MspInit+0x90>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	4a1a      	ldr	r2, [pc, #104]	; (8000f38 <HAL_UART_MspInit+0x90>)
 8000ece:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed2:	6193      	str	r3, [r2, #24]
 8000ed4:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <HAL_UART_MspInit+0x90>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee0:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <HAL_UART_MspInit+0x90>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	4a14      	ldr	r2, [pc, #80]	; (8000f38 <HAL_UART_MspInit+0x90>)
 8000ee6:	f043 0304 	orr.w	r3, r3, #4
 8000eea:	6193      	str	r3, [r2, #24]
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <HAL_UART_MspInit+0x90>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f003 0304 	and.w	r3, r3, #4
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ef8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000efc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f02:	2303      	movs	r3, #3
 8000f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	f107 0310 	add.w	r3, r7, #16
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	480b      	ldr	r0, [pc, #44]	; (8000f3c <HAL_UART_MspInit+0x94>)
 8000f0e:	f000 fe11 	bl	8001b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f20:	f107 0310 	add.w	r3, r7, #16
 8000f24:	4619      	mov	r1, r3
 8000f26:	4805      	ldr	r0, [pc, #20]	; (8000f3c <HAL_UART_MspInit+0x94>)
 8000f28:	f000 fe04 	bl	8001b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f2c:	bf00      	nop
 8000f2e:	3720      	adds	r7, #32
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40013800 	.word	0x40013800
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40010800 	.word	0x40010800

08000f40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f50:	e7fe      	b.n	8000f50 <HardFault_Handler+0x4>

08000f52 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <MemManage_Handler+0x4>

08000f58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <BusFault_Handler+0x4>

08000f5e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f62:	e7fe      	b.n	8000f62 <UsageFault_Handler+0x4>

08000f64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr

08000f70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr

08000f88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f8c:	f000 f8a0 	bl	80010d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f9c:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <_sbrk+0x50>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d102      	bne.n	8000faa <_sbrk+0x16>
		heap_end = &end;
 8000fa4:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <_sbrk+0x50>)
 8000fa6:	4a10      	ldr	r2, [pc, #64]	; (8000fe8 <_sbrk+0x54>)
 8000fa8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000faa:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <_sbrk+0x50>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <_sbrk+0x50>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	466a      	mov	r2, sp
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d907      	bls.n	8000fce <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000fbe:	f001 fe59 	bl	8002c74 <__errno>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	e006      	b.n	8000fdc <_sbrk+0x48>
	}

	heap_end += incr;
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <_sbrk+0x50>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4a03      	ldr	r2, [pc, #12]	; (8000fe4 <_sbrk+0x50>)
 8000fd8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000fda:	68fb      	ldr	r3, [r7, #12]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200001f8 	.word	0x200001f8
 8000fe8:	200002a8 	.word	0x200002a8

08000fec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bc80      	pop	{r7}
 8000ff6:	4770      	bx	lr

08000ff8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ff8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000ffa:	e003      	b.n	8001004 <LoopCopyDataInit>

08000ffc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	; (800102c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000ffe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001000:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001002:	3104      	adds	r1, #4

08001004 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001004:	480a      	ldr	r0, [pc, #40]	; (8001030 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001006:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001008:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800100a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800100c:	d3f6      	bcc.n	8000ffc <CopyDataInit>
  ldr r2, =_sbss
 800100e:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001010:	e002      	b.n	8001018 <LoopFillZerobss>

08001012 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001012:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001014:	f842 3b04 	str.w	r3, [r2], #4

08001018 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001018:	4b08      	ldr	r3, [pc, #32]	; (800103c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800101a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800101c:	d3f9      	bcc.n	8001012 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800101e:	f7ff ffe5 	bl	8000fec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001022:	f001 fe2d 	bl	8002c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001026:	f7ff fd7f 	bl	8000b28 <main>
  bx lr
 800102a:	4770      	bx	lr
  ldr r3, =_sidata
 800102c:	08005028 	.word	0x08005028
  ldr r0, =_sdata
 8001030:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001034:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001038:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 800103c:	200002a4 	.word	0x200002a4

08001040 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001040:	e7fe      	b.n	8001040 <ADC1_2_IRQHandler>
	...

08001044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001048:	4b08      	ldr	r3, [pc, #32]	; (800106c <HAL_Init+0x28>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a07      	ldr	r2, [pc, #28]	; (800106c <HAL_Init+0x28>)
 800104e:	f043 0310 	orr.w	r3, r3, #16
 8001052:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001054:	2003      	movs	r0, #3
 8001056:	f000 fd39 	bl	8001acc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105a:	2000      	movs	r0, #0
 800105c:	f000 f808 	bl	8001070 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001060:	f7ff feb4 	bl	8000dcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40022000 	.word	0x40022000

08001070 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001078:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <HAL_InitTick+0x54>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <HAL_InitTick+0x58>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	4619      	mov	r1, r3
 8001082:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001086:	fbb3 f3f1 	udiv	r3, r3, r1
 800108a:	fbb2 f3f3 	udiv	r3, r2, r3
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fd43 	bl	8001b1a <HAL_SYSTICK_Config>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e00e      	b.n	80010bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b0f      	cmp	r3, #15
 80010a2:	d80a      	bhi.n	80010ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a4:	2200      	movs	r2, #0
 80010a6:	6879      	ldr	r1, [r7, #4]
 80010a8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ac:	f000 fd19 	bl	8001ae2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b0:	4a06      	ldr	r2, [pc, #24]	; (80010cc <HAL_InitTick+0x5c>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010b6:	2300      	movs	r3, #0
 80010b8:	e000      	b.n	80010bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000000 	.word	0x20000000
 80010c8:	20000008 	.word	0x20000008
 80010cc:	20000004 	.word	0x20000004

080010d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010d4:	4b05      	ldr	r3, [pc, #20]	; (80010ec <HAL_IncTick+0x1c>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	461a      	mov	r2, r3
 80010da:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <HAL_IncTick+0x20>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4413      	add	r3, r2
 80010e0:	4a03      	ldr	r2, [pc, #12]	; (80010f0 <HAL_IncTick+0x20>)
 80010e2:	6013      	str	r3, [r2, #0]
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr
 80010ec:	20000008 	.word	0x20000008
 80010f0:	2000029c 	.word	0x2000029c

080010f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  return uwTick;
 80010f8:	4b02      	ldr	r3, [pc, #8]	; (8001104 <HAL_GetTick+0x10>)
 80010fa:	681b      	ldr	r3, [r3, #0]
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	bc80      	pop	{r7}
 8001102:	4770      	bx	lr
 8001104:	2000029c 	.word	0x2000029c

08001108 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001110:	f7ff fff0 	bl	80010f4 <HAL_GetTick>
 8001114:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001120:	d005      	beq.n	800112e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <HAL_Delay+0x40>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	461a      	mov	r2, r3
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	4413      	add	r3, r2
 800112c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800112e:	bf00      	nop
 8001130:	f7ff ffe0 	bl	80010f4 <HAL_GetTick>
 8001134:	4602      	mov	r2, r0
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	429a      	cmp	r2, r3
 800113e:	d8f7      	bhi.n	8001130 <HAL_Delay+0x28>
  {
  }
}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000008 	.word	0x20000008

0800114c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001154:	2300      	movs	r3, #0
 8001156:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001158:	2300      	movs	r3, #0
 800115a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e0be      	b.n	80012ec <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001178:	2b00      	cmp	r3, #0
 800117a:	d109      	bne.n	8001190 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff fe50 	bl	8000e30 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f000 fbb1 	bl	80018f8 <ADC_ConversionStop_Disable>
 8001196:	4603      	mov	r3, r0
 8001198:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800119e:	f003 0310 	and.w	r3, r3, #16
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	f040 8099 	bne.w	80012da <HAL_ADC_Init+0x18e>
 80011a8:	7dfb      	ldrb	r3, [r7, #23]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	f040 8095 	bne.w	80012da <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011b8:	f023 0302 	bic.w	r3, r3, #2
 80011bc:	f043 0202 	orr.w	r2, r3, #2
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011cc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	7b1b      	ldrb	r3, [r3, #12]
 80011d2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80011d4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011d6:	68ba      	ldr	r2, [r7, #8]
 80011d8:	4313      	orrs	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80011e4:	d003      	beq.n	80011ee <HAL_ADC_Init+0xa2>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d102      	bne.n	80011f4 <HAL_ADC_Init+0xa8>
 80011ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011f2:	e000      	b.n	80011f6 <HAL_ADC_Init+0xaa>
 80011f4:	2300      	movs	r3, #0
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	7d1b      	ldrb	r3, [r3, #20]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d119      	bne.n	8001238 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	7b1b      	ldrb	r3, [r3, #12]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d109      	bne.n	8001220 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	3b01      	subs	r3, #1
 8001212:	035a      	lsls	r2, r3, #13
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	4313      	orrs	r3, r2
 8001218:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	e00b      	b.n	8001238 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001224:	f043 0220 	orr.w	r2, r3, #32
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001230:	f043 0201 	orr.w	r2, r3, #1
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	430a      	orrs	r2, r1
 800124a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <HAL_ADC_Init+0x1a8>)
 8001254:	4013      	ands	r3, r2
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	6812      	ldr	r2, [r2, #0]
 800125a:	68b9      	ldr	r1, [r7, #8]
 800125c:	430b      	orrs	r3, r1
 800125e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001268:	d003      	beq.n	8001272 <HAL_ADC_Init+0x126>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d104      	bne.n	800127c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	691b      	ldr	r3, [r3, #16]
 8001276:	3b01      	subs	r3, #1
 8001278:	051b      	lsls	r3, r3, #20
 800127a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001282:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	430a      	orrs	r2, r1
 800128e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689a      	ldr	r2, [r3, #8]
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <HAL_ADC_Init+0x1ac>)
 8001298:	4013      	ands	r3, r2
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	429a      	cmp	r2, r3
 800129e:	d10b      	bne.n	80012b8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012aa:	f023 0303 	bic.w	r3, r3, #3
 80012ae:	f043 0201 	orr.w	r2, r3, #1
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012b6:	e018      	b.n	80012ea <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012bc:	f023 0312 	bic.w	r3, r3, #18
 80012c0:	f043 0210 	orr.w	r2, r3, #16
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012cc:	f043 0201 	orr.w	r2, r3, #1
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012d8:	e007      	b.n	80012ea <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012de:	f043 0210 	orr.w	r2, r3, #16
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80012ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	ffe1f7fd 	.word	0xffe1f7fd
 80012f8:	ff1f0efe 	.word	0xff1f0efe

080012fc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001304:	2300      	movs	r3, #0
 8001306:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800130e:	2b01      	cmp	r3, #1
 8001310:	d101      	bne.n	8001316 <HAL_ADC_Start+0x1a>
 8001312:	2302      	movs	r3, #2
 8001314:	e098      	b.n	8001448 <HAL_ADC_Start+0x14c>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2201      	movs	r2, #1
 800131a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 fa98 	bl	8001854 <ADC_Enable>
 8001324:	4603      	mov	r3, r0
 8001326:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	2b00      	cmp	r3, #0
 800132c:	f040 8087 	bne.w	800143e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001338:	f023 0301 	bic.w	r3, r3, #1
 800133c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a41      	ldr	r2, [pc, #260]	; (8001450 <HAL_ADC_Start+0x154>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d105      	bne.n	800135a <HAL_ADC_Start+0x5e>
 800134e:	4b41      	ldr	r3, [pc, #260]	; (8001454 <HAL_ADC_Start+0x158>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d115      	bne.n	8001386 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800135e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001370:	2b00      	cmp	r3, #0
 8001372:	d026      	beq.n	80013c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001378:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800137c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001384:	e01d      	b.n	80013c2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800138a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a2f      	ldr	r2, [pc, #188]	; (8001454 <HAL_ADC_Start+0x158>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d004      	beq.n	80013a6 <HAL_ADC_Start+0xaa>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a2b      	ldr	r2, [pc, #172]	; (8001450 <HAL_ADC_Start+0x154>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d10d      	bne.n	80013c2 <HAL_ADC_Start+0xc6>
 80013a6:	4b2b      	ldr	r3, [pc, #172]	; (8001454 <HAL_ADC_Start+0x158>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d007      	beq.n	80013c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d006      	beq.n	80013dc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d2:	f023 0206 	bic.w	r2, r3, #6
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80013da:	e002      	b.n	80013e2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f06f 0202 	mvn.w	r2, #2
 80013f2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80013fe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001402:	d113      	bne.n	800142c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001408:	4a11      	ldr	r2, [pc, #68]	; (8001450 <HAL_ADC_Start+0x154>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d105      	bne.n	800141a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800140e:	4b11      	ldr	r3, [pc, #68]	; (8001454 <HAL_ADC_Start+0x158>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001416:	2b00      	cmp	r3, #0
 8001418:	d108      	bne.n	800142c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	e00c      	b.n	8001446 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	e003      	b.n	8001446 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001446:	7bfb      	ldrb	r3, [r7, #15]
}
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40012800 	.word	0x40012800
 8001454:	40012400 	.word	0x40012400

08001458 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800146e:	f7ff fe41 	bl	80010f4 <HAL_GetTick>
 8001472:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800147e:	2b00      	cmp	r3, #0
 8001480:	d00b      	beq.n	800149a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001486:	f043 0220 	orr.w	r2, r3, #32
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e0c8      	b.n	800162c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d12a      	bne.n	80014fe <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d123      	bne.n	80014fe <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80014b6:	e01a      	b.n	80014ee <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014be:	d016      	beq.n	80014ee <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d007      	beq.n	80014d6 <HAL_ADC_PollForConversion+0x7e>
 80014c6:	f7ff fe15 	bl	80010f4 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d20b      	bcs.n	80014ee <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	f043 0204 	orr.w	r2, r3, #4
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e09e      	b.n	800162c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d0dd      	beq.n	80014b8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80014fc:	e06c      	b.n	80015d8 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80014fe:	4b4d      	ldr	r3, [pc, #308]	; (8001634 <HAL_ADC_PollForConversion+0x1dc>)
 8001500:	681c      	ldr	r4, [r3, #0]
 8001502:	2002      	movs	r0, #2
 8001504:	f001 f942 	bl	800278c <HAL_RCCEx_GetPeriphCLKFreq>
 8001508:	4603      	mov	r3, r0
 800150a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6919      	ldr	r1, [r3, #16]
 8001514:	4b48      	ldr	r3, [pc, #288]	; (8001638 <HAL_ADC_PollForConversion+0x1e0>)
 8001516:	400b      	ands	r3, r1
 8001518:	2b00      	cmp	r3, #0
 800151a:	d118      	bne.n	800154e <HAL_ADC_PollForConversion+0xf6>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	68d9      	ldr	r1, [r3, #12]
 8001522:	4b46      	ldr	r3, [pc, #280]	; (800163c <HAL_ADC_PollForConversion+0x1e4>)
 8001524:	400b      	ands	r3, r1
 8001526:	2b00      	cmp	r3, #0
 8001528:	d111      	bne.n	800154e <HAL_ADC_PollForConversion+0xf6>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6919      	ldr	r1, [r3, #16]
 8001530:	4b43      	ldr	r3, [pc, #268]	; (8001640 <HAL_ADC_PollForConversion+0x1e8>)
 8001532:	400b      	ands	r3, r1
 8001534:	2b00      	cmp	r3, #0
 8001536:	d108      	bne.n	800154a <HAL_ADC_PollForConversion+0xf2>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68d9      	ldr	r1, [r3, #12]
 800153e:	4b41      	ldr	r3, [pc, #260]	; (8001644 <HAL_ADC_PollForConversion+0x1ec>)
 8001540:	400b      	ands	r3, r1
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_ADC_PollForConversion+0xf2>
 8001546:	2314      	movs	r3, #20
 8001548:	e020      	b.n	800158c <HAL_ADC_PollForConversion+0x134>
 800154a:	2329      	movs	r3, #41	; 0x29
 800154c:	e01e      	b.n	800158c <HAL_ADC_PollForConversion+0x134>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6919      	ldr	r1, [r3, #16]
 8001554:	4b3a      	ldr	r3, [pc, #232]	; (8001640 <HAL_ADC_PollForConversion+0x1e8>)
 8001556:	400b      	ands	r3, r1
 8001558:	2b00      	cmp	r3, #0
 800155a:	d106      	bne.n	800156a <HAL_ADC_PollForConversion+0x112>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	68d9      	ldr	r1, [r3, #12]
 8001562:	4b38      	ldr	r3, [pc, #224]	; (8001644 <HAL_ADC_PollForConversion+0x1ec>)
 8001564:	400b      	ands	r3, r1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d00d      	beq.n	8001586 <HAL_ADC_PollForConversion+0x12e>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	6919      	ldr	r1, [r3, #16]
 8001570:	4b35      	ldr	r3, [pc, #212]	; (8001648 <HAL_ADC_PollForConversion+0x1f0>)
 8001572:	400b      	ands	r3, r1
 8001574:	2b00      	cmp	r3, #0
 8001576:	d108      	bne.n	800158a <HAL_ADC_PollForConversion+0x132>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	68d9      	ldr	r1, [r3, #12]
 800157e:	4b32      	ldr	r3, [pc, #200]	; (8001648 <HAL_ADC_PollForConversion+0x1f0>)
 8001580:	400b      	ands	r3, r1
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_ADC_PollForConversion+0x132>
 8001586:	2354      	movs	r3, #84	; 0x54
 8001588:	e000      	b.n	800158c <HAL_ADC_PollForConversion+0x134>
 800158a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800158c:	fb02 f303 	mul.w	r3, r2, r3
 8001590:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001592:	e01d      	b.n	80015d0 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800159a:	d016      	beq.n	80015ca <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d007      	beq.n	80015b2 <HAL_ADC_PollForConversion+0x15a>
 80015a2:	f7ff fda7 	bl	80010f4 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d20b      	bcs.n	80015ca <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b6:	f043 0204 	orr.w	r2, r3, #4
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e030      	b.n	800162c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3301      	adds	r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d8dd      	bhi.n	8001594 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f06f 0212 	mvn.w	r2, #18
 80015e0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80015f8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80015fc:	d115      	bne.n	800162a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001602:	2b00      	cmp	r3, #0
 8001604:	d111      	bne.n	800162a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001616:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d105      	bne.n	800162a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001622:	f043 0201 	orr.w	r2, r3, #1
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	371c      	adds	r7, #28
 8001630:	46bd      	mov	sp, r7
 8001632:	bd90      	pop	{r4, r7, pc}
 8001634:	20000000 	.word	0x20000000
 8001638:	24924924 	.word	0x24924924
 800163c:	00924924 	.word	0x00924924
 8001640:	12492492 	.word	0x12492492
 8001644:	00492492 	.word	0x00492492
 8001648:	00249249 	.word	0x00249249

0800164c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800165a:	4618      	mov	r0, r3
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800166e:	2300      	movs	r3, #0
 8001670:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001672:	2300      	movs	r3, #0
 8001674:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800167c:	2b01      	cmp	r3, #1
 800167e:	d101      	bne.n	8001684 <HAL_ADC_ConfigChannel+0x20>
 8001680:	2302      	movs	r3, #2
 8001682:	e0dc      	b.n	800183e <HAL_ADC_ConfigChannel+0x1da>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	2b06      	cmp	r3, #6
 8001692:	d81c      	bhi.n	80016ce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	4613      	mov	r3, r2
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	3b05      	subs	r3, #5
 80016a6:	221f      	movs	r2, #31
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	4019      	ands	r1, r3
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	6818      	ldr	r0, [r3, #0]
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	4613      	mov	r3, r2
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	3b05      	subs	r3, #5
 80016c0:	fa00 f203 	lsl.w	r2, r0, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	430a      	orrs	r2, r1
 80016ca:	635a      	str	r2, [r3, #52]	; 0x34
 80016cc:	e03c      	b.n	8001748 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b0c      	cmp	r3, #12
 80016d4:	d81c      	bhi.n	8001710 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685a      	ldr	r2, [r3, #4]
 80016e0:	4613      	mov	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4413      	add	r3, r2
 80016e6:	3b23      	subs	r3, #35	; 0x23
 80016e8:	221f      	movs	r2, #31
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	4019      	ands	r1, r3
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	6818      	ldr	r0, [r3, #0]
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685a      	ldr	r2, [r3, #4]
 80016fa:	4613      	mov	r3, r2
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	4413      	add	r3, r2
 8001700:	3b23      	subs	r3, #35	; 0x23
 8001702:	fa00 f203 	lsl.w	r2, r0, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	430a      	orrs	r2, r1
 800170c:	631a      	str	r2, [r3, #48]	; 0x30
 800170e:	e01b      	b.n	8001748 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	4613      	mov	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	3b41      	subs	r3, #65	; 0x41
 8001722:	221f      	movs	r2, #31
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	4019      	ands	r1, r3
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	6818      	ldr	r0, [r3, #0]
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685a      	ldr	r2, [r3, #4]
 8001734:	4613      	mov	r3, r2
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4413      	add	r3, r2
 800173a:	3b41      	subs	r3, #65	; 0x41
 800173c:	fa00 f203 	lsl.w	r2, r0, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	430a      	orrs	r2, r1
 8001746:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b09      	cmp	r3, #9
 800174e:	d91c      	bls.n	800178a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	68d9      	ldr	r1, [r3, #12]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	4613      	mov	r3, r2
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	4413      	add	r3, r2
 8001760:	3b1e      	subs	r3, #30
 8001762:	2207      	movs	r2, #7
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	4019      	ands	r1, r3
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	6898      	ldr	r0, [r3, #8]
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4613      	mov	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4413      	add	r3, r2
 800177a:	3b1e      	subs	r3, #30
 800177c:	fa00 f203 	lsl.w	r2, r0, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	430a      	orrs	r2, r1
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	e019      	b.n	80017be <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6919      	ldr	r1, [r3, #16]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	2207      	movs	r2, #7
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	43db      	mvns	r3, r3
 80017a2:	4019      	ands	r1, r3
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	6898      	ldr	r0, [r3, #8]
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4613      	mov	r3, r2
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	4413      	add	r3, r2
 80017b2:	fa00 f203 	lsl.w	r2, r0, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b10      	cmp	r3, #16
 80017c4:	d003      	beq.n	80017ce <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80017ca:	2b11      	cmp	r3, #17
 80017cc:	d132      	bne.n	8001834 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a1d      	ldr	r2, [pc, #116]	; (8001848 <HAL_ADC_ConfigChannel+0x1e4>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d125      	bne.n	8001824 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d126      	bne.n	8001834 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	689a      	ldr	r2, [r3, #8]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80017f4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2b10      	cmp	r3, #16
 80017fc:	d11a      	bne.n	8001834 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017fe:	4b13      	ldr	r3, [pc, #76]	; (800184c <HAL_ADC_ConfigChannel+0x1e8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a13      	ldr	r2, [pc, #76]	; (8001850 <HAL_ADC_ConfigChannel+0x1ec>)
 8001804:	fba2 2303 	umull	r2, r3, r2, r3
 8001808:	0c9a      	lsrs	r2, r3, #18
 800180a:	4613      	mov	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4413      	add	r3, r2
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001814:	e002      	b.n	800181c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	3b01      	subs	r3, #1
 800181a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f9      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x1b2>
 8001822:	e007      	b.n	8001834 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001828:	f043 0220 	orr.w	r2, r3, #32
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800183c:	7bfb      	ldrb	r3, [r7, #15]
}
 800183e:	4618      	mov	r0, r3
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr
 8001848:	40012400 	.word	0x40012400
 800184c:	20000000 	.word	0x20000000
 8001850:	431bde83 	.word	0x431bde83

08001854 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001860:	2300      	movs	r3, #0
 8001862:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	2b01      	cmp	r3, #1
 8001870:	d039      	beq.n	80018e6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f042 0201 	orr.w	r2, r2, #1
 8001880:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001882:	4b1b      	ldr	r3, [pc, #108]	; (80018f0 <ADC_Enable+0x9c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a1b      	ldr	r2, [pc, #108]	; (80018f4 <ADC_Enable+0xa0>)
 8001888:	fba2 2303 	umull	r2, r3, r2, r3
 800188c:	0c9b      	lsrs	r3, r3, #18
 800188e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001890:	e002      	b.n	8001898 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	3b01      	subs	r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f9      	bne.n	8001892 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800189e:	f7ff fc29 	bl	80010f4 <HAL_GetTick>
 80018a2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80018a4:	e018      	b.n	80018d8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80018a6:	f7ff fc25 	bl	80010f4 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d911      	bls.n	80018d8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b8:	f043 0210 	orr.w	r2, r3, #16
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c4:	f043 0201 	orr.w	r2, r3, #1
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e007      	b.n	80018e8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d1df      	bne.n	80018a6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000000 	.word	0x20000000
 80018f4:	431bde83 	.word	0x431bde83

080018f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001900:	2300      	movs	r3, #0
 8001902:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	2b01      	cmp	r3, #1
 8001910:	d127      	bne.n	8001962 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689a      	ldr	r2, [r3, #8]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f022 0201 	bic.w	r2, r2, #1
 8001920:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001922:	f7ff fbe7 	bl	80010f4 <HAL_GetTick>
 8001926:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001928:	e014      	b.n	8001954 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800192a:	f7ff fbe3 	bl	80010f4 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b02      	cmp	r3, #2
 8001936:	d90d      	bls.n	8001954 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193c:	f043 0210 	orr.w	r2, r3, #16
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001948:	f043 0201 	orr.w	r2, r3, #1
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e007      	b.n	8001964 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b01      	cmp	r3, #1
 8001960:	d0e3      	beq.n	800192a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800197c:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <__NVIC_SetPriorityGrouping+0x44>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001988:	4013      	ands	r3, r2
 800198a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001994:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001998:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800199c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199e:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <__NVIC_SetPriorityGrouping+0x44>)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	60d3      	str	r3, [r2, #12]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b8:	4b04      	ldr	r3, [pc, #16]	; (80019cc <__NVIC_GetPriorityGrouping+0x18>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	0a1b      	lsrs	r3, r3, #8
 80019be:	f003 0307 	and.w	r3, r3, #7
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	6039      	str	r1, [r7, #0]
 80019da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	db0a      	blt.n	80019fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	490c      	ldr	r1, [pc, #48]	; (8001a1c <__NVIC_SetPriority+0x4c>)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	0112      	lsls	r2, r2, #4
 80019f0:	b2d2      	uxtb	r2, r2
 80019f2:	440b      	add	r3, r1
 80019f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f8:	e00a      	b.n	8001a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	4908      	ldr	r1, [pc, #32]	; (8001a20 <__NVIC_SetPriority+0x50>)
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	3b04      	subs	r3, #4
 8001a08:	0112      	lsls	r2, r2, #4
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	761a      	strb	r2, [r3, #24]
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000e100 	.word	0xe000e100
 8001a20:	e000ed00 	.word	0xe000ed00

08001a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f1c3 0307 	rsb	r3, r3, #7
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	bf28      	it	cs
 8001a42:	2304      	movcs	r3, #4
 8001a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	3304      	adds	r3, #4
 8001a4a:	2b06      	cmp	r3, #6
 8001a4c:	d902      	bls.n	8001a54 <NVIC_EncodePriority+0x30>
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	3b03      	subs	r3, #3
 8001a52:	e000      	b.n	8001a56 <NVIC_EncodePriority+0x32>
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43da      	mvns	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	401a      	ands	r2, r3
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	fa01 f303 	lsl.w	r3, r1, r3
 8001a76:	43d9      	mvns	r1, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a7c:	4313      	orrs	r3, r2
         );
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3724      	adds	r7, #36	; 0x24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a98:	d301      	bcc.n	8001a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e00f      	b.n	8001abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ac8 <SysTick_Config+0x40>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aa6:	210f      	movs	r1, #15
 8001aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001aac:	f7ff ff90 	bl	80019d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ab0:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <SysTick_Config+0x40>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ab6:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <SysTick_Config+0x40>)
 8001ab8:	2207      	movs	r2, #7
 8001aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	e000e010 	.word	0xe000e010

08001acc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff ff49 	bl	800196c <__NVIC_SetPriorityGrouping>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b086      	sub	sp, #24
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	4603      	mov	r3, r0
 8001aea:	60b9      	str	r1, [r7, #8]
 8001aec:	607a      	str	r2, [r7, #4]
 8001aee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001af4:	f7ff ff5e 	bl	80019b4 <__NVIC_GetPriorityGrouping>
 8001af8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	68b9      	ldr	r1, [r7, #8]
 8001afe:	6978      	ldr	r0, [r7, #20]
 8001b00:	f7ff ff90 	bl	8001a24 <NVIC_EncodePriority>
 8001b04:	4602      	mov	r2, r0
 8001b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff5f 	bl	80019d0 <__NVIC_SetPriority>
}
 8001b12:	bf00      	nop
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7ff ffb0 	bl	8001a88 <SysTick_Config>
 8001b28:	4603      	mov	r3, r0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b08b      	sub	sp, #44	; 0x2c
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b46:	e127      	b.n	8001d98 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	69fa      	ldr	r2, [r7, #28]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	f040 8116 	bne.w	8001d92 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b12      	cmp	r3, #18
 8001b6c:	d034      	beq.n	8001bd8 <HAL_GPIO_Init+0xa4>
 8001b6e:	2b12      	cmp	r3, #18
 8001b70:	d80d      	bhi.n	8001b8e <HAL_GPIO_Init+0x5a>
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d02b      	beq.n	8001bce <HAL_GPIO_Init+0x9a>
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d804      	bhi.n	8001b84 <HAL_GPIO_Init+0x50>
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d031      	beq.n	8001be2 <HAL_GPIO_Init+0xae>
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d01c      	beq.n	8001bbc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b82:	e048      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b84:	2b03      	cmp	r3, #3
 8001b86:	d043      	beq.n	8001c10 <HAL_GPIO_Init+0xdc>
 8001b88:	2b11      	cmp	r3, #17
 8001b8a:	d01b      	beq.n	8001bc4 <HAL_GPIO_Init+0x90>
          break;
 8001b8c:	e043      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b8e:	4a89      	ldr	r2, [pc, #548]	; (8001db4 <HAL_GPIO_Init+0x280>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d026      	beq.n	8001be2 <HAL_GPIO_Init+0xae>
 8001b94:	4a87      	ldr	r2, [pc, #540]	; (8001db4 <HAL_GPIO_Init+0x280>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d806      	bhi.n	8001ba8 <HAL_GPIO_Init+0x74>
 8001b9a:	4a87      	ldr	r2, [pc, #540]	; (8001db8 <HAL_GPIO_Init+0x284>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d020      	beq.n	8001be2 <HAL_GPIO_Init+0xae>
 8001ba0:	4a86      	ldr	r2, [pc, #536]	; (8001dbc <HAL_GPIO_Init+0x288>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d01d      	beq.n	8001be2 <HAL_GPIO_Init+0xae>
          break;
 8001ba6:	e036      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001ba8:	4a85      	ldr	r2, [pc, #532]	; (8001dc0 <HAL_GPIO_Init+0x28c>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d019      	beq.n	8001be2 <HAL_GPIO_Init+0xae>
 8001bae:	4a85      	ldr	r2, [pc, #532]	; (8001dc4 <HAL_GPIO_Init+0x290>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d016      	beq.n	8001be2 <HAL_GPIO_Init+0xae>
 8001bb4:	4a84      	ldr	r2, [pc, #528]	; (8001dc8 <HAL_GPIO_Init+0x294>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d013      	beq.n	8001be2 <HAL_GPIO_Init+0xae>
          break;
 8001bba:	e02c      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	623b      	str	r3, [r7, #32]
          break;
 8001bc2:	e028      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	623b      	str	r3, [r7, #32]
          break;
 8001bcc:	e023      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	3308      	adds	r3, #8
 8001bd4:	623b      	str	r3, [r7, #32]
          break;
 8001bd6:	e01e      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	330c      	adds	r3, #12
 8001bde:	623b      	str	r3, [r7, #32]
          break;
 8001be0:	e019      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d102      	bne.n	8001bf0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bea:	2304      	movs	r3, #4
 8001bec:	623b      	str	r3, [r7, #32]
          break;
 8001bee:	e012      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d105      	bne.n	8001c04 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bf8:	2308      	movs	r3, #8
 8001bfa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69fa      	ldr	r2, [r7, #28]
 8001c00:	611a      	str	r2, [r3, #16]
          break;
 8001c02:	e008      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c04:	2308      	movs	r3, #8
 8001c06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69fa      	ldr	r2, [r7, #28]
 8001c0c:	615a      	str	r2, [r3, #20]
          break;
 8001c0e:	e002      	b.n	8001c16 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c10:	2300      	movs	r3, #0
 8001c12:	623b      	str	r3, [r7, #32]
          break;
 8001c14:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	2bff      	cmp	r3, #255	; 0xff
 8001c1a:	d801      	bhi.n	8001c20 <HAL_GPIO_Init+0xec>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	e001      	b.n	8001c24 <HAL_GPIO_Init+0xf0>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3304      	adds	r3, #4
 8001c24:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	2bff      	cmp	r3, #255	; 0xff
 8001c2a:	d802      	bhi.n	8001c32 <HAL_GPIO_Init+0xfe>
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	e002      	b.n	8001c38 <HAL_GPIO_Init+0x104>
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	3b08      	subs	r3, #8
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	210f      	movs	r1, #15
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	fa01 f303 	lsl.w	r3, r1, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	401a      	ands	r2, r3
 8001c4a:	6a39      	ldr	r1, [r7, #32]
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c52:	431a      	orrs	r2, r3
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f000 8096 	beq.w	8001d92 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c66:	4b59      	ldr	r3, [pc, #356]	; (8001dcc <HAL_GPIO_Init+0x298>)
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	4a58      	ldr	r2, [pc, #352]	; (8001dcc <HAL_GPIO_Init+0x298>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	6193      	str	r3, [r2, #24]
 8001c72:	4b56      	ldr	r3, [pc, #344]	; (8001dcc <HAL_GPIO_Init+0x298>)
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c7e:	4a54      	ldr	r2, [pc, #336]	; (8001dd0 <HAL_GPIO_Init+0x29c>)
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	089b      	lsrs	r3, r3, #2
 8001c84:	3302      	adds	r3, #2
 8001c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	220f      	movs	r2, #15
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a4b      	ldr	r2, [pc, #300]	; (8001dd4 <HAL_GPIO_Init+0x2a0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d013      	beq.n	8001cd2 <HAL_GPIO_Init+0x19e>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4a      	ldr	r2, [pc, #296]	; (8001dd8 <HAL_GPIO_Init+0x2a4>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d00d      	beq.n	8001cce <HAL_GPIO_Init+0x19a>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a49      	ldr	r2, [pc, #292]	; (8001ddc <HAL_GPIO_Init+0x2a8>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d007      	beq.n	8001cca <HAL_GPIO_Init+0x196>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a48      	ldr	r2, [pc, #288]	; (8001de0 <HAL_GPIO_Init+0x2ac>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d101      	bne.n	8001cc6 <HAL_GPIO_Init+0x192>
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x1a0>
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	e004      	b.n	8001cd4 <HAL_GPIO_Init+0x1a0>
 8001cca:	2302      	movs	r3, #2
 8001ccc:	e002      	b.n	8001cd4 <HAL_GPIO_Init+0x1a0>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <HAL_GPIO_Init+0x1a0>
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd6:	f002 0203 	and.w	r2, r2, #3
 8001cda:	0092      	lsls	r2, r2, #2
 8001cdc:	4093      	lsls	r3, r2
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ce4:	493a      	ldr	r1, [pc, #232]	; (8001dd0 <HAL_GPIO_Init+0x29c>)
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	3302      	adds	r3, #2
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d006      	beq.n	8001d0c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cfe:	4b39      	ldr	r3, [pc, #228]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	4938      	ldr	r1, [pc, #224]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	600b      	str	r3, [r1, #0]
 8001d0a:	e006      	b.n	8001d1a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d0c:	4b35      	ldr	r3, [pc, #212]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	4933      	ldr	r1, [pc, #204]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d16:	4013      	ands	r3, r2
 8001d18:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d006      	beq.n	8001d34 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d26:	4b2f      	ldr	r3, [pc, #188]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	492e      	ldr	r1, [pc, #184]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	604b      	str	r3, [r1, #4]
 8001d32:	e006      	b.n	8001d42 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d34:	4b2b      	ldr	r3, [pc, #172]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	4929      	ldr	r1, [pc, #164]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d006      	beq.n	8001d5c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d4e:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	4924      	ldr	r1, [pc, #144]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	608b      	str	r3, [r1, #8]
 8001d5a:	e006      	b.n	8001d6a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d5c:	4b21      	ldr	r3, [pc, #132]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d5e:	689a      	ldr	r2, [r3, #8]
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	43db      	mvns	r3, r3
 8001d64:	491f      	ldr	r1, [pc, #124]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d66:	4013      	ands	r3, r2
 8001d68:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d006      	beq.n	8001d84 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d76:	4b1b      	ldr	r3, [pc, #108]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d78:	68da      	ldr	r2, [r3, #12]
 8001d7a:	491a      	ldr	r1, [pc, #104]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	60cb      	str	r3, [r1, #12]
 8001d82:	e006      	b.n	8001d92 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d84:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	4915      	ldr	r1, [pc, #84]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001d8e:	4013      	ands	r3, r2
 8001d90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d94:	3301      	adds	r3, #1
 8001d96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f47f aed0 	bne.w	8001b48 <HAL_GPIO_Init+0x14>
  }
}
 8001da8:	bf00      	nop
 8001daa:	372c      	adds	r7, #44	; 0x2c
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	10210000 	.word	0x10210000
 8001db8:	10110000 	.word	0x10110000
 8001dbc:	10120000 	.word	0x10120000
 8001dc0:	10310000 	.word	0x10310000
 8001dc4:	10320000 	.word	0x10320000
 8001dc8:	10220000 	.word	0x10220000
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	40010000 	.word	0x40010000
 8001dd4:	40010800 	.word	0x40010800
 8001dd8:	40010c00 	.word	0x40010c00
 8001ddc:	40011000 	.word	0x40011000
 8001de0:	40011400 	.word	0x40011400
 8001de4:	40010400 	.word	0x40010400

08001de8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e26c      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f000 8087 	beq.w	8001f16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e08:	4b92      	ldr	r3, [pc, #584]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 030c 	and.w	r3, r3, #12
 8001e10:	2b04      	cmp	r3, #4
 8001e12:	d00c      	beq.n	8001e2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e14:	4b8f      	ldr	r3, [pc, #572]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 030c 	and.w	r3, r3, #12
 8001e1c:	2b08      	cmp	r3, #8
 8001e1e:	d112      	bne.n	8001e46 <HAL_RCC_OscConfig+0x5e>
 8001e20:	4b8c      	ldr	r3, [pc, #560]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e2c:	d10b      	bne.n	8001e46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e2e:	4b89      	ldr	r3, [pc, #548]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d06c      	beq.n	8001f14 <HAL_RCC_OscConfig+0x12c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d168      	bne.n	8001f14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e246      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e4e:	d106      	bne.n	8001e5e <HAL_RCC_OscConfig+0x76>
 8001e50:	4b80      	ldr	r3, [pc, #512]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a7f      	ldr	r2, [pc, #508]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	e02e      	b.n	8001ebc <HAL_RCC_OscConfig+0xd4>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10c      	bne.n	8001e80 <HAL_RCC_OscConfig+0x98>
 8001e66:	4b7b      	ldr	r3, [pc, #492]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a7a      	ldr	r2, [pc, #488]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	4b78      	ldr	r3, [pc, #480]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a77      	ldr	r2, [pc, #476]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	e01d      	b.n	8001ebc <HAL_RCC_OscConfig+0xd4>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e88:	d10c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0xbc>
 8001e8a:	4b72      	ldr	r3, [pc, #456]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a71      	ldr	r2, [pc, #452]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	4b6f      	ldr	r3, [pc, #444]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a6e      	ldr	r2, [pc, #440]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e00b      	b.n	8001ebc <HAL_RCC_OscConfig+0xd4>
 8001ea4:	4b6b      	ldr	r3, [pc, #428]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a6a      	ldr	r2, [pc, #424]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001eaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eae:	6013      	str	r3, [r2, #0]
 8001eb0:	4b68      	ldr	r3, [pc, #416]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a67      	ldr	r2, [pc, #412]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d013      	beq.n	8001eec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7ff f916 	bl	80010f4 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ecc:	f7ff f912 	bl	80010f4 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b64      	cmp	r3, #100	; 0x64
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e1fa      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ede:	4b5d      	ldr	r3, [pc, #372]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0f0      	beq.n	8001ecc <HAL_RCC_OscConfig+0xe4>
 8001eea:	e014      	b.n	8001f16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eec:	f7ff f902 	bl	80010f4 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7ff f8fe 	bl	80010f4 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	; 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e1e6      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f06:	4b53      	ldr	r3, [pc, #332]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x10c>
 8001f12:	e000      	b.n	8001f16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d063      	beq.n	8001fea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f22:	4b4c      	ldr	r3, [pc, #304]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00b      	beq.n	8001f46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f2e:	4b49      	ldr	r3, [pc, #292]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 030c 	and.w	r3, r3, #12
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d11c      	bne.n	8001f74 <HAL_RCC_OscConfig+0x18c>
 8001f3a:	4b46      	ldr	r3, [pc, #280]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d116      	bne.n	8001f74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f46:	4b43      	ldr	r3, [pc, #268]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d005      	beq.n	8001f5e <HAL_RCC_OscConfig+0x176>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d001      	beq.n	8001f5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e1ba      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5e:	4b3d      	ldr	r3, [pc, #244]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	695b      	ldr	r3, [r3, #20]
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	4939      	ldr	r1, [pc, #228]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f72:	e03a      	b.n	8001fea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691b      	ldr	r3, [r3, #16]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d020      	beq.n	8001fbe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f7c:	4b36      	ldr	r3, [pc, #216]	; (8002058 <HAL_RCC_OscConfig+0x270>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f82:	f7ff f8b7 	bl	80010f4 <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f8a:	f7ff f8b3 	bl	80010f4 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e19b      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f9c:	4b2d      	ldr	r3, [pc, #180]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa8:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	4927      	ldr	r1, [pc, #156]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	600b      	str	r3, [r1, #0]
 8001fbc:	e015      	b.n	8001fea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fbe:	4b26      	ldr	r3, [pc, #152]	; (8002058 <HAL_RCC_OscConfig+0x270>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc4:	f7ff f896 	bl	80010f4 <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fcc:	f7ff f892 	bl	80010f4 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e17a      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fde:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f0      	bne.n	8001fcc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d03a      	beq.n	800206c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	699b      	ldr	r3, [r3, #24]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d019      	beq.n	8002032 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ffe:	4b17      	ldr	r3, [pc, #92]	; (800205c <HAL_RCC_OscConfig+0x274>)
 8002000:	2201      	movs	r2, #1
 8002002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002004:	f7ff f876 	bl	80010f4 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800200c:	f7ff f872 	bl	80010f4 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e15a      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800201e:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <HAL_RCC_OscConfig+0x26c>)
 8002020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800202a:	2001      	movs	r0, #1
 800202c:	f000 fada 	bl	80025e4 <RCC_Delay>
 8002030:	e01c      	b.n	800206c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002032:	4b0a      	ldr	r3, [pc, #40]	; (800205c <HAL_RCC_OscConfig+0x274>)
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002038:	f7ff f85c 	bl	80010f4 <HAL_GetTick>
 800203c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800203e:	e00f      	b.n	8002060 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002040:	f7ff f858 	bl	80010f4 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d908      	bls.n	8002060 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e140      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000
 8002058:	42420000 	.word	0x42420000
 800205c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002060:	4b9e      	ldr	r3, [pc, #632]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d1e9      	bne.n	8002040 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	2b00      	cmp	r3, #0
 8002076:	f000 80a6 	beq.w	80021c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800207a:	2300      	movs	r3, #0
 800207c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800207e:	4b97      	ldr	r3, [pc, #604]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d10d      	bne.n	80020a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800208a:	4b94      	ldr	r3, [pc, #592]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4a93      	ldr	r2, [pc, #588]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002094:	61d3      	str	r3, [r2, #28]
 8002096:	4b91      	ldr	r3, [pc, #580]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209e:	60bb      	str	r3, [r7, #8]
 80020a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020a2:	2301      	movs	r3, #1
 80020a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a6:	4b8e      	ldr	r3, [pc, #568]	; (80022e0 <HAL_RCC_OscConfig+0x4f8>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d118      	bne.n	80020e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020b2:	4b8b      	ldr	r3, [pc, #556]	; (80022e0 <HAL_RCC_OscConfig+0x4f8>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a8a      	ldr	r2, [pc, #552]	; (80022e0 <HAL_RCC_OscConfig+0x4f8>)
 80020b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020be:	f7ff f819 	bl	80010f4 <HAL_GetTick>
 80020c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c4:	e008      	b.n	80020d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020c6:	f7ff f815 	bl	80010f4 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b64      	cmp	r3, #100	; 0x64
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e0fd      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d8:	4b81      	ldr	r3, [pc, #516]	; (80022e0 <HAL_RCC_OscConfig+0x4f8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d0f0      	beq.n	80020c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d106      	bne.n	80020fa <HAL_RCC_OscConfig+0x312>
 80020ec:	4b7b      	ldr	r3, [pc, #492]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	4a7a      	ldr	r2, [pc, #488]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 80020f2:	f043 0301 	orr.w	r3, r3, #1
 80020f6:	6213      	str	r3, [r2, #32]
 80020f8:	e02d      	b.n	8002156 <HAL_RCC_OscConfig+0x36e>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d10c      	bne.n	800211c <HAL_RCC_OscConfig+0x334>
 8002102:	4b76      	ldr	r3, [pc, #472]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	4a75      	ldr	r2, [pc, #468]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002108:	f023 0301 	bic.w	r3, r3, #1
 800210c:	6213      	str	r3, [r2, #32]
 800210e:	4b73      	ldr	r3, [pc, #460]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	4a72      	ldr	r2, [pc, #456]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002114:	f023 0304 	bic.w	r3, r3, #4
 8002118:	6213      	str	r3, [r2, #32]
 800211a:	e01c      	b.n	8002156 <HAL_RCC_OscConfig+0x36e>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	2b05      	cmp	r3, #5
 8002122:	d10c      	bne.n	800213e <HAL_RCC_OscConfig+0x356>
 8002124:	4b6d      	ldr	r3, [pc, #436]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002126:	6a1b      	ldr	r3, [r3, #32]
 8002128:	4a6c      	ldr	r2, [pc, #432]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 800212a:	f043 0304 	orr.w	r3, r3, #4
 800212e:	6213      	str	r3, [r2, #32]
 8002130:	4b6a      	ldr	r3, [pc, #424]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	4a69      	ldr	r2, [pc, #420]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002136:	f043 0301 	orr.w	r3, r3, #1
 800213a:	6213      	str	r3, [r2, #32]
 800213c:	e00b      	b.n	8002156 <HAL_RCC_OscConfig+0x36e>
 800213e:	4b67      	ldr	r3, [pc, #412]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	4a66      	ldr	r2, [pc, #408]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002144:	f023 0301 	bic.w	r3, r3, #1
 8002148:	6213      	str	r3, [r2, #32]
 800214a:	4b64      	ldr	r3, [pc, #400]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	4a63      	ldr	r2, [pc, #396]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002150:	f023 0304 	bic.w	r3, r3, #4
 8002154:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d015      	beq.n	800218a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215e:	f7fe ffc9 	bl	80010f4 <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002164:	e00a      	b.n	800217c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002166:	f7fe ffc5 	bl	80010f4 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	f241 3288 	movw	r2, #5000	; 0x1388
 8002174:	4293      	cmp	r3, r2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e0ab      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800217c:	4b57      	ldr	r3, [pc, #348]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0ee      	beq.n	8002166 <HAL_RCC_OscConfig+0x37e>
 8002188:	e014      	b.n	80021b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800218a:	f7fe ffb3 	bl	80010f4 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002190:	e00a      	b.n	80021a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002192:	f7fe ffaf 	bl	80010f4 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e095      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a8:	4b4c      	ldr	r3, [pc, #304]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1ee      	bne.n	8002192 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021b4:	7dfb      	ldrb	r3, [r7, #23]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d105      	bne.n	80021c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ba:	4b48      	ldr	r3, [pc, #288]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	4a47      	ldr	r2, [pc, #284]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 80021c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 8081 	beq.w	80022d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d0:	4b42      	ldr	r3, [pc, #264]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 030c 	and.w	r3, r3, #12
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d061      	beq.n	80022a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	69db      	ldr	r3, [r3, #28]
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d146      	bne.n	8002272 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e4:	4b3f      	ldr	r3, [pc, #252]	; (80022e4 <HAL_RCC_OscConfig+0x4fc>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ea:	f7fe ff83 	bl	80010f4 <HAL_GetTick>
 80021ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f0:	e008      	b.n	8002204 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f2:	f7fe ff7f 	bl	80010f4 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e067      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002204:	4b35      	ldr	r3, [pc, #212]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1f0      	bne.n	80021f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002218:	d108      	bne.n	800222c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800221a:	4b30      	ldr	r3, [pc, #192]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	492d      	ldr	r1, [pc, #180]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002228:	4313      	orrs	r3, r2
 800222a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800222c:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a19      	ldr	r1, [r3, #32]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	430b      	orrs	r3, r1
 800223e:	4927      	ldr	r1, [pc, #156]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002240:	4313      	orrs	r3, r2
 8002242:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002244:	4b27      	ldr	r3, [pc, #156]	; (80022e4 <HAL_RCC_OscConfig+0x4fc>)
 8002246:	2201      	movs	r2, #1
 8002248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224a:	f7fe ff53 	bl	80010f4 <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002252:	f7fe ff4f 	bl	80010f4 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e037      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002264:	4b1d      	ldr	r3, [pc, #116]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0f0      	beq.n	8002252 <HAL_RCC_OscConfig+0x46a>
 8002270:	e02f      	b.n	80022d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002272:	4b1c      	ldr	r3, [pc, #112]	; (80022e4 <HAL_RCC_OscConfig+0x4fc>)
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002278:	f7fe ff3c 	bl	80010f4 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002280:	f7fe ff38 	bl	80010f4 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e020      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002292:	4b12      	ldr	r3, [pc, #72]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1f0      	bne.n	8002280 <HAL_RCC_OscConfig+0x498>
 800229e:	e018      	b.n	80022d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69db      	ldr	r3, [r3, #28]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d101      	bne.n	80022ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e013      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022ac:	4b0b      	ldr	r3, [pc, #44]	; (80022dc <HAL_RCC_OscConfig+0x4f4>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d106      	bne.n	80022ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d001      	beq.n	80022d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40007000 	.word	0x40007000
 80022e4:	42420060 	.word	0x42420060

080022e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e0d0      	b.n	800249e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022fc:	4b6a      	ldr	r3, [pc, #424]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d910      	bls.n	800232c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230a:	4b67      	ldr	r3, [pc, #412]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f023 0207 	bic.w	r2, r3, #7
 8002312:	4965      	ldr	r1, [pc, #404]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800231a:	4b63      	ldr	r3, [pc, #396]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	429a      	cmp	r2, r3
 8002326:	d001      	beq.n	800232c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e0b8      	b.n	800249e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d020      	beq.n	800237a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002344:	4b59      	ldr	r3, [pc, #356]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	4a58      	ldr	r2, [pc, #352]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 800234a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800234e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800235c:	4b53      	ldr	r3, [pc, #332]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4a52      	ldr	r2, [pc, #328]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002366:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002368:	4b50      	ldr	r3, [pc, #320]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	494d      	ldr	r1, [pc, #308]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	4313      	orrs	r3, r2
 8002378:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d040      	beq.n	8002408 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d107      	bne.n	800239e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800238e:	4b47      	ldr	r3, [pc, #284]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d115      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e07f      	b.n	800249e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d107      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023a6:	4b41      	ldr	r3, [pc, #260]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d109      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e073      	b.n	800249e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b6:	4b3d      	ldr	r3, [pc, #244]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e06b      	b.n	800249e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023c6:	4b39      	ldr	r3, [pc, #228]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f023 0203 	bic.w	r2, r3, #3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	4936      	ldr	r1, [pc, #216]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023d8:	f7fe fe8c 	bl	80010f4 <HAL_GetTick>
 80023dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023de:	e00a      	b.n	80023f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e0:	f7fe fe88 	bl	80010f4 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e053      	b.n	800249e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f6:	4b2d      	ldr	r3, [pc, #180]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f003 020c 	and.w	r2, r3, #12
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	429a      	cmp	r2, r3
 8002406:	d1eb      	bne.n	80023e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002408:	4b27      	ldr	r3, [pc, #156]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	429a      	cmp	r2, r3
 8002414:	d210      	bcs.n	8002438 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002416:	4b24      	ldr	r3, [pc, #144]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f023 0207 	bic.w	r2, r3, #7
 800241e:	4922      	ldr	r1, [pc, #136]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	4313      	orrs	r3, r2
 8002424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002426:	4b20      	ldr	r3, [pc, #128]	; (80024a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	d001      	beq.n	8002438 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e032      	b.n	800249e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0304 	and.w	r3, r3, #4
 8002440:	2b00      	cmp	r3, #0
 8002442:	d008      	beq.n	8002456 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002444:	4b19      	ldr	r3, [pc, #100]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	4916      	ldr	r1, [pc, #88]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	4313      	orrs	r3, r2
 8002454:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0308 	and.w	r3, r3, #8
 800245e:	2b00      	cmp	r3, #0
 8002460:	d009      	beq.n	8002476 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002462:	4b12      	ldr	r3, [pc, #72]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	490e      	ldr	r1, [pc, #56]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 8002472:	4313      	orrs	r3, r2
 8002474:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002476:	f000 f821 	bl	80024bc <HAL_RCC_GetSysClockFreq>
 800247a:	4601      	mov	r1, r0
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	091b      	lsrs	r3, r3, #4
 8002482:	f003 030f 	and.w	r3, r3, #15
 8002486:	4a0a      	ldr	r2, [pc, #40]	; (80024b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002488:	5cd3      	ldrb	r3, [r2, r3]
 800248a:	fa21 f303 	lsr.w	r3, r1, r3
 800248e:	4a09      	ldr	r2, [pc, #36]	; (80024b4 <HAL_RCC_ClockConfig+0x1cc>)
 8002490:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002492:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f7fe fdea 	bl	8001070 <HAL_InitTick>

  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40022000 	.word	0x40022000
 80024ac:	40021000 	.word	0x40021000
 80024b0:	08004da8 	.word	0x08004da8
 80024b4:	20000000 	.word	0x20000000
 80024b8:	20000004 	.word	0x20000004

080024bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024bc:	b490      	push	{r4, r7}
 80024be:	b08a      	sub	sp, #40	; 0x28
 80024c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80024c2:	4b2a      	ldr	r3, [pc, #168]	; (800256c <HAL_RCC_GetSysClockFreq+0xb0>)
 80024c4:	1d3c      	adds	r4, r7, #4
 80024c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80024cc:	4b28      	ldr	r3, [pc, #160]	; (8002570 <HAL_RCC_GetSysClockFreq+0xb4>)
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024d2:	2300      	movs	r3, #0
 80024d4:	61fb      	str	r3, [r7, #28]
 80024d6:	2300      	movs	r3, #0
 80024d8:	61bb      	str	r3, [r7, #24]
 80024da:	2300      	movs	r3, #0
 80024dc:	627b      	str	r3, [r7, #36]	; 0x24
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024e2:	2300      	movs	r3, #0
 80024e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024e6:	4b23      	ldr	r3, [pc, #140]	; (8002574 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	f003 030c 	and.w	r3, r3, #12
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d002      	beq.n	80024fc <HAL_RCC_GetSysClockFreq+0x40>
 80024f6:	2b08      	cmp	r3, #8
 80024f8:	d003      	beq.n	8002502 <HAL_RCC_GetSysClockFreq+0x46>
 80024fa:	e02d      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024fc:	4b1e      	ldr	r3, [pc, #120]	; (8002578 <HAL_RCC_GetSysClockFreq+0xbc>)
 80024fe:	623b      	str	r3, [r7, #32]
      break;
 8002500:	e02d      	b.n	800255e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	0c9b      	lsrs	r3, r3, #18
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800250e:	4413      	add	r3, r2
 8002510:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002514:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d013      	beq.n	8002548 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002520:	4b14      	ldr	r3, [pc, #80]	; (8002574 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	0c5b      	lsrs	r3, r3, #17
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800252e:	4413      	add	r3, r2
 8002530:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002534:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	4a0f      	ldr	r2, [pc, #60]	; (8002578 <HAL_RCC_GetSysClockFreq+0xbc>)
 800253a:	fb02 f203 	mul.w	r2, r2, r3
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	fbb2 f3f3 	udiv	r3, r2, r3
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
 8002546:	e004      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	4a0c      	ldr	r2, [pc, #48]	; (800257c <HAL_RCC_GetSysClockFreq+0xc0>)
 800254c:	fb02 f303 	mul.w	r3, r2, r3
 8002550:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002554:	623b      	str	r3, [r7, #32]
      break;
 8002556:	e002      	b.n	800255e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002558:	4b07      	ldr	r3, [pc, #28]	; (8002578 <HAL_RCC_GetSysClockFreq+0xbc>)
 800255a:	623b      	str	r3, [r7, #32]
      break;
 800255c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800255e:	6a3b      	ldr	r3, [r7, #32]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3728      	adds	r7, #40	; 0x28
 8002564:	46bd      	mov	sp, r7
 8002566:	bc90      	pop	{r4, r7}
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	08004d80 	.word	0x08004d80
 8002570:	08004d90 	.word	0x08004d90
 8002574:	40021000 	.word	0x40021000
 8002578:	007a1200 	.word	0x007a1200
 800257c:	003d0900 	.word	0x003d0900

08002580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002584:	4b02      	ldr	r3, [pc, #8]	; (8002590 <HAL_RCC_GetHCLKFreq+0x10>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	20000000 	.word	0x20000000

08002594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002598:	f7ff fff2 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 800259c:	4601      	mov	r1, r0
 800259e:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	0a1b      	lsrs	r3, r3, #8
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	4a03      	ldr	r2, [pc, #12]	; (80025b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025aa:	5cd3      	ldrb	r3, [r2, r3]
 80025ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40021000 	.word	0x40021000
 80025b8:	08004db8 	.word	0x08004db8

080025bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025c0:	f7ff ffde 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025c4:	4601      	mov	r1, r0
 80025c6:	4b05      	ldr	r3, [pc, #20]	; (80025dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	0adb      	lsrs	r3, r3, #11
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	4a03      	ldr	r2, [pc, #12]	; (80025e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d2:	5cd3      	ldrb	r3, [r2, r3]
 80025d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000
 80025e0:	08004db8 	.word	0x08004db8

080025e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025ec:	4b0a      	ldr	r3, [pc, #40]	; (8002618 <RCC_Delay+0x34>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a0a      	ldr	r2, [pc, #40]	; (800261c <RCC_Delay+0x38>)
 80025f2:	fba2 2303 	umull	r2, r3, r2, r3
 80025f6:	0a5b      	lsrs	r3, r3, #9
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	fb02 f303 	mul.w	r3, r2, r3
 80025fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002600:	bf00      	nop
  }
  while (Delay --);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	1e5a      	subs	r2, r3, #1
 8002606:	60fa      	str	r2, [r7, #12]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1f9      	bne.n	8002600 <RCC_Delay+0x1c>
}
 800260c:	bf00      	nop
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	20000000 	.word	0x20000000
 800261c:	10624dd3 	.word	0x10624dd3

08002620 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	613b      	str	r3, [r7, #16]
 800262c:	2300      	movs	r3, #0
 800262e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	2b00      	cmp	r3, #0
 800263a:	d07d      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800263c:	2300      	movs	r3, #0
 800263e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002640:	4b4f      	ldr	r3, [pc, #316]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10d      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800264c:	4b4c      	ldr	r3, [pc, #304]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	4a4b      	ldr	r2, [pc, #300]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002656:	61d3      	str	r3, [r2, #28]
 8002658:	4b49      	ldr	r3, [pc, #292]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800265a:	69db      	ldr	r3, [r3, #28]
 800265c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002664:	2301      	movs	r3, #1
 8002666:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002668:	4b46      	ldr	r3, [pc, #280]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002670:	2b00      	cmp	r3, #0
 8002672:	d118      	bne.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002674:	4b43      	ldr	r3, [pc, #268]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a42      	ldr	r2, [pc, #264]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800267a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800267e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002680:	f7fe fd38 	bl	80010f4 <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002686:	e008      	b.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002688:	f7fe fd34 	bl	80010f4 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b64      	cmp	r3, #100	; 0x64
 8002694:	d901      	bls.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e06d      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800269a:	4b3a      	ldr	r3, [pc, #232]	; (8002784 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0f0      	beq.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80026a6:	4b36      	ldr	r3, [pc, #216]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d02e      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d027      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026c4:	4b2e      	ldr	r3, [pc, #184]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026ce:	4b2e      	ldr	r3, [pc, #184]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026d0:	2201      	movs	r2, #1
 80026d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026d4:	4b2c      	ldr	r3, [pc, #176]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026da:	4a29      	ldr	r2, [pc, #164]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d014      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ea:	f7fe fd03 	bl	80010f4 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f0:	e00a      	b.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f2:	f7fe fcff 	bl	80010f4 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002700:	4293      	cmp	r3, r2
 8002702:	d901      	bls.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e036      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002708:	4b1d      	ldr	r3, [pc, #116]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0ee      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002714:	4b1a      	ldr	r3, [pc, #104]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	4917      	ldr	r1, [pc, #92]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002722:	4313      	orrs	r3, r2
 8002724:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002726:	7dfb      	ldrb	r3, [r7, #23]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d105      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800272c:	4b14      	ldr	r3, [pc, #80]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800272e:	69db      	ldr	r3, [r3, #28]
 8002730:	4a13      	ldr	r2, [pc, #76]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002736:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002744:	4b0e      	ldr	r3, [pc, #56]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	490b      	ldr	r1, [pc, #44]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002752:	4313      	orrs	r3, r2
 8002754:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0310 	and.w	r3, r3, #16
 800275e:	2b00      	cmp	r3, #0
 8002760:	d008      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002762:	4b07      	ldr	r3, [pc, #28]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	4904      	ldr	r1, [pc, #16]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002770:	4313      	orrs	r3, r2
 8002772:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40021000 	.word	0x40021000
 8002784:	40007000 	.word	0x40007000
 8002788:	42420440 	.word	0x42420440

0800278c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800278c:	b590      	push	{r4, r7, lr}
 800278e:	b08d      	sub	sp, #52	; 0x34
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002794:	4b55      	ldr	r3, [pc, #340]	; (80028ec <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002796:	f107 040c 	add.w	r4, r7, #12
 800279a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800279c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80027a0:	4b53      	ldr	r3, [pc, #332]	; (80028f0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80027a2:	881b      	ldrh	r3, [r3, #0]
 80027a4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	627b      	str	r3, [r7, #36]	; 0x24
 80027aa:	2300      	movs	r3, #0
 80027ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ae:	2300      	movs	r3, #0
 80027b0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	2300      	movs	r3, #0
 80027b8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d07f      	beq.n	80028c0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80027c0:	2b10      	cmp	r3, #16
 80027c2:	d002      	beq.n	80027ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d048      	beq.n	800285a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80027c8:	e08b      	b.n	80028e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 80027ca:	4b4a      	ldr	r3, [pc, #296]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80027d0:	4b48      	ldr	r3, [pc, #288]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d07f      	beq.n	80028dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	0c9b      	lsrs	r3, r3, #18
 80027e0:	f003 030f 	and.w	r3, r3, #15
 80027e4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80027e8:	4413      	add	r3, r2
 80027ea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80027ee:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d018      	beq.n	800282c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027fa:	4b3e      	ldr	r3, [pc, #248]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	0c5b      	lsrs	r3, r3, #17
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002808:	4413      	add	r3, r2
 800280a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800280e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00d      	beq.n	8002836 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800281a:	4a37      	ldr	r2, [pc, #220]	; (80028f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002822:	6a3b      	ldr	r3, [r7, #32]
 8002824:	fb02 f303 	mul.w	r3, r2, r3
 8002828:	62fb      	str	r3, [r7, #44]	; 0x2c
 800282a:	e004      	b.n	8002836 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	4a33      	ldr	r2, [pc, #204]	; (80028fc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002830:	fb02 f303 	mul.w	r3, r2, r3
 8002834:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002836:	4b2f      	ldr	r3, [pc, #188]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800283e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002842:	d102      	bne.n	800284a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8002844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002846:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002848:	e048      	b.n	80028dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800284a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	4a2c      	ldr	r2, [pc, #176]	; (8002900 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002850:	fba2 2303 	umull	r2, r3, r2, r3
 8002854:	085b      	lsrs	r3, r3, #1
 8002856:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002858:	e040      	b.n	80028dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800285a:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800286a:	d108      	bne.n	800287e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d003      	beq.n	800287e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8002876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800287a:	62bb      	str	r3, [r7, #40]	; 0x28
 800287c:	e01f      	b.n	80028be <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002888:	d109      	bne.n	800289e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800288a:	4b1a      	ldr	r3, [pc, #104]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8002896:	f649 4340 	movw	r3, #40000	; 0x9c40
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28
 800289c:	e00f      	b.n	80028be <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80028a8:	d11a      	bne.n	80028e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80028aa:	4b12      	ldr	r3, [pc, #72]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d014      	beq.n	80028e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 80028b6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80028ba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80028bc:	e010      	b.n	80028e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80028be:	e00f      	b.n	80028e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80028c0:	f7ff fe7c 	bl	80025bc <HAL_RCC_GetPCLK2Freq>
 80028c4:	4602      	mov	r2, r0
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	0b9b      	lsrs	r3, r3, #14
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	3301      	adds	r3, #1
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80028da:	e002      	b.n	80028e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80028dc:	bf00      	nop
 80028de:	e000      	b.n	80028e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80028e0:	bf00      	nop
    }
  }
  return (frequency);
 80028e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3734      	adds	r7, #52	; 0x34
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd90      	pop	{r4, r7, pc}
 80028ec:	08004d94 	.word	0x08004d94
 80028f0:	08004da4 	.word	0x08004da4
 80028f4:	40021000 	.word	0x40021000
 80028f8:	007a1200 	.word	0x007a1200
 80028fc:	003d0900 	.word	0x003d0900
 8002900:	aaaaaaab 	.word	0xaaaaaaab

08002904 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e03f      	b.n	8002996 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b00      	cmp	r3, #0
 8002920:	d106      	bne.n	8002930 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7fe fabc 	bl	8000ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2224      	movs	r2, #36	; 0x24
 8002934:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002946:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f905 	bl	8002b58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	691a      	ldr	r2, [r3, #16]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800295c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695a      	ldr	r2, [r3, #20]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800296c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68da      	ldr	r2, [r3, #12]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800297c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2220      	movs	r2, #32
 8002988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2220      	movs	r2, #32
 8002990:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b08a      	sub	sp, #40	; 0x28
 80029a2:	af02      	add	r7, sp, #8
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	4613      	mov	r3, r2
 80029ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b20      	cmp	r3, #32
 80029bc:	d17c      	bne.n	8002ab8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <HAL_UART_Transmit+0x2c>
 80029c4:	88fb      	ldrh	r3, [r7, #6]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e075      	b.n	8002aba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <HAL_UART_Transmit+0x3e>
 80029d8:	2302      	movs	r3, #2
 80029da:	e06e      	b.n	8002aba <HAL_UART_Transmit+0x11c>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2221      	movs	r2, #33	; 0x21
 80029ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80029f2:	f7fe fb7f 	bl	80010f4 <HAL_GetTick>
 80029f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	88fa      	ldrh	r2, [r7, #6]
 80029fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	88fa      	ldrh	r2, [r7, #6]
 8002a02:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a0c:	d108      	bne.n	8002a20 <HAL_UART_Transmit+0x82>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d104      	bne.n	8002a20 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	61bb      	str	r3, [r7, #24]
 8002a1e:	e003      	b.n	8002a28 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002a30:	e02a      	b.n	8002a88 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	2180      	movs	r1, #128	; 0x80
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f000 f840 	bl	8002ac2 <UART_WaitOnFlagUntilTimeout>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e036      	b.n	8002aba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10b      	bne.n	8002a6a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	3302      	adds	r3, #2
 8002a66:	61bb      	str	r3, [r7, #24]
 8002a68:	e007      	b.n	8002a7a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	781a      	ldrb	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	3301      	adds	r3, #1
 8002a78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	3b01      	subs	r3, #1
 8002a82:	b29a      	uxth	r2, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1cf      	bne.n	8002a32 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2140      	movs	r1, #64	; 0x40
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 f810 	bl	8002ac2 <UART_WaitOnFlagUntilTimeout>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e006      	b.n	8002aba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2220      	movs	r2, #32
 8002ab0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	e000      	b.n	8002aba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002ab8:	2302      	movs	r3, #2
  }
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3720      	adds	r7, #32
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	603b      	str	r3, [r7, #0]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ad2:	e02c      	b.n	8002b2e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ada:	d028      	beq.n	8002b2e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d007      	beq.n	8002af2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ae2:	f7fe fb07 	bl	80010f4 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d21d      	bcs.n	8002b2e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002b00:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	695a      	ldr	r2, [r3, #20]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0201 	bic.w	r2, r2, #1
 8002b10:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2220      	movs	r2, #32
 8002b16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2220      	movs	r2, #32
 8002b1e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e00f      	b.n	8002b4e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	4013      	ands	r3, r2
 8002b38:	68ba      	ldr	r2, [r7, #8]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	bf0c      	ite	eq
 8002b3e:	2301      	moveq	r3, #1
 8002b40:	2300      	movne	r3, #0
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	461a      	mov	r2, r3
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d0c3      	beq.n	8002ad4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b92:	f023 030c 	bic.w	r3, r3, #12
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	68b9      	ldr	r1, [r7, #8]
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699a      	ldr	r2, [r3, #24]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a2c      	ldr	r2, [pc, #176]	; (8002c6c <UART_SetConfig+0x114>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d103      	bne.n	8002bc8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002bc0:	f7ff fcfc 	bl	80025bc <HAL_RCC_GetPCLK2Freq>
 8002bc4:	60f8      	str	r0, [r7, #12]
 8002bc6:	e002      	b.n	8002bce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002bc8:	f7ff fce4 	bl	8002594 <HAL_RCC_GetPCLK1Freq>
 8002bcc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	4413      	add	r3, r2
 8002bd6:	009a      	lsls	r2, r3, #2
 8002bd8:	441a      	add	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be4:	4a22      	ldr	r2, [pc, #136]	; (8002c70 <UART_SetConfig+0x118>)
 8002be6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bea:	095b      	lsrs	r3, r3, #5
 8002bec:	0119      	lsls	r1, r3, #4
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4413      	add	r3, r2
 8002bf6:	009a      	lsls	r2, r3, #2
 8002bf8:	441a      	add	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c04:	4b1a      	ldr	r3, [pc, #104]	; (8002c70 <UART_SetConfig+0x118>)
 8002c06:	fba3 0302 	umull	r0, r3, r3, r2
 8002c0a:	095b      	lsrs	r3, r3, #5
 8002c0c:	2064      	movs	r0, #100	; 0x64
 8002c0e:	fb00 f303 	mul.w	r3, r0, r3
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	3332      	adds	r3, #50	; 0x32
 8002c18:	4a15      	ldr	r2, [pc, #84]	; (8002c70 <UART_SetConfig+0x118>)
 8002c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c24:	4419      	add	r1, r3
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009a      	lsls	r2, r3, #2
 8002c30:	441a      	add	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <UART_SetConfig+0x118>)
 8002c3e:	fba3 0302 	umull	r0, r3, r3, r2
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2064      	movs	r0, #100	; 0x64
 8002c46:	fb00 f303 	mul.w	r3, r0, r3
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	3332      	adds	r3, #50	; 0x32
 8002c50:	4a07      	ldr	r2, [pc, #28]	; (8002c70 <UART_SetConfig+0x118>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	f003 020f 	and.w	r2, r3, #15
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	440a      	add	r2, r1
 8002c62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c64:	bf00      	nop
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40013800 	.word	0x40013800
 8002c70:	51eb851f 	.word	0x51eb851f

08002c74 <__errno>:
 8002c74:	4b01      	ldr	r3, [pc, #4]	; (8002c7c <__errno+0x8>)
 8002c76:	6818      	ldr	r0, [r3, #0]
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	2000000c 	.word	0x2000000c

08002c80 <__libc_init_array>:
 8002c80:	b570      	push	{r4, r5, r6, lr}
 8002c82:	2500      	movs	r5, #0
 8002c84:	4e0c      	ldr	r6, [pc, #48]	; (8002cb8 <__libc_init_array+0x38>)
 8002c86:	4c0d      	ldr	r4, [pc, #52]	; (8002cbc <__libc_init_array+0x3c>)
 8002c88:	1ba4      	subs	r4, r4, r6
 8002c8a:	10a4      	asrs	r4, r4, #2
 8002c8c:	42a5      	cmp	r5, r4
 8002c8e:	d109      	bne.n	8002ca4 <__libc_init_array+0x24>
 8002c90:	f002 f860 	bl	8004d54 <_init>
 8002c94:	2500      	movs	r5, #0
 8002c96:	4e0a      	ldr	r6, [pc, #40]	; (8002cc0 <__libc_init_array+0x40>)
 8002c98:	4c0a      	ldr	r4, [pc, #40]	; (8002cc4 <__libc_init_array+0x44>)
 8002c9a:	1ba4      	subs	r4, r4, r6
 8002c9c:	10a4      	asrs	r4, r4, #2
 8002c9e:	42a5      	cmp	r5, r4
 8002ca0:	d105      	bne.n	8002cae <__libc_init_array+0x2e>
 8002ca2:	bd70      	pop	{r4, r5, r6, pc}
 8002ca4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ca8:	4798      	blx	r3
 8002caa:	3501      	adds	r5, #1
 8002cac:	e7ee      	b.n	8002c8c <__libc_init_array+0xc>
 8002cae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002cb2:	4798      	blx	r3
 8002cb4:	3501      	adds	r5, #1
 8002cb6:	e7f2      	b.n	8002c9e <__libc_init_array+0x1e>
 8002cb8:	08005020 	.word	0x08005020
 8002cbc:	08005020 	.word	0x08005020
 8002cc0:	08005020 	.word	0x08005020
 8002cc4:	08005024 	.word	0x08005024

08002cc8 <memset>:
 8002cc8:	4603      	mov	r3, r0
 8002cca:	4402      	add	r2, r0
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d100      	bne.n	8002cd2 <memset+0xa>
 8002cd0:	4770      	bx	lr
 8002cd2:	f803 1b01 	strb.w	r1, [r3], #1
 8002cd6:	e7f9      	b.n	8002ccc <memset+0x4>

08002cd8 <__cvt>:
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cde:	461e      	mov	r6, r3
 8002ce0:	bfbb      	ittet	lt
 8002ce2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002ce6:	461e      	movlt	r6, r3
 8002ce8:	2300      	movge	r3, #0
 8002cea:	232d      	movlt	r3, #45	; 0x2d
 8002cec:	b088      	sub	sp, #32
 8002cee:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8002cf0:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8002cf4:	f027 0720 	bic.w	r7, r7, #32
 8002cf8:	2f46      	cmp	r7, #70	; 0x46
 8002cfa:	4614      	mov	r4, r2
 8002cfc:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002cfe:	700b      	strb	r3, [r1, #0]
 8002d00:	d004      	beq.n	8002d0c <__cvt+0x34>
 8002d02:	2f45      	cmp	r7, #69	; 0x45
 8002d04:	d100      	bne.n	8002d08 <__cvt+0x30>
 8002d06:	3501      	adds	r5, #1
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e000      	b.n	8002d0e <__cvt+0x36>
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	aa07      	add	r2, sp, #28
 8002d10:	9204      	str	r2, [sp, #16]
 8002d12:	aa06      	add	r2, sp, #24
 8002d14:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002d18:	e9cd 3500 	strd	r3, r5, [sp]
 8002d1c:	4622      	mov	r2, r4
 8002d1e:	4633      	mov	r3, r6
 8002d20:	f000 fcda 	bl	80036d8 <_dtoa_r>
 8002d24:	2f47      	cmp	r7, #71	; 0x47
 8002d26:	4680      	mov	r8, r0
 8002d28:	d102      	bne.n	8002d30 <__cvt+0x58>
 8002d2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002d2c:	07db      	lsls	r3, r3, #31
 8002d2e:	d526      	bpl.n	8002d7e <__cvt+0xa6>
 8002d30:	2f46      	cmp	r7, #70	; 0x46
 8002d32:	eb08 0905 	add.w	r9, r8, r5
 8002d36:	d111      	bne.n	8002d5c <__cvt+0x84>
 8002d38:	f898 3000 	ldrb.w	r3, [r8]
 8002d3c:	2b30      	cmp	r3, #48	; 0x30
 8002d3e:	d10a      	bne.n	8002d56 <__cvt+0x7e>
 8002d40:	2200      	movs	r2, #0
 8002d42:	2300      	movs	r3, #0
 8002d44:	4620      	mov	r0, r4
 8002d46:	4631      	mov	r1, r6
 8002d48:	f7fd fe2e 	bl	80009a8 <__aeabi_dcmpeq>
 8002d4c:	b918      	cbnz	r0, 8002d56 <__cvt+0x7e>
 8002d4e:	f1c5 0501 	rsb	r5, r5, #1
 8002d52:	f8ca 5000 	str.w	r5, [sl]
 8002d56:	f8da 3000 	ldr.w	r3, [sl]
 8002d5a:	4499      	add	r9, r3
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2300      	movs	r3, #0
 8002d60:	4620      	mov	r0, r4
 8002d62:	4631      	mov	r1, r6
 8002d64:	f7fd fe20 	bl	80009a8 <__aeabi_dcmpeq>
 8002d68:	b938      	cbnz	r0, 8002d7a <__cvt+0xa2>
 8002d6a:	2230      	movs	r2, #48	; 0x30
 8002d6c:	9b07      	ldr	r3, [sp, #28]
 8002d6e:	454b      	cmp	r3, r9
 8002d70:	d205      	bcs.n	8002d7e <__cvt+0xa6>
 8002d72:	1c59      	adds	r1, r3, #1
 8002d74:	9107      	str	r1, [sp, #28]
 8002d76:	701a      	strb	r2, [r3, #0]
 8002d78:	e7f8      	b.n	8002d6c <__cvt+0x94>
 8002d7a:	f8cd 901c 	str.w	r9, [sp, #28]
 8002d7e:	4640      	mov	r0, r8
 8002d80:	9b07      	ldr	r3, [sp, #28]
 8002d82:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002d84:	eba3 0308 	sub.w	r3, r3, r8
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	b008      	add	sp, #32
 8002d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002d90 <__exponent>:
 8002d90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d92:	2900      	cmp	r1, #0
 8002d94:	bfb4      	ite	lt
 8002d96:	232d      	movlt	r3, #45	; 0x2d
 8002d98:	232b      	movge	r3, #43	; 0x2b
 8002d9a:	4604      	mov	r4, r0
 8002d9c:	bfb8      	it	lt
 8002d9e:	4249      	neglt	r1, r1
 8002da0:	2909      	cmp	r1, #9
 8002da2:	f804 2b02 	strb.w	r2, [r4], #2
 8002da6:	7043      	strb	r3, [r0, #1]
 8002da8:	dd21      	ble.n	8002dee <__exponent+0x5e>
 8002daa:	f10d 0307 	add.w	r3, sp, #7
 8002dae:	461f      	mov	r7, r3
 8002db0:	260a      	movs	r6, #10
 8002db2:	fb91 f5f6 	sdiv	r5, r1, r6
 8002db6:	fb06 1115 	mls	r1, r6, r5, r1
 8002dba:	2d09      	cmp	r5, #9
 8002dbc:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8002dc0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002dc4:	f103 32ff 	add.w	r2, r3, #4294967295
 8002dc8:	4629      	mov	r1, r5
 8002dca:	dc09      	bgt.n	8002de0 <__exponent+0x50>
 8002dcc:	3130      	adds	r1, #48	; 0x30
 8002dce:	3b02      	subs	r3, #2
 8002dd0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002dd4:	42bb      	cmp	r3, r7
 8002dd6:	4622      	mov	r2, r4
 8002dd8:	d304      	bcc.n	8002de4 <__exponent+0x54>
 8002dda:	1a10      	subs	r0, r2, r0
 8002ddc:	b003      	add	sp, #12
 8002dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002de0:	4613      	mov	r3, r2
 8002de2:	e7e6      	b.n	8002db2 <__exponent+0x22>
 8002de4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002de8:	f804 2b01 	strb.w	r2, [r4], #1
 8002dec:	e7f2      	b.n	8002dd4 <__exponent+0x44>
 8002dee:	2330      	movs	r3, #48	; 0x30
 8002df0:	4419      	add	r1, r3
 8002df2:	7083      	strb	r3, [r0, #2]
 8002df4:	1d02      	adds	r2, r0, #4
 8002df6:	70c1      	strb	r1, [r0, #3]
 8002df8:	e7ef      	b.n	8002dda <__exponent+0x4a>
	...

08002dfc <_printf_float>:
 8002dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e00:	b091      	sub	sp, #68	; 0x44
 8002e02:	460c      	mov	r4, r1
 8002e04:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8002e06:	4693      	mov	fp, r2
 8002e08:	461e      	mov	r6, r3
 8002e0a:	4605      	mov	r5, r0
 8002e0c:	f001 fa18 	bl	8004240 <_localeconv_r>
 8002e10:	6803      	ldr	r3, [r0, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	9309      	str	r3, [sp, #36]	; 0x24
 8002e16:	f7fd f99b 	bl	8000150 <strlen>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	930e      	str	r3, [sp, #56]	; 0x38
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	900a      	str	r0, [sp, #40]	; 0x28
 8002e22:	3307      	adds	r3, #7
 8002e24:	f023 0307 	bic.w	r3, r3, #7
 8002e28:	f103 0208 	add.w	r2, r3, #8
 8002e2c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8002e30:	f8d4 a000 	ldr.w	sl, [r4]
 8002e34:	603a      	str	r2, [r7, #0]
 8002e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002e3e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8002e42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002e46:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e48:	f04f 32ff 	mov.w	r2, #4294967295
 8002e4c:	4ba6      	ldr	r3, [pc, #664]	; (80030e8 <_printf_float+0x2ec>)
 8002e4e:	4638      	mov	r0, r7
 8002e50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e52:	f7fd fddb 	bl	8000a0c <__aeabi_dcmpun>
 8002e56:	bb68      	cbnz	r0, 8002eb4 <_printf_float+0xb8>
 8002e58:	f04f 32ff 	mov.w	r2, #4294967295
 8002e5c:	4ba2      	ldr	r3, [pc, #648]	; (80030e8 <_printf_float+0x2ec>)
 8002e5e:	4638      	mov	r0, r7
 8002e60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e62:	f7fd fdb5 	bl	80009d0 <__aeabi_dcmple>
 8002e66:	bb28      	cbnz	r0, 8002eb4 <_printf_float+0xb8>
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	4638      	mov	r0, r7
 8002e6e:	4649      	mov	r1, r9
 8002e70:	f7fd fda4 	bl	80009bc <__aeabi_dcmplt>
 8002e74:	b110      	cbz	r0, 8002e7c <_printf_float+0x80>
 8002e76:	232d      	movs	r3, #45	; 0x2d
 8002e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e7c:	4f9b      	ldr	r7, [pc, #620]	; (80030ec <_printf_float+0x2f0>)
 8002e7e:	4b9c      	ldr	r3, [pc, #624]	; (80030f0 <_printf_float+0x2f4>)
 8002e80:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002e84:	bf98      	it	ls
 8002e86:	461f      	movls	r7, r3
 8002e88:	2303      	movs	r3, #3
 8002e8a:	f04f 0900 	mov.w	r9, #0
 8002e8e:	6123      	str	r3, [r4, #16]
 8002e90:	f02a 0304 	bic.w	r3, sl, #4
 8002e94:	6023      	str	r3, [r4, #0]
 8002e96:	9600      	str	r6, [sp, #0]
 8002e98:	465b      	mov	r3, fp
 8002e9a:	aa0f      	add	r2, sp, #60	; 0x3c
 8002e9c:	4621      	mov	r1, r4
 8002e9e:	4628      	mov	r0, r5
 8002ea0:	f000 f9e2 	bl	8003268 <_printf_common>
 8002ea4:	3001      	adds	r0, #1
 8002ea6:	f040 8090 	bne.w	8002fca <_printf_float+0x1ce>
 8002eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8002eae:	b011      	add	sp, #68	; 0x44
 8002eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002eb4:	463a      	mov	r2, r7
 8002eb6:	464b      	mov	r3, r9
 8002eb8:	4638      	mov	r0, r7
 8002eba:	4649      	mov	r1, r9
 8002ebc:	f7fd fda6 	bl	8000a0c <__aeabi_dcmpun>
 8002ec0:	b110      	cbz	r0, 8002ec8 <_printf_float+0xcc>
 8002ec2:	4f8c      	ldr	r7, [pc, #560]	; (80030f4 <_printf_float+0x2f8>)
 8002ec4:	4b8c      	ldr	r3, [pc, #560]	; (80030f8 <_printf_float+0x2fc>)
 8002ec6:	e7db      	b.n	8002e80 <_printf_float+0x84>
 8002ec8:	6863      	ldr	r3, [r4, #4]
 8002eca:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8002ece:	1c59      	adds	r1, r3, #1
 8002ed0:	a80d      	add	r0, sp, #52	; 0x34
 8002ed2:	a90e      	add	r1, sp, #56	; 0x38
 8002ed4:	d140      	bne.n	8002f58 <_printf_float+0x15c>
 8002ed6:	2306      	movs	r3, #6
 8002ed8:	6063      	str	r3, [r4, #4]
 8002eda:	f04f 0c00 	mov.w	ip, #0
 8002ede:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8002ee2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8002ee6:	6863      	ldr	r3, [r4, #4]
 8002ee8:	6022      	str	r2, [r4, #0]
 8002eea:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	463a      	mov	r2, r7
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8002ef8:	4628      	mov	r0, r5
 8002efa:	f7ff feed 	bl	8002cd8 <__cvt>
 8002efe:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8002f02:	2b47      	cmp	r3, #71	; 0x47
 8002f04:	4607      	mov	r7, r0
 8002f06:	d109      	bne.n	8002f1c <_printf_float+0x120>
 8002f08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f0a:	1cd8      	adds	r0, r3, #3
 8002f0c:	db02      	blt.n	8002f14 <_printf_float+0x118>
 8002f0e:	6862      	ldr	r2, [r4, #4]
 8002f10:	4293      	cmp	r3, r2
 8002f12:	dd47      	ble.n	8002fa4 <_printf_float+0x1a8>
 8002f14:	f1a8 0802 	sub.w	r8, r8, #2
 8002f18:	fa5f f888 	uxtb.w	r8, r8
 8002f1c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002f20:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002f22:	d824      	bhi.n	8002f6e <_printf_float+0x172>
 8002f24:	3901      	subs	r1, #1
 8002f26:	4642      	mov	r2, r8
 8002f28:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002f2c:	910d      	str	r1, [sp, #52]	; 0x34
 8002f2e:	f7ff ff2f 	bl	8002d90 <__exponent>
 8002f32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f34:	4681      	mov	r9, r0
 8002f36:	1813      	adds	r3, r2, r0
 8002f38:	2a01      	cmp	r2, #1
 8002f3a:	6123      	str	r3, [r4, #16]
 8002f3c:	dc02      	bgt.n	8002f44 <_printf_float+0x148>
 8002f3e:	6822      	ldr	r2, [r4, #0]
 8002f40:	07d1      	lsls	r1, r2, #31
 8002f42:	d501      	bpl.n	8002f48 <_printf_float+0x14c>
 8002f44:	3301      	adds	r3, #1
 8002f46:	6123      	str	r3, [r4, #16]
 8002f48:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d0a2      	beq.n	8002e96 <_printf_float+0x9a>
 8002f50:	232d      	movs	r3, #45	; 0x2d
 8002f52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f56:	e79e      	b.n	8002e96 <_printf_float+0x9a>
 8002f58:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8002f5c:	f000 816e 	beq.w	800323c <_printf_float+0x440>
 8002f60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002f64:	d1b9      	bne.n	8002eda <_printf_float+0xde>
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1b7      	bne.n	8002eda <_printf_float+0xde>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e7b4      	b.n	8002ed8 <_printf_float+0xdc>
 8002f6e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8002f72:	d119      	bne.n	8002fa8 <_printf_float+0x1ac>
 8002f74:	2900      	cmp	r1, #0
 8002f76:	6863      	ldr	r3, [r4, #4]
 8002f78:	dd0c      	ble.n	8002f94 <_printf_float+0x198>
 8002f7a:	6121      	str	r1, [r4, #16]
 8002f7c:	b913      	cbnz	r3, 8002f84 <_printf_float+0x188>
 8002f7e:	6822      	ldr	r2, [r4, #0]
 8002f80:	07d2      	lsls	r2, r2, #31
 8002f82:	d502      	bpl.n	8002f8a <_printf_float+0x18e>
 8002f84:	3301      	adds	r3, #1
 8002f86:	440b      	add	r3, r1
 8002f88:	6123      	str	r3, [r4, #16]
 8002f8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f8c:	f04f 0900 	mov.w	r9, #0
 8002f90:	65a3      	str	r3, [r4, #88]	; 0x58
 8002f92:	e7d9      	b.n	8002f48 <_printf_float+0x14c>
 8002f94:	b913      	cbnz	r3, 8002f9c <_printf_float+0x1a0>
 8002f96:	6822      	ldr	r2, [r4, #0]
 8002f98:	07d0      	lsls	r0, r2, #31
 8002f9a:	d501      	bpl.n	8002fa0 <_printf_float+0x1a4>
 8002f9c:	3302      	adds	r3, #2
 8002f9e:	e7f3      	b.n	8002f88 <_printf_float+0x18c>
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e7f1      	b.n	8002f88 <_printf_float+0x18c>
 8002fa4:	f04f 0867 	mov.w	r8, #103	; 0x67
 8002fa8:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8002fac:	4293      	cmp	r3, r2
 8002fae:	db05      	blt.n	8002fbc <_printf_float+0x1c0>
 8002fb0:	6822      	ldr	r2, [r4, #0]
 8002fb2:	6123      	str	r3, [r4, #16]
 8002fb4:	07d1      	lsls	r1, r2, #31
 8002fb6:	d5e8      	bpl.n	8002f8a <_printf_float+0x18e>
 8002fb8:	3301      	adds	r3, #1
 8002fba:	e7e5      	b.n	8002f88 <_printf_float+0x18c>
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	bfcc      	ite	gt
 8002fc0:	2301      	movgt	r3, #1
 8002fc2:	f1c3 0302 	rsble	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	e7de      	b.n	8002f88 <_printf_float+0x18c>
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	055a      	lsls	r2, r3, #21
 8002fce:	d407      	bmi.n	8002fe0 <_printf_float+0x1e4>
 8002fd0:	6923      	ldr	r3, [r4, #16]
 8002fd2:	463a      	mov	r2, r7
 8002fd4:	4659      	mov	r1, fp
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	47b0      	blx	r6
 8002fda:	3001      	adds	r0, #1
 8002fdc:	d129      	bne.n	8003032 <_printf_float+0x236>
 8002fde:	e764      	b.n	8002eaa <_printf_float+0xae>
 8002fe0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002fe4:	f240 80d7 	bls.w	8003196 <_printf_float+0x39a>
 8002fe8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002fec:	2200      	movs	r2, #0
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f7fd fcda 	bl	80009a8 <__aeabi_dcmpeq>
 8002ff4:	b388      	cbz	r0, 800305a <_printf_float+0x25e>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	4a40      	ldr	r2, [pc, #256]	; (80030fc <_printf_float+0x300>)
 8002ffa:	4659      	mov	r1, fp
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	47b0      	blx	r6
 8003000:	3001      	adds	r0, #1
 8003002:	f43f af52 	beq.w	8002eaa <_printf_float+0xae>
 8003006:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800300a:	429a      	cmp	r2, r3
 800300c:	db02      	blt.n	8003014 <_printf_float+0x218>
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	07d8      	lsls	r0, r3, #31
 8003012:	d50e      	bpl.n	8003032 <_printf_float+0x236>
 8003014:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003018:	4659      	mov	r1, fp
 800301a:	4628      	mov	r0, r5
 800301c:	47b0      	blx	r6
 800301e:	3001      	adds	r0, #1
 8003020:	f43f af43 	beq.w	8002eaa <_printf_float+0xae>
 8003024:	2700      	movs	r7, #0
 8003026:	f104 081a 	add.w	r8, r4, #26
 800302a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800302c:	3b01      	subs	r3, #1
 800302e:	42bb      	cmp	r3, r7
 8003030:	dc09      	bgt.n	8003046 <_printf_float+0x24a>
 8003032:	6823      	ldr	r3, [r4, #0]
 8003034:	079f      	lsls	r7, r3, #30
 8003036:	f100 80fd 	bmi.w	8003234 <_printf_float+0x438>
 800303a:	68e0      	ldr	r0, [r4, #12]
 800303c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800303e:	4298      	cmp	r0, r3
 8003040:	bfb8      	it	lt
 8003042:	4618      	movlt	r0, r3
 8003044:	e733      	b.n	8002eae <_printf_float+0xb2>
 8003046:	2301      	movs	r3, #1
 8003048:	4642      	mov	r2, r8
 800304a:	4659      	mov	r1, fp
 800304c:	4628      	mov	r0, r5
 800304e:	47b0      	blx	r6
 8003050:	3001      	adds	r0, #1
 8003052:	f43f af2a 	beq.w	8002eaa <_printf_float+0xae>
 8003056:	3701      	adds	r7, #1
 8003058:	e7e7      	b.n	800302a <_printf_float+0x22e>
 800305a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800305c:	2b00      	cmp	r3, #0
 800305e:	dc2b      	bgt.n	80030b8 <_printf_float+0x2bc>
 8003060:	2301      	movs	r3, #1
 8003062:	4a26      	ldr	r2, [pc, #152]	; (80030fc <_printf_float+0x300>)
 8003064:	4659      	mov	r1, fp
 8003066:	4628      	mov	r0, r5
 8003068:	47b0      	blx	r6
 800306a:	3001      	adds	r0, #1
 800306c:	f43f af1d 	beq.w	8002eaa <_printf_float+0xae>
 8003070:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003072:	b923      	cbnz	r3, 800307e <_printf_float+0x282>
 8003074:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003076:	b913      	cbnz	r3, 800307e <_printf_float+0x282>
 8003078:	6823      	ldr	r3, [r4, #0]
 800307a:	07d9      	lsls	r1, r3, #31
 800307c:	d5d9      	bpl.n	8003032 <_printf_float+0x236>
 800307e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003082:	4659      	mov	r1, fp
 8003084:	4628      	mov	r0, r5
 8003086:	47b0      	blx	r6
 8003088:	3001      	adds	r0, #1
 800308a:	f43f af0e 	beq.w	8002eaa <_printf_float+0xae>
 800308e:	f04f 0800 	mov.w	r8, #0
 8003092:	f104 091a 	add.w	r9, r4, #26
 8003096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003098:	425b      	negs	r3, r3
 800309a:	4543      	cmp	r3, r8
 800309c:	dc01      	bgt.n	80030a2 <_printf_float+0x2a6>
 800309e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80030a0:	e797      	b.n	8002fd2 <_printf_float+0x1d6>
 80030a2:	2301      	movs	r3, #1
 80030a4:	464a      	mov	r2, r9
 80030a6:	4659      	mov	r1, fp
 80030a8:	4628      	mov	r0, r5
 80030aa:	47b0      	blx	r6
 80030ac:	3001      	adds	r0, #1
 80030ae:	f43f aefc 	beq.w	8002eaa <_printf_float+0xae>
 80030b2:	f108 0801 	add.w	r8, r8, #1
 80030b6:	e7ee      	b.n	8003096 <_printf_float+0x29a>
 80030b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80030ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030bc:	429a      	cmp	r2, r3
 80030be:	bfa8      	it	ge
 80030c0:	461a      	movge	r2, r3
 80030c2:	2a00      	cmp	r2, #0
 80030c4:	4690      	mov	r8, r2
 80030c6:	dd07      	ble.n	80030d8 <_printf_float+0x2dc>
 80030c8:	4613      	mov	r3, r2
 80030ca:	4659      	mov	r1, fp
 80030cc:	463a      	mov	r2, r7
 80030ce:	4628      	mov	r0, r5
 80030d0:	47b0      	blx	r6
 80030d2:	3001      	adds	r0, #1
 80030d4:	f43f aee9 	beq.w	8002eaa <_printf_float+0xae>
 80030d8:	f104 031a 	add.w	r3, r4, #26
 80030dc:	f04f 0a00 	mov.w	sl, #0
 80030e0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80030e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80030e6:	e015      	b.n	8003114 <_printf_float+0x318>
 80030e8:	7fefffff 	.word	0x7fefffff
 80030ec:	08004dc4 	.word	0x08004dc4
 80030f0:	08004dc0 	.word	0x08004dc0
 80030f4:	08004dcc 	.word	0x08004dcc
 80030f8:	08004dc8 	.word	0x08004dc8
 80030fc:	08004dd0 	.word	0x08004dd0
 8003100:	2301      	movs	r3, #1
 8003102:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003104:	4659      	mov	r1, fp
 8003106:	4628      	mov	r0, r5
 8003108:	47b0      	blx	r6
 800310a:	3001      	adds	r0, #1
 800310c:	f43f aecd 	beq.w	8002eaa <_printf_float+0xae>
 8003110:	f10a 0a01 	add.w	sl, sl, #1
 8003114:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003118:	eba9 0308 	sub.w	r3, r9, r8
 800311c:	4553      	cmp	r3, sl
 800311e:	dcef      	bgt.n	8003100 <_printf_float+0x304>
 8003120:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003124:	429a      	cmp	r2, r3
 8003126:	444f      	add	r7, r9
 8003128:	db14      	blt.n	8003154 <_printf_float+0x358>
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	07da      	lsls	r2, r3, #31
 800312e:	d411      	bmi.n	8003154 <_printf_float+0x358>
 8003130:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003132:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003134:	eba3 0209 	sub.w	r2, r3, r9
 8003138:	eba3 0901 	sub.w	r9, r3, r1
 800313c:	4591      	cmp	r9, r2
 800313e:	bfa8      	it	ge
 8003140:	4691      	movge	r9, r2
 8003142:	f1b9 0f00 	cmp.w	r9, #0
 8003146:	dc0d      	bgt.n	8003164 <_printf_float+0x368>
 8003148:	2700      	movs	r7, #0
 800314a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800314e:	f104 081a 	add.w	r8, r4, #26
 8003152:	e018      	b.n	8003186 <_printf_float+0x38a>
 8003154:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003158:	4659      	mov	r1, fp
 800315a:	4628      	mov	r0, r5
 800315c:	47b0      	blx	r6
 800315e:	3001      	adds	r0, #1
 8003160:	d1e6      	bne.n	8003130 <_printf_float+0x334>
 8003162:	e6a2      	b.n	8002eaa <_printf_float+0xae>
 8003164:	464b      	mov	r3, r9
 8003166:	463a      	mov	r2, r7
 8003168:	4659      	mov	r1, fp
 800316a:	4628      	mov	r0, r5
 800316c:	47b0      	blx	r6
 800316e:	3001      	adds	r0, #1
 8003170:	d1ea      	bne.n	8003148 <_printf_float+0x34c>
 8003172:	e69a      	b.n	8002eaa <_printf_float+0xae>
 8003174:	2301      	movs	r3, #1
 8003176:	4642      	mov	r2, r8
 8003178:	4659      	mov	r1, fp
 800317a:	4628      	mov	r0, r5
 800317c:	47b0      	blx	r6
 800317e:	3001      	adds	r0, #1
 8003180:	f43f ae93 	beq.w	8002eaa <_printf_float+0xae>
 8003184:	3701      	adds	r7, #1
 8003186:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	eba3 0309 	sub.w	r3, r3, r9
 8003190:	42bb      	cmp	r3, r7
 8003192:	dcef      	bgt.n	8003174 <_printf_float+0x378>
 8003194:	e74d      	b.n	8003032 <_printf_float+0x236>
 8003196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003198:	2a01      	cmp	r2, #1
 800319a:	dc01      	bgt.n	80031a0 <_printf_float+0x3a4>
 800319c:	07db      	lsls	r3, r3, #31
 800319e:	d538      	bpl.n	8003212 <_printf_float+0x416>
 80031a0:	2301      	movs	r3, #1
 80031a2:	463a      	mov	r2, r7
 80031a4:	4659      	mov	r1, fp
 80031a6:	4628      	mov	r0, r5
 80031a8:	47b0      	blx	r6
 80031aa:	3001      	adds	r0, #1
 80031ac:	f43f ae7d 	beq.w	8002eaa <_printf_float+0xae>
 80031b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031b4:	4659      	mov	r1, fp
 80031b6:	4628      	mov	r0, r5
 80031b8:	47b0      	blx	r6
 80031ba:	3001      	adds	r0, #1
 80031bc:	f107 0701 	add.w	r7, r7, #1
 80031c0:	f43f ae73 	beq.w	8002eaa <_printf_float+0xae>
 80031c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80031c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031ca:	2200      	movs	r2, #0
 80031cc:	f103 38ff 	add.w	r8, r3, #4294967295
 80031d0:	2300      	movs	r3, #0
 80031d2:	f7fd fbe9 	bl	80009a8 <__aeabi_dcmpeq>
 80031d6:	b9c0      	cbnz	r0, 800320a <_printf_float+0x40e>
 80031d8:	4643      	mov	r3, r8
 80031da:	463a      	mov	r2, r7
 80031dc:	4659      	mov	r1, fp
 80031de:	4628      	mov	r0, r5
 80031e0:	47b0      	blx	r6
 80031e2:	3001      	adds	r0, #1
 80031e4:	d10d      	bne.n	8003202 <_printf_float+0x406>
 80031e6:	e660      	b.n	8002eaa <_printf_float+0xae>
 80031e8:	2301      	movs	r3, #1
 80031ea:	4642      	mov	r2, r8
 80031ec:	4659      	mov	r1, fp
 80031ee:	4628      	mov	r0, r5
 80031f0:	47b0      	blx	r6
 80031f2:	3001      	adds	r0, #1
 80031f4:	f43f ae59 	beq.w	8002eaa <_printf_float+0xae>
 80031f8:	3701      	adds	r7, #1
 80031fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031fc:	3b01      	subs	r3, #1
 80031fe:	42bb      	cmp	r3, r7
 8003200:	dcf2      	bgt.n	80031e8 <_printf_float+0x3ec>
 8003202:	464b      	mov	r3, r9
 8003204:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003208:	e6e4      	b.n	8002fd4 <_printf_float+0x1d8>
 800320a:	2700      	movs	r7, #0
 800320c:	f104 081a 	add.w	r8, r4, #26
 8003210:	e7f3      	b.n	80031fa <_printf_float+0x3fe>
 8003212:	2301      	movs	r3, #1
 8003214:	e7e1      	b.n	80031da <_printf_float+0x3de>
 8003216:	2301      	movs	r3, #1
 8003218:	4642      	mov	r2, r8
 800321a:	4659      	mov	r1, fp
 800321c:	4628      	mov	r0, r5
 800321e:	47b0      	blx	r6
 8003220:	3001      	adds	r0, #1
 8003222:	f43f ae42 	beq.w	8002eaa <_printf_float+0xae>
 8003226:	3701      	adds	r7, #1
 8003228:	68e3      	ldr	r3, [r4, #12]
 800322a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800322c:	1a9b      	subs	r3, r3, r2
 800322e:	42bb      	cmp	r3, r7
 8003230:	dcf1      	bgt.n	8003216 <_printf_float+0x41a>
 8003232:	e702      	b.n	800303a <_printf_float+0x23e>
 8003234:	2700      	movs	r7, #0
 8003236:	f104 0819 	add.w	r8, r4, #25
 800323a:	e7f5      	b.n	8003228 <_printf_float+0x42c>
 800323c:	2b00      	cmp	r3, #0
 800323e:	f43f ae94 	beq.w	8002f6a <_printf_float+0x16e>
 8003242:	f04f 0c00 	mov.w	ip, #0
 8003246:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800324a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800324e:	6022      	str	r2, [r4, #0]
 8003250:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003254:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	463a      	mov	r2, r7
 800325c:	464b      	mov	r3, r9
 800325e:	4628      	mov	r0, r5
 8003260:	f7ff fd3a 	bl	8002cd8 <__cvt>
 8003264:	4607      	mov	r7, r0
 8003266:	e64f      	b.n	8002f08 <_printf_float+0x10c>

08003268 <_printf_common>:
 8003268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800326c:	4691      	mov	r9, r2
 800326e:	461f      	mov	r7, r3
 8003270:	688a      	ldr	r2, [r1, #8]
 8003272:	690b      	ldr	r3, [r1, #16]
 8003274:	4606      	mov	r6, r0
 8003276:	4293      	cmp	r3, r2
 8003278:	bfb8      	it	lt
 800327a:	4613      	movlt	r3, r2
 800327c:	f8c9 3000 	str.w	r3, [r9]
 8003280:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003284:	460c      	mov	r4, r1
 8003286:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800328a:	b112      	cbz	r2, 8003292 <_printf_common+0x2a>
 800328c:	3301      	adds	r3, #1
 800328e:	f8c9 3000 	str.w	r3, [r9]
 8003292:	6823      	ldr	r3, [r4, #0]
 8003294:	0699      	lsls	r1, r3, #26
 8003296:	bf42      	ittt	mi
 8003298:	f8d9 3000 	ldrmi.w	r3, [r9]
 800329c:	3302      	addmi	r3, #2
 800329e:	f8c9 3000 	strmi.w	r3, [r9]
 80032a2:	6825      	ldr	r5, [r4, #0]
 80032a4:	f015 0506 	ands.w	r5, r5, #6
 80032a8:	d107      	bne.n	80032ba <_printf_common+0x52>
 80032aa:	f104 0a19 	add.w	sl, r4, #25
 80032ae:	68e3      	ldr	r3, [r4, #12]
 80032b0:	f8d9 2000 	ldr.w	r2, [r9]
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	42ab      	cmp	r3, r5
 80032b8:	dc29      	bgt.n	800330e <_printf_common+0xa6>
 80032ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80032be:	6822      	ldr	r2, [r4, #0]
 80032c0:	3300      	adds	r3, #0
 80032c2:	bf18      	it	ne
 80032c4:	2301      	movne	r3, #1
 80032c6:	0692      	lsls	r2, r2, #26
 80032c8:	d42e      	bmi.n	8003328 <_printf_common+0xc0>
 80032ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032ce:	4639      	mov	r1, r7
 80032d0:	4630      	mov	r0, r6
 80032d2:	47c0      	blx	r8
 80032d4:	3001      	adds	r0, #1
 80032d6:	d021      	beq.n	800331c <_printf_common+0xb4>
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	68e5      	ldr	r5, [r4, #12]
 80032dc:	f003 0306 	and.w	r3, r3, #6
 80032e0:	2b04      	cmp	r3, #4
 80032e2:	bf18      	it	ne
 80032e4:	2500      	movne	r5, #0
 80032e6:	f8d9 2000 	ldr.w	r2, [r9]
 80032ea:	f04f 0900 	mov.w	r9, #0
 80032ee:	bf08      	it	eq
 80032f0:	1aad      	subeq	r5, r5, r2
 80032f2:	68a3      	ldr	r3, [r4, #8]
 80032f4:	6922      	ldr	r2, [r4, #16]
 80032f6:	bf08      	it	eq
 80032f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032fc:	4293      	cmp	r3, r2
 80032fe:	bfc4      	itt	gt
 8003300:	1a9b      	subgt	r3, r3, r2
 8003302:	18ed      	addgt	r5, r5, r3
 8003304:	341a      	adds	r4, #26
 8003306:	454d      	cmp	r5, r9
 8003308:	d11a      	bne.n	8003340 <_printf_common+0xd8>
 800330a:	2000      	movs	r0, #0
 800330c:	e008      	b.n	8003320 <_printf_common+0xb8>
 800330e:	2301      	movs	r3, #1
 8003310:	4652      	mov	r2, sl
 8003312:	4639      	mov	r1, r7
 8003314:	4630      	mov	r0, r6
 8003316:	47c0      	blx	r8
 8003318:	3001      	adds	r0, #1
 800331a:	d103      	bne.n	8003324 <_printf_common+0xbc>
 800331c:	f04f 30ff 	mov.w	r0, #4294967295
 8003320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003324:	3501      	adds	r5, #1
 8003326:	e7c2      	b.n	80032ae <_printf_common+0x46>
 8003328:	2030      	movs	r0, #48	; 0x30
 800332a:	18e1      	adds	r1, r4, r3
 800332c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003336:	4422      	add	r2, r4
 8003338:	3302      	adds	r3, #2
 800333a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800333e:	e7c4      	b.n	80032ca <_printf_common+0x62>
 8003340:	2301      	movs	r3, #1
 8003342:	4622      	mov	r2, r4
 8003344:	4639      	mov	r1, r7
 8003346:	4630      	mov	r0, r6
 8003348:	47c0      	blx	r8
 800334a:	3001      	adds	r0, #1
 800334c:	d0e6      	beq.n	800331c <_printf_common+0xb4>
 800334e:	f109 0901 	add.w	r9, r9, #1
 8003352:	e7d8      	b.n	8003306 <_printf_common+0x9e>

08003354 <_printf_i>:
 8003354:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003358:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800335c:	460c      	mov	r4, r1
 800335e:	7e09      	ldrb	r1, [r1, #24]
 8003360:	b085      	sub	sp, #20
 8003362:	296e      	cmp	r1, #110	; 0x6e
 8003364:	4617      	mov	r7, r2
 8003366:	4606      	mov	r6, r0
 8003368:	4698      	mov	r8, r3
 800336a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800336c:	f000 80b3 	beq.w	80034d6 <_printf_i+0x182>
 8003370:	d822      	bhi.n	80033b8 <_printf_i+0x64>
 8003372:	2963      	cmp	r1, #99	; 0x63
 8003374:	d036      	beq.n	80033e4 <_printf_i+0x90>
 8003376:	d80a      	bhi.n	800338e <_printf_i+0x3a>
 8003378:	2900      	cmp	r1, #0
 800337a:	f000 80b9 	beq.w	80034f0 <_printf_i+0x19c>
 800337e:	2958      	cmp	r1, #88	; 0x58
 8003380:	f000 8083 	beq.w	800348a <_printf_i+0x136>
 8003384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003388:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800338c:	e032      	b.n	80033f4 <_printf_i+0xa0>
 800338e:	2964      	cmp	r1, #100	; 0x64
 8003390:	d001      	beq.n	8003396 <_printf_i+0x42>
 8003392:	2969      	cmp	r1, #105	; 0x69
 8003394:	d1f6      	bne.n	8003384 <_printf_i+0x30>
 8003396:	6820      	ldr	r0, [r4, #0]
 8003398:	6813      	ldr	r3, [r2, #0]
 800339a:	0605      	lsls	r5, r0, #24
 800339c:	f103 0104 	add.w	r1, r3, #4
 80033a0:	d52a      	bpl.n	80033f8 <_printf_i+0xa4>
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6011      	str	r1, [r2, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	da03      	bge.n	80033b2 <_printf_i+0x5e>
 80033aa:	222d      	movs	r2, #45	; 0x2d
 80033ac:	425b      	negs	r3, r3
 80033ae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80033b2:	486f      	ldr	r0, [pc, #444]	; (8003570 <_printf_i+0x21c>)
 80033b4:	220a      	movs	r2, #10
 80033b6:	e039      	b.n	800342c <_printf_i+0xd8>
 80033b8:	2973      	cmp	r1, #115	; 0x73
 80033ba:	f000 809d 	beq.w	80034f8 <_printf_i+0x1a4>
 80033be:	d808      	bhi.n	80033d2 <_printf_i+0x7e>
 80033c0:	296f      	cmp	r1, #111	; 0x6f
 80033c2:	d020      	beq.n	8003406 <_printf_i+0xb2>
 80033c4:	2970      	cmp	r1, #112	; 0x70
 80033c6:	d1dd      	bne.n	8003384 <_printf_i+0x30>
 80033c8:	6823      	ldr	r3, [r4, #0]
 80033ca:	f043 0320 	orr.w	r3, r3, #32
 80033ce:	6023      	str	r3, [r4, #0]
 80033d0:	e003      	b.n	80033da <_printf_i+0x86>
 80033d2:	2975      	cmp	r1, #117	; 0x75
 80033d4:	d017      	beq.n	8003406 <_printf_i+0xb2>
 80033d6:	2978      	cmp	r1, #120	; 0x78
 80033d8:	d1d4      	bne.n	8003384 <_printf_i+0x30>
 80033da:	2378      	movs	r3, #120	; 0x78
 80033dc:	4865      	ldr	r0, [pc, #404]	; (8003574 <_printf_i+0x220>)
 80033de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033e2:	e055      	b.n	8003490 <_printf_i+0x13c>
 80033e4:	6813      	ldr	r3, [r2, #0]
 80033e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033ea:	1d19      	adds	r1, r3, #4
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6011      	str	r1, [r2, #0]
 80033f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033f4:	2301      	movs	r3, #1
 80033f6:	e08c      	b.n	8003512 <_printf_i+0x1be>
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80033fe:	6011      	str	r1, [r2, #0]
 8003400:	bf18      	it	ne
 8003402:	b21b      	sxthne	r3, r3
 8003404:	e7cf      	b.n	80033a6 <_printf_i+0x52>
 8003406:	6813      	ldr	r3, [r2, #0]
 8003408:	6825      	ldr	r5, [r4, #0]
 800340a:	1d18      	adds	r0, r3, #4
 800340c:	6010      	str	r0, [r2, #0]
 800340e:	0628      	lsls	r0, r5, #24
 8003410:	d501      	bpl.n	8003416 <_printf_i+0xc2>
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	e002      	b.n	800341c <_printf_i+0xc8>
 8003416:	0668      	lsls	r0, r5, #25
 8003418:	d5fb      	bpl.n	8003412 <_printf_i+0xbe>
 800341a:	881b      	ldrh	r3, [r3, #0]
 800341c:	296f      	cmp	r1, #111	; 0x6f
 800341e:	bf14      	ite	ne
 8003420:	220a      	movne	r2, #10
 8003422:	2208      	moveq	r2, #8
 8003424:	4852      	ldr	r0, [pc, #328]	; (8003570 <_printf_i+0x21c>)
 8003426:	2100      	movs	r1, #0
 8003428:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800342c:	6865      	ldr	r5, [r4, #4]
 800342e:	2d00      	cmp	r5, #0
 8003430:	60a5      	str	r5, [r4, #8]
 8003432:	f2c0 8095 	blt.w	8003560 <_printf_i+0x20c>
 8003436:	6821      	ldr	r1, [r4, #0]
 8003438:	f021 0104 	bic.w	r1, r1, #4
 800343c:	6021      	str	r1, [r4, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d13d      	bne.n	80034be <_printf_i+0x16a>
 8003442:	2d00      	cmp	r5, #0
 8003444:	f040 808e 	bne.w	8003564 <_printf_i+0x210>
 8003448:	4665      	mov	r5, ip
 800344a:	2a08      	cmp	r2, #8
 800344c:	d10b      	bne.n	8003466 <_printf_i+0x112>
 800344e:	6823      	ldr	r3, [r4, #0]
 8003450:	07db      	lsls	r3, r3, #31
 8003452:	d508      	bpl.n	8003466 <_printf_i+0x112>
 8003454:	6923      	ldr	r3, [r4, #16]
 8003456:	6862      	ldr	r2, [r4, #4]
 8003458:	429a      	cmp	r2, r3
 800345a:	bfde      	ittt	le
 800345c:	2330      	movle	r3, #48	; 0x30
 800345e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003462:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003466:	ebac 0305 	sub.w	r3, ip, r5
 800346a:	6123      	str	r3, [r4, #16]
 800346c:	f8cd 8000 	str.w	r8, [sp]
 8003470:	463b      	mov	r3, r7
 8003472:	aa03      	add	r2, sp, #12
 8003474:	4621      	mov	r1, r4
 8003476:	4630      	mov	r0, r6
 8003478:	f7ff fef6 	bl	8003268 <_printf_common>
 800347c:	3001      	adds	r0, #1
 800347e:	d14d      	bne.n	800351c <_printf_i+0x1c8>
 8003480:	f04f 30ff 	mov.w	r0, #4294967295
 8003484:	b005      	add	sp, #20
 8003486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800348a:	4839      	ldr	r0, [pc, #228]	; (8003570 <_printf_i+0x21c>)
 800348c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003490:	6813      	ldr	r3, [r2, #0]
 8003492:	6821      	ldr	r1, [r4, #0]
 8003494:	1d1d      	adds	r5, r3, #4
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6015      	str	r5, [r2, #0]
 800349a:	060a      	lsls	r2, r1, #24
 800349c:	d50b      	bpl.n	80034b6 <_printf_i+0x162>
 800349e:	07ca      	lsls	r2, r1, #31
 80034a0:	bf44      	itt	mi
 80034a2:	f041 0120 	orrmi.w	r1, r1, #32
 80034a6:	6021      	strmi	r1, [r4, #0]
 80034a8:	b91b      	cbnz	r3, 80034b2 <_printf_i+0x15e>
 80034aa:	6822      	ldr	r2, [r4, #0]
 80034ac:	f022 0220 	bic.w	r2, r2, #32
 80034b0:	6022      	str	r2, [r4, #0]
 80034b2:	2210      	movs	r2, #16
 80034b4:	e7b7      	b.n	8003426 <_printf_i+0xd2>
 80034b6:	064d      	lsls	r5, r1, #25
 80034b8:	bf48      	it	mi
 80034ba:	b29b      	uxthmi	r3, r3
 80034bc:	e7ef      	b.n	800349e <_printf_i+0x14a>
 80034be:	4665      	mov	r5, ip
 80034c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80034c4:	fb02 3311 	mls	r3, r2, r1, r3
 80034c8:	5cc3      	ldrb	r3, [r0, r3]
 80034ca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80034ce:	460b      	mov	r3, r1
 80034d0:	2900      	cmp	r1, #0
 80034d2:	d1f5      	bne.n	80034c0 <_printf_i+0x16c>
 80034d4:	e7b9      	b.n	800344a <_printf_i+0xf6>
 80034d6:	6813      	ldr	r3, [r2, #0]
 80034d8:	6825      	ldr	r5, [r4, #0]
 80034da:	1d18      	adds	r0, r3, #4
 80034dc:	6961      	ldr	r1, [r4, #20]
 80034de:	6010      	str	r0, [r2, #0]
 80034e0:	0628      	lsls	r0, r5, #24
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	d501      	bpl.n	80034ea <_printf_i+0x196>
 80034e6:	6019      	str	r1, [r3, #0]
 80034e8:	e002      	b.n	80034f0 <_printf_i+0x19c>
 80034ea:	066a      	lsls	r2, r5, #25
 80034ec:	d5fb      	bpl.n	80034e6 <_printf_i+0x192>
 80034ee:	8019      	strh	r1, [r3, #0]
 80034f0:	2300      	movs	r3, #0
 80034f2:	4665      	mov	r5, ip
 80034f4:	6123      	str	r3, [r4, #16]
 80034f6:	e7b9      	b.n	800346c <_printf_i+0x118>
 80034f8:	6813      	ldr	r3, [r2, #0]
 80034fa:	1d19      	adds	r1, r3, #4
 80034fc:	6011      	str	r1, [r2, #0]
 80034fe:	681d      	ldr	r5, [r3, #0]
 8003500:	6862      	ldr	r2, [r4, #4]
 8003502:	2100      	movs	r1, #0
 8003504:	4628      	mov	r0, r5
 8003506:	f000 feb1 	bl	800426c <memchr>
 800350a:	b108      	cbz	r0, 8003510 <_printf_i+0x1bc>
 800350c:	1b40      	subs	r0, r0, r5
 800350e:	6060      	str	r0, [r4, #4]
 8003510:	6863      	ldr	r3, [r4, #4]
 8003512:	6123      	str	r3, [r4, #16]
 8003514:	2300      	movs	r3, #0
 8003516:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800351a:	e7a7      	b.n	800346c <_printf_i+0x118>
 800351c:	6923      	ldr	r3, [r4, #16]
 800351e:	462a      	mov	r2, r5
 8003520:	4639      	mov	r1, r7
 8003522:	4630      	mov	r0, r6
 8003524:	47c0      	blx	r8
 8003526:	3001      	adds	r0, #1
 8003528:	d0aa      	beq.n	8003480 <_printf_i+0x12c>
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	079b      	lsls	r3, r3, #30
 800352e:	d413      	bmi.n	8003558 <_printf_i+0x204>
 8003530:	68e0      	ldr	r0, [r4, #12]
 8003532:	9b03      	ldr	r3, [sp, #12]
 8003534:	4298      	cmp	r0, r3
 8003536:	bfb8      	it	lt
 8003538:	4618      	movlt	r0, r3
 800353a:	e7a3      	b.n	8003484 <_printf_i+0x130>
 800353c:	2301      	movs	r3, #1
 800353e:	464a      	mov	r2, r9
 8003540:	4639      	mov	r1, r7
 8003542:	4630      	mov	r0, r6
 8003544:	47c0      	blx	r8
 8003546:	3001      	adds	r0, #1
 8003548:	d09a      	beq.n	8003480 <_printf_i+0x12c>
 800354a:	3501      	adds	r5, #1
 800354c:	68e3      	ldr	r3, [r4, #12]
 800354e:	9a03      	ldr	r2, [sp, #12]
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	42ab      	cmp	r3, r5
 8003554:	dcf2      	bgt.n	800353c <_printf_i+0x1e8>
 8003556:	e7eb      	b.n	8003530 <_printf_i+0x1dc>
 8003558:	2500      	movs	r5, #0
 800355a:	f104 0919 	add.w	r9, r4, #25
 800355e:	e7f5      	b.n	800354c <_printf_i+0x1f8>
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1ac      	bne.n	80034be <_printf_i+0x16a>
 8003564:	7803      	ldrb	r3, [r0, #0]
 8003566:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800356a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800356e:	e76c      	b.n	800344a <_printf_i+0xf6>
 8003570:	08004dd2 	.word	0x08004dd2
 8003574:	08004de3 	.word	0x08004de3

08003578 <siprintf>:
 8003578:	b40e      	push	{r1, r2, r3}
 800357a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800357e:	b500      	push	{lr}
 8003580:	b09c      	sub	sp, #112	; 0x70
 8003582:	ab1d      	add	r3, sp, #116	; 0x74
 8003584:	9002      	str	r0, [sp, #8]
 8003586:	9006      	str	r0, [sp, #24]
 8003588:	9107      	str	r1, [sp, #28]
 800358a:	9104      	str	r1, [sp, #16]
 800358c:	4808      	ldr	r0, [pc, #32]	; (80035b0 <siprintf+0x38>)
 800358e:	4909      	ldr	r1, [pc, #36]	; (80035b4 <siprintf+0x3c>)
 8003590:	f853 2b04 	ldr.w	r2, [r3], #4
 8003594:	9105      	str	r1, [sp, #20]
 8003596:	6800      	ldr	r0, [r0, #0]
 8003598:	a902      	add	r1, sp, #8
 800359a:	9301      	str	r3, [sp, #4]
 800359c:	f001 fa6a 	bl	8004a74 <_svfiprintf_r>
 80035a0:	2200      	movs	r2, #0
 80035a2:	9b02      	ldr	r3, [sp, #8]
 80035a4:	701a      	strb	r2, [r3, #0]
 80035a6:	b01c      	add	sp, #112	; 0x70
 80035a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80035ac:	b003      	add	sp, #12
 80035ae:	4770      	bx	lr
 80035b0:	2000000c 	.word	0x2000000c
 80035b4:	ffff0208 	.word	0xffff0208

080035b8 <quorem>:
 80035b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035bc:	6903      	ldr	r3, [r0, #16]
 80035be:	690c      	ldr	r4, [r1, #16]
 80035c0:	4680      	mov	r8, r0
 80035c2:	42a3      	cmp	r3, r4
 80035c4:	f2c0 8084 	blt.w	80036d0 <quorem+0x118>
 80035c8:	3c01      	subs	r4, #1
 80035ca:	f101 0714 	add.w	r7, r1, #20
 80035ce:	f100 0614 	add.w	r6, r0, #20
 80035d2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80035d6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80035da:	3501      	adds	r5, #1
 80035dc:	fbb0 f5f5 	udiv	r5, r0, r5
 80035e0:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80035e4:	eb06 030c 	add.w	r3, r6, ip
 80035e8:	eb07 090c 	add.w	r9, r7, ip
 80035ec:	9301      	str	r3, [sp, #4]
 80035ee:	b39d      	cbz	r5, 8003658 <quorem+0xa0>
 80035f0:	f04f 0a00 	mov.w	sl, #0
 80035f4:	4638      	mov	r0, r7
 80035f6:	46b6      	mov	lr, r6
 80035f8:	46d3      	mov	fp, sl
 80035fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80035fe:	b293      	uxth	r3, r2
 8003600:	fb05 a303 	mla	r3, r5, r3, sl
 8003604:	0c12      	lsrs	r2, r2, #16
 8003606:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800360a:	fb05 a202 	mla	r2, r5, r2, sl
 800360e:	b29b      	uxth	r3, r3
 8003610:	ebab 0303 	sub.w	r3, fp, r3
 8003614:	f8de b000 	ldr.w	fp, [lr]
 8003618:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800361c:	fa1f fb8b 	uxth.w	fp, fp
 8003620:	445b      	add	r3, fp
 8003622:	fa1f fb82 	uxth.w	fp, r2
 8003626:	f8de 2000 	ldr.w	r2, [lr]
 800362a:	4581      	cmp	r9, r0
 800362c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003630:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003634:	b29b      	uxth	r3, r3
 8003636:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800363a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800363e:	f84e 3b04 	str.w	r3, [lr], #4
 8003642:	d2da      	bcs.n	80035fa <quorem+0x42>
 8003644:	f856 300c 	ldr.w	r3, [r6, ip]
 8003648:	b933      	cbnz	r3, 8003658 <quorem+0xa0>
 800364a:	9b01      	ldr	r3, [sp, #4]
 800364c:	3b04      	subs	r3, #4
 800364e:	429e      	cmp	r6, r3
 8003650:	461a      	mov	r2, r3
 8003652:	d331      	bcc.n	80036b8 <quorem+0x100>
 8003654:	f8c8 4010 	str.w	r4, [r8, #16]
 8003658:	4640      	mov	r0, r8
 800365a:	f001 f835 	bl	80046c8 <__mcmp>
 800365e:	2800      	cmp	r0, #0
 8003660:	db26      	blt.n	80036b0 <quorem+0xf8>
 8003662:	4630      	mov	r0, r6
 8003664:	f04f 0c00 	mov.w	ip, #0
 8003668:	3501      	adds	r5, #1
 800366a:	f857 1b04 	ldr.w	r1, [r7], #4
 800366e:	f8d0 e000 	ldr.w	lr, [r0]
 8003672:	b28b      	uxth	r3, r1
 8003674:	ebac 0303 	sub.w	r3, ip, r3
 8003678:	fa1f f28e 	uxth.w	r2, lr
 800367c:	4413      	add	r3, r2
 800367e:	0c0a      	lsrs	r2, r1, #16
 8003680:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003684:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003688:	b29b      	uxth	r3, r3
 800368a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800368e:	45b9      	cmp	r9, r7
 8003690:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003694:	f840 3b04 	str.w	r3, [r0], #4
 8003698:	d2e7      	bcs.n	800366a <quorem+0xb2>
 800369a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800369e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80036a2:	b92a      	cbnz	r2, 80036b0 <quorem+0xf8>
 80036a4:	3b04      	subs	r3, #4
 80036a6:	429e      	cmp	r6, r3
 80036a8:	461a      	mov	r2, r3
 80036aa:	d30b      	bcc.n	80036c4 <quorem+0x10c>
 80036ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80036b0:	4628      	mov	r0, r5
 80036b2:	b003      	add	sp, #12
 80036b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036b8:	6812      	ldr	r2, [r2, #0]
 80036ba:	3b04      	subs	r3, #4
 80036bc:	2a00      	cmp	r2, #0
 80036be:	d1c9      	bne.n	8003654 <quorem+0x9c>
 80036c0:	3c01      	subs	r4, #1
 80036c2:	e7c4      	b.n	800364e <quorem+0x96>
 80036c4:	6812      	ldr	r2, [r2, #0]
 80036c6:	3b04      	subs	r3, #4
 80036c8:	2a00      	cmp	r2, #0
 80036ca:	d1ef      	bne.n	80036ac <quorem+0xf4>
 80036cc:	3c01      	subs	r4, #1
 80036ce:	e7ea      	b.n	80036a6 <quorem+0xee>
 80036d0:	2000      	movs	r0, #0
 80036d2:	e7ee      	b.n	80036b2 <quorem+0xfa>
 80036d4:	0000      	movs	r0, r0
	...

080036d8 <_dtoa_r>:
 80036d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036dc:	4616      	mov	r6, r2
 80036de:	461f      	mov	r7, r3
 80036e0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80036e2:	b095      	sub	sp, #84	; 0x54
 80036e4:	4604      	mov	r4, r0
 80036e6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80036ea:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80036ee:	b93d      	cbnz	r5, 8003700 <_dtoa_r+0x28>
 80036f0:	2010      	movs	r0, #16
 80036f2:	f000 fdb3 	bl	800425c <malloc>
 80036f6:	6260      	str	r0, [r4, #36]	; 0x24
 80036f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80036fc:	6005      	str	r5, [r0, #0]
 80036fe:	60c5      	str	r5, [r0, #12]
 8003700:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003702:	6819      	ldr	r1, [r3, #0]
 8003704:	b151      	cbz	r1, 800371c <_dtoa_r+0x44>
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	2301      	movs	r3, #1
 800370a:	4093      	lsls	r3, r2
 800370c:	604a      	str	r2, [r1, #4]
 800370e:	608b      	str	r3, [r1, #8]
 8003710:	4620      	mov	r0, r4
 8003712:	f000 fdf8 	bl	8004306 <_Bfree>
 8003716:	2200      	movs	r2, #0
 8003718:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	1e3b      	subs	r3, r7, #0
 800371e:	bfaf      	iteee	ge
 8003720:	2300      	movge	r3, #0
 8003722:	2201      	movlt	r2, #1
 8003724:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003728:	9303      	strlt	r3, [sp, #12]
 800372a:	bfac      	ite	ge
 800372c:	f8c8 3000 	strge.w	r3, [r8]
 8003730:	f8c8 2000 	strlt.w	r2, [r8]
 8003734:	4bae      	ldr	r3, [pc, #696]	; (80039f0 <_dtoa_r+0x318>)
 8003736:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800373a:	ea33 0308 	bics.w	r3, r3, r8
 800373e:	d11b      	bne.n	8003778 <_dtoa_r+0xa0>
 8003740:	f242 730f 	movw	r3, #9999	; 0x270f
 8003744:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003746:	6013      	str	r3, [r2, #0]
 8003748:	9b02      	ldr	r3, [sp, #8]
 800374a:	b923      	cbnz	r3, 8003756 <_dtoa_r+0x7e>
 800374c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003750:	2800      	cmp	r0, #0
 8003752:	f000 8545 	beq.w	80041e0 <_dtoa_r+0xb08>
 8003756:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003758:	b953      	cbnz	r3, 8003770 <_dtoa_r+0x98>
 800375a:	4ba6      	ldr	r3, [pc, #664]	; (80039f4 <_dtoa_r+0x31c>)
 800375c:	e021      	b.n	80037a2 <_dtoa_r+0xca>
 800375e:	4ba6      	ldr	r3, [pc, #664]	; (80039f8 <_dtoa_r+0x320>)
 8003760:	9306      	str	r3, [sp, #24]
 8003762:	3308      	adds	r3, #8
 8003764:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	9806      	ldr	r0, [sp, #24]
 800376a:	b015      	add	sp, #84	; 0x54
 800376c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003770:	4ba0      	ldr	r3, [pc, #640]	; (80039f4 <_dtoa_r+0x31c>)
 8003772:	9306      	str	r3, [sp, #24]
 8003774:	3303      	adds	r3, #3
 8003776:	e7f5      	b.n	8003764 <_dtoa_r+0x8c>
 8003778:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800377c:	2200      	movs	r2, #0
 800377e:	2300      	movs	r3, #0
 8003780:	4630      	mov	r0, r6
 8003782:	4639      	mov	r1, r7
 8003784:	f7fd f910 	bl	80009a8 <__aeabi_dcmpeq>
 8003788:	4682      	mov	sl, r0
 800378a:	b160      	cbz	r0, 80037a6 <_dtoa_r+0xce>
 800378c:	2301      	movs	r3, #1
 800378e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003790:	6013      	str	r3, [r2, #0]
 8003792:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 8520 	beq.w	80041da <_dtoa_r+0xb02>
 800379a:	4b98      	ldr	r3, [pc, #608]	; (80039fc <_dtoa_r+0x324>)
 800379c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800379e:	6013      	str	r3, [r2, #0]
 80037a0:	3b01      	subs	r3, #1
 80037a2:	9306      	str	r3, [sp, #24]
 80037a4:	e7e0      	b.n	8003768 <_dtoa_r+0x90>
 80037a6:	ab12      	add	r3, sp, #72	; 0x48
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	ab13      	add	r3, sp, #76	; 0x4c
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	4632      	mov	r2, r6
 80037b0:	463b      	mov	r3, r7
 80037b2:	4620      	mov	r0, r4
 80037b4:	f001 f800 	bl	80047b8 <__d2b>
 80037b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80037bc:	4683      	mov	fp, r0
 80037be:	2d00      	cmp	r5, #0
 80037c0:	d07d      	beq.n	80038be <_dtoa_r+0x1e6>
 80037c2:	46b0      	mov	r8, r6
 80037c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80037c8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80037cc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80037d0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80037d4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80037d8:	2200      	movs	r2, #0
 80037da:	4b89      	ldr	r3, [pc, #548]	; (8003a00 <_dtoa_r+0x328>)
 80037dc:	4640      	mov	r0, r8
 80037de:	4649      	mov	r1, r9
 80037e0:	f7fc fcc2 	bl	8000168 <__aeabi_dsub>
 80037e4:	a37c      	add	r3, pc, #496	; (adr r3, 80039d8 <_dtoa_r+0x300>)
 80037e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ea:	f7fc fe75 	bl	80004d8 <__aeabi_dmul>
 80037ee:	a37c      	add	r3, pc, #496	; (adr r3, 80039e0 <_dtoa_r+0x308>)
 80037f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f4:	f7fc fcba 	bl	800016c <__adddf3>
 80037f8:	4606      	mov	r6, r0
 80037fa:	4628      	mov	r0, r5
 80037fc:	460f      	mov	r7, r1
 80037fe:	f7fc fe01 	bl	8000404 <__aeabi_i2d>
 8003802:	a379      	add	r3, pc, #484	; (adr r3, 80039e8 <_dtoa_r+0x310>)
 8003804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003808:	f7fc fe66 	bl	80004d8 <__aeabi_dmul>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4630      	mov	r0, r6
 8003812:	4639      	mov	r1, r7
 8003814:	f7fc fcaa 	bl	800016c <__adddf3>
 8003818:	4606      	mov	r6, r0
 800381a:	460f      	mov	r7, r1
 800381c:	f7fd f90c 	bl	8000a38 <__aeabi_d2iz>
 8003820:	2200      	movs	r2, #0
 8003822:	4682      	mov	sl, r0
 8003824:	2300      	movs	r3, #0
 8003826:	4630      	mov	r0, r6
 8003828:	4639      	mov	r1, r7
 800382a:	f7fd f8c7 	bl	80009bc <__aeabi_dcmplt>
 800382e:	b148      	cbz	r0, 8003844 <_dtoa_r+0x16c>
 8003830:	4650      	mov	r0, sl
 8003832:	f7fc fde7 	bl	8000404 <__aeabi_i2d>
 8003836:	4632      	mov	r2, r6
 8003838:	463b      	mov	r3, r7
 800383a:	f7fd f8b5 	bl	80009a8 <__aeabi_dcmpeq>
 800383e:	b908      	cbnz	r0, 8003844 <_dtoa_r+0x16c>
 8003840:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003844:	f1ba 0f16 	cmp.w	sl, #22
 8003848:	d85a      	bhi.n	8003900 <_dtoa_r+0x228>
 800384a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800384e:	496d      	ldr	r1, [pc, #436]	; (8003a04 <_dtoa_r+0x32c>)
 8003850:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8003854:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003858:	f7fd f8ce 	bl	80009f8 <__aeabi_dcmpgt>
 800385c:	2800      	cmp	r0, #0
 800385e:	d051      	beq.n	8003904 <_dtoa_r+0x22c>
 8003860:	2300      	movs	r3, #0
 8003862:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003866:	930d      	str	r3, [sp, #52]	; 0x34
 8003868:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800386a:	1b5d      	subs	r5, r3, r5
 800386c:	1e6b      	subs	r3, r5, #1
 800386e:	9307      	str	r3, [sp, #28]
 8003870:	bf43      	ittte	mi
 8003872:	2300      	movmi	r3, #0
 8003874:	f1c5 0901 	rsbmi	r9, r5, #1
 8003878:	9307      	strmi	r3, [sp, #28]
 800387a:	f04f 0900 	movpl.w	r9, #0
 800387e:	f1ba 0f00 	cmp.w	sl, #0
 8003882:	db41      	blt.n	8003908 <_dtoa_r+0x230>
 8003884:	9b07      	ldr	r3, [sp, #28]
 8003886:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800388a:	4453      	add	r3, sl
 800388c:	9307      	str	r3, [sp, #28]
 800388e:	2300      	movs	r3, #0
 8003890:	9308      	str	r3, [sp, #32]
 8003892:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003894:	2b09      	cmp	r3, #9
 8003896:	f200 808f 	bhi.w	80039b8 <_dtoa_r+0x2e0>
 800389a:	2b05      	cmp	r3, #5
 800389c:	bfc4      	itt	gt
 800389e:	3b04      	subgt	r3, #4
 80038a0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80038a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80038a4:	bfc8      	it	gt
 80038a6:	2500      	movgt	r5, #0
 80038a8:	f1a3 0302 	sub.w	r3, r3, #2
 80038ac:	bfd8      	it	le
 80038ae:	2501      	movle	r5, #1
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	f200 808d 	bhi.w	80039d0 <_dtoa_r+0x2f8>
 80038b6:	e8df f003 	tbb	[pc, r3]
 80038ba:	7d7b      	.short	0x7d7b
 80038bc:	6f2f      	.short	0x6f2f
 80038be:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80038c2:	441d      	add	r5, r3
 80038c4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80038c8:	2820      	cmp	r0, #32
 80038ca:	dd13      	ble.n	80038f4 <_dtoa_r+0x21c>
 80038cc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80038d0:	9b02      	ldr	r3, [sp, #8]
 80038d2:	fa08 f800 	lsl.w	r8, r8, r0
 80038d6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80038da:	fa23 f000 	lsr.w	r0, r3, r0
 80038de:	ea48 0000 	orr.w	r0, r8, r0
 80038e2:	f7fc fd7f 	bl	80003e4 <__aeabi_ui2d>
 80038e6:	2301      	movs	r3, #1
 80038e8:	4680      	mov	r8, r0
 80038ea:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80038ee:	3d01      	subs	r5, #1
 80038f0:	9310      	str	r3, [sp, #64]	; 0x40
 80038f2:	e771      	b.n	80037d8 <_dtoa_r+0x100>
 80038f4:	9b02      	ldr	r3, [sp, #8]
 80038f6:	f1c0 0020 	rsb	r0, r0, #32
 80038fa:	fa03 f000 	lsl.w	r0, r3, r0
 80038fe:	e7f0      	b.n	80038e2 <_dtoa_r+0x20a>
 8003900:	2301      	movs	r3, #1
 8003902:	e7b0      	b.n	8003866 <_dtoa_r+0x18e>
 8003904:	900d      	str	r0, [sp, #52]	; 0x34
 8003906:	e7af      	b.n	8003868 <_dtoa_r+0x190>
 8003908:	f1ca 0300 	rsb	r3, sl, #0
 800390c:	9308      	str	r3, [sp, #32]
 800390e:	2300      	movs	r3, #0
 8003910:	eba9 090a 	sub.w	r9, r9, sl
 8003914:	930c      	str	r3, [sp, #48]	; 0x30
 8003916:	e7bc      	b.n	8003892 <_dtoa_r+0x1ba>
 8003918:	2301      	movs	r3, #1
 800391a:	9309      	str	r3, [sp, #36]	; 0x24
 800391c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800391e:	2b00      	cmp	r3, #0
 8003920:	dd74      	ble.n	8003a0c <_dtoa_r+0x334>
 8003922:	4698      	mov	r8, r3
 8003924:	9304      	str	r3, [sp, #16]
 8003926:	2200      	movs	r2, #0
 8003928:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800392a:	6072      	str	r2, [r6, #4]
 800392c:	2204      	movs	r2, #4
 800392e:	f102 0014 	add.w	r0, r2, #20
 8003932:	4298      	cmp	r0, r3
 8003934:	6871      	ldr	r1, [r6, #4]
 8003936:	d96e      	bls.n	8003a16 <_dtoa_r+0x33e>
 8003938:	4620      	mov	r0, r4
 800393a:	f000 fcb0 	bl	800429e <_Balloc>
 800393e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003940:	6030      	str	r0, [r6, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f1b8 0f0e 	cmp.w	r8, #14
 8003948:	9306      	str	r3, [sp, #24]
 800394a:	f200 80ed 	bhi.w	8003b28 <_dtoa_r+0x450>
 800394e:	2d00      	cmp	r5, #0
 8003950:	f000 80ea 	beq.w	8003b28 <_dtoa_r+0x450>
 8003954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003958:	f1ba 0f00 	cmp.w	sl, #0
 800395c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8003960:	dd77      	ble.n	8003a52 <_dtoa_r+0x37a>
 8003962:	4a28      	ldr	r2, [pc, #160]	; (8003a04 <_dtoa_r+0x32c>)
 8003964:	f00a 030f 	and.w	r3, sl, #15
 8003968:	ea4f 162a 	mov.w	r6, sl, asr #4
 800396c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003970:	06f0      	lsls	r0, r6, #27
 8003972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003976:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800397a:	d568      	bpl.n	8003a4e <_dtoa_r+0x376>
 800397c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003980:	4b21      	ldr	r3, [pc, #132]	; (8003a08 <_dtoa_r+0x330>)
 8003982:	2503      	movs	r5, #3
 8003984:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003988:	f7fc fed0 	bl	800072c <__aeabi_ddiv>
 800398c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003990:	f006 060f 	and.w	r6, r6, #15
 8003994:	4f1c      	ldr	r7, [pc, #112]	; (8003a08 <_dtoa_r+0x330>)
 8003996:	e04f      	b.n	8003a38 <_dtoa_r+0x360>
 8003998:	2301      	movs	r3, #1
 800399a:	9309      	str	r3, [sp, #36]	; 0x24
 800399c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800399e:	4453      	add	r3, sl
 80039a0:	f103 0801 	add.w	r8, r3, #1
 80039a4:	9304      	str	r3, [sp, #16]
 80039a6:	4643      	mov	r3, r8
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	bfb8      	it	lt
 80039ac:	2301      	movlt	r3, #1
 80039ae:	e7ba      	b.n	8003926 <_dtoa_r+0x24e>
 80039b0:	2300      	movs	r3, #0
 80039b2:	e7b2      	b.n	800391a <_dtoa_r+0x242>
 80039b4:	2300      	movs	r3, #0
 80039b6:	e7f0      	b.n	800399a <_dtoa_r+0x2c2>
 80039b8:	2501      	movs	r5, #1
 80039ba:	2300      	movs	r3, #0
 80039bc:	9509      	str	r5, [sp, #36]	; 0x24
 80039be:	931e      	str	r3, [sp, #120]	; 0x78
 80039c0:	f04f 33ff 	mov.w	r3, #4294967295
 80039c4:	2200      	movs	r2, #0
 80039c6:	9304      	str	r3, [sp, #16]
 80039c8:	4698      	mov	r8, r3
 80039ca:	2312      	movs	r3, #18
 80039cc:	921f      	str	r2, [sp, #124]	; 0x7c
 80039ce:	e7aa      	b.n	8003926 <_dtoa_r+0x24e>
 80039d0:	2301      	movs	r3, #1
 80039d2:	9309      	str	r3, [sp, #36]	; 0x24
 80039d4:	e7f4      	b.n	80039c0 <_dtoa_r+0x2e8>
 80039d6:	bf00      	nop
 80039d8:	636f4361 	.word	0x636f4361
 80039dc:	3fd287a7 	.word	0x3fd287a7
 80039e0:	8b60c8b3 	.word	0x8b60c8b3
 80039e4:	3fc68a28 	.word	0x3fc68a28
 80039e8:	509f79fb 	.word	0x509f79fb
 80039ec:	3fd34413 	.word	0x3fd34413
 80039f0:	7ff00000 	.word	0x7ff00000
 80039f4:	08004dfd 	.word	0x08004dfd
 80039f8:	08004df4 	.word	0x08004df4
 80039fc:	08004dd1 	.word	0x08004dd1
 8003a00:	3ff80000 	.word	0x3ff80000
 8003a04:	08004e30 	.word	0x08004e30
 8003a08:	08004e08 	.word	0x08004e08
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	9304      	str	r3, [sp, #16]
 8003a10:	4698      	mov	r8, r3
 8003a12:	461a      	mov	r2, r3
 8003a14:	e7da      	b.n	80039cc <_dtoa_r+0x2f4>
 8003a16:	3101      	adds	r1, #1
 8003a18:	6071      	str	r1, [r6, #4]
 8003a1a:	0052      	lsls	r2, r2, #1
 8003a1c:	e787      	b.n	800392e <_dtoa_r+0x256>
 8003a1e:	07f1      	lsls	r1, r6, #31
 8003a20:	d508      	bpl.n	8003a34 <_dtoa_r+0x35c>
 8003a22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003a26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a2a:	f7fc fd55 	bl	80004d8 <__aeabi_dmul>
 8003a2e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003a32:	3501      	adds	r5, #1
 8003a34:	1076      	asrs	r6, r6, #1
 8003a36:	3708      	adds	r7, #8
 8003a38:	2e00      	cmp	r6, #0
 8003a3a:	d1f0      	bne.n	8003a1e <_dtoa_r+0x346>
 8003a3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003a40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a44:	f7fc fe72 	bl	800072c <__aeabi_ddiv>
 8003a48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a4c:	e01b      	b.n	8003a86 <_dtoa_r+0x3ae>
 8003a4e:	2502      	movs	r5, #2
 8003a50:	e7a0      	b.n	8003994 <_dtoa_r+0x2bc>
 8003a52:	f000 80a4 	beq.w	8003b9e <_dtoa_r+0x4c6>
 8003a56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003a5a:	f1ca 0600 	rsb	r6, sl, #0
 8003a5e:	4ba0      	ldr	r3, [pc, #640]	; (8003ce0 <_dtoa_r+0x608>)
 8003a60:	f006 020f 	and.w	r2, r6, #15
 8003a64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6c:	f7fc fd34 	bl	80004d8 <__aeabi_dmul>
 8003a70:	2502      	movs	r5, #2
 8003a72:	2300      	movs	r3, #0
 8003a74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a78:	4f9a      	ldr	r7, [pc, #616]	; (8003ce4 <_dtoa_r+0x60c>)
 8003a7a:	1136      	asrs	r6, r6, #4
 8003a7c:	2e00      	cmp	r6, #0
 8003a7e:	f040 8083 	bne.w	8003b88 <_dtoa_r+0x4b0>
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1e0      	bne.n	8003a48 <_dtoa_r+0x370>
 8003a86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 808a 	beq.w	8003ba2 <_dtoa_r+0x4ca>
 8003a8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a92:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003a96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	4b92      	ldr	r3, [pc, #584]	; (8003ce8 <_dtoa_r+0x610>)
 8003a9e:	f7fc ff8d 	bl	80009bc <__aeabi_dcmplt>
 8003aa2:	2800      	cmp	r0, #0
 8003aa4:	d07d      	beq.n	8003ba2 <_dtoa_r+0x4ca>
 8003aa6:	f1b8 0f00 	cmp.w	r8, #0
 8003aaa:	d07a      	beq.n	8003ba2 <_dtoa_r+0x4ca>
 8003aac:	9b04      	ldr	r3, [sp, #16]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	dd36      	ble.n	8003b20 <_dtoa_r+0x448>
 8003ab2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	4b8c      	ldr	r3, [pc, #560]	; (8003cec <_dtoa_r+0x614>)
 8003aba:	f7fc fd0d 	bl	80004d8 <__aeabi_dmul>
 8003abe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ac2:	9e04      	ldr	r6, [sp, #16]
 8003ac4:	f10a 37ff 	add.w	r7, sl, #4294967295
 8003ac8:	3501      	adds	r5, #1
 8003aca:	4628      	mov	r0, r5
 8003acc:	f7fc fc9a 	bl	8000404 <__aeabi_i2d>
 8003ad0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ad4:	f7fc fd00 	bl	80004d8 <__aeabi_dmul>
 8003ad8:	2200      	movs	r2, #0
 8003ada:	4b85      	ldr	r3, [pc, #532]	; (8003cf0 <_dtoa_r+0x618>)
 8003adc:	f7fc fb46 	bl	800016c <__adddf3>
 8003ae0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8003ae4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003ae8:	950b      	str	r5, [sp, #44]	; 0x2c
 8003aea:	2e00      	cmp	r6, #0
 8003aec:	d15c      	bne.n	8003ba8 <_dtoa_r+0x4d0>
 8003aee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003af2:	2200      	movs	r2, #0
 8003af4:	4b7f      	ldr	r3, [pc, #508]	; (8003cf4 <_dtoa_r+0x61c>)
 8003af6:	f7fc fb37 	bl	8000168 <__aeabi_dsub>
 8003afa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003afc:	462b      	mov	r3, r5
 8003afe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b02:	f7fc ff79 	bl	80009f8 <__aeabi_dcmpgt>
 8003b06:	2800      	cmp	r0, #0
 8003b08:	f040 8281 	bne.w	800400e <_dtoa_r+0x936>
 8003b0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b12:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003b16:	f7fc ff51 	bl	80009bc <__aeabi_dcmplt>
 8003b1a:	2800      	cmp	r0, #0
 8003b1c:	f040 8275 	bne.w	800400a <_dtoa_r+0x932>
 8003b20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003b24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f2c0 814b 	blt.w	8003dc6 <_dtoa_r+0x6ee>
 8003b30:	f1ba 0f0e 	cmp.w	sl, #14
 8003b34:	f300 8147 	bgt.w	8003dc6 <_dtoa_r+0x6ee>
 8003b38:	4b69      	ldr	r3, [pc, #420]	; (8003ce0 <_dtoa_r+0x608>)
 8003b3a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f280 80d7 	bge.w	8003cfc <_dtoa_r+0x624>
 8003b4e:	f1b8 0f00 	cmp.w	r8, #0
 8003b52:	f300 80d3 	bgt.w	8003cfc <_dtoa_r+0x624>
 8003b56:	f040 8257 	bne.w	8004008 <_dtoa_r+0x930>
 8003b5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	4b64      	ldr	r3, [pc, #400]	; (8003cf4 <_dtoa_r+0x61c>)
 8003b62:	f7fc fcb9 	bl	80004d8 <__aeabi_dmul>
 8003b66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b6a:	f7fc ff3b 	bl	80009e4 <__aeabi_dcmpge>
 8003b6e:	4646      	mov	r6, r8
 8003b70:	4647      	mov	r7, r8
 8003b72:	2800      	cmp	r0, #0
 8003b74:	f040 822d 	bne.w	8003fd2 <_dtoa_r+0x8fa>
 8003b78:	9b06      	ldr	r3, [sp, #24]
 8003b7a:	9a06      	ldr	r2, [sp, #24]
 8003b7c:	1c5d      	adds	r5, r3, #1
 8003b7e:	2331      	movs	r3, #49	; 0x31
 8003b80:	f10a 0a01 	add.w	sl, sl, #1
 8003b84:	7013      	strb	r3, [r2, #0]
 8003b86:	e228      	b.n	8003fda <_dtoa_r+0x902>
 8003b88:	07f2      	lsls	r2, r6, #31
 8003b8a:	d505      	bpl.n	8003b98 <_dtoa_r+0x4c0>
 8003b8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b90:	f7fc fca2 	bl	80004d8 <__aeabi_dmul>
 8003b94:	2301      	movs	r3, #1
 8003b96:	3501      	adds	r5, #1
 8003b98:	1076      	asrs	r6, r6, #1
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	e76e      	b.n	8003a7c <_dtoa_r+0x3a4>
 8003b9e:	2502      	movs	r5, #2
 8003ba0:	e771      	b.n	8003a86 <_dtoa_r+0x3ae>
 8003ba2:	4657      	mov	r7, sl
 8003ba4:	4646      	mov	r6, r8
 8003ba6:	e790      	b.n	8003aca <_dtoa_r+0x3f2>
 8003ba8:	4b4d      	ldr	r3, [pc, #308]	; (8003ce0 <_dtoa_r+0x608>)
 8003baa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003bae:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8003bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d048      	beq.n	8003c4a <_dtoa_r+0x572>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	460b      	mov	r3, r1
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	494e      	ldr	r1, [pc, #312]	; (8003cf8 <_dtoa_r+0x620>)
 8003bc0:	f7fc fdb4 	bl	800072c <__aeabi_ddiv>
 8003bc4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003bc8:	f7fc face 	bl	8000168 <__aeabi_dsub>
 8003bcc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003bd0:	9d06      	ldr	r5, [sp, #24]
 8003bd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bd6:	f7fc ff2f 	bl	8000a38 <__aeabi_d2iz>
 8003bda:	9011      	str	r0, [sp, #68]	; 0x44
 8003bdc:	f7fc fc12 	bl	8000404 <__aeabi_i2d>
 8003be0:	4602      	mov	r2, r0
 8003be2:	460b      	mov	r3, r1
 8003be4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003be8:	f7fc fabe 	bl	8000168 <__aeabi_dsub>
 8003bec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003bee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bf2:	3330      	adds	r3, #48	; 0x30
 8003bf4:	f805 3b01 	strb.w	r3, [r5], #1
 8003bf8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003bfc:	f7fc fede 	bl	80009bc <__aeabi_dcmplt>
 8003c00:	2800      	cmp	r0, #0
 8003c02:	d163      	bne.n	8003ccc <_dtoa_r+0x5f4>
 8003c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003c08:	2000      	movs	r0, #0
 8003c0a:	4937      	ldr	r1, [pc, #220]	; (8003ce8 <_dtoa_r+0x610>)
 8003c0c:	f7fc faac 	bl	8000168 <__aeabi_dsub>
 8003c10:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003c14:	f7fc fed2 	bl	80009bc <__aeabi_dcmplt>
 8003c18:	2800      	cmp	r0, #0
 8003c1a:	f040 80b5 	bne.w	8003d88 <_dtoa_r+0x6b0>
 8003c1e:	9b06      	ldr	r3, [sp, #24]
 8003c20:	1aeb      	subs	r3, r5, r3
 8003c22:	429e      	cmp	r6, r3
 8003c24:	f77f af7c 	ble.w	8003b20 <_dtoa_r+0x448>
 8003c28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	4b2f      	ldr	r3, [pc, #188]	; (8003cec <_dtoa_r+0x614>)
 8003c30:	f7fc fc52 	bl	80004d8 <__aeabi_dmul>
 8003c34:	2200      	movs	r2, #0
 8003c36:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003c3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c3e:	4b2b      	ldr	r3, [pc, #172]	; (8003cec <_dtoa_r+0x614>)
 8003c40:	f7fc fc4a 	bl	80004d8 <__aeabi_dmul>
 8003c44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c48:	e7c3      	b.n	8003bd2 <_dtoa_r+0x4fa>
 8003c4a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003c4e:	f7fc fc43 	bl	80004d8 <__aeabi_dmul>
 8003c52:	9b06      	ldr	r3, [sp, #24]
 8003c54:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003c58:	199d      	adds	r5, r3, r6
 8003c5a:	461e      	mov	r6, r3
 8003c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c60:	f7fc feea 	bl	8000a38 <__aeabi_d2iz>
 8003c64:	9011      	str	r0, [sp, #68]	; 0x44
 8003c66:	f7fc fbcd 	bl	8000404 <__aeabi_i2d>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c72:	f7fc fa79 	bl	8000168 <__aeabi_dsub>
 8003c76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003c78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c7c:	3330      	adds	r3, #48	; 0x30
 8003c7e:	f806 3b01 	strb.w	r3, [r6], #1
 8003c82:	42ae      	cmp	r6, r5
 8003c84:	f04f 0200 	mov.w	r2, #0
 8003c88:	d124      	bne.n	8003cd4 <_dtoa_r+0x5fc>
 8003c8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003c8e:	4b1a      	ldr	r3, [pc, #104]	; (8003cf8 <_dtoa_r+0x620>)
 8003c90:	f7fc fa6c 	bl	800016c <__adddf3>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c9c:	f7fc feac 	bl	80009f8 <__aeabi_dcmpgt>
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d171      	bne.n	8003d88 <_dtoa_r+0x6b0>
 8003ca4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003ca8:	2000      	movs	r0, #0
 8003caa:	4913      	ldr	r1, [pc, #76]	; (8003cf8 <_dtoa_r+0x620>)
 8003cac:	f7fc fa5c 	bl	8000168 <__aeabi_dsub>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cb8:	f7fc fe80 	bl	80009bc <__aeabi_dcmplt>
 8003cbc:	2800      	cmp	r0, #0
 8003cbe:	f43f af2f 	beq.w	8003b20 <_dtoa_r+0x448>
 8003cc2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003cc6:	1e6a      	subs	r2, r5, #1
 8003cc8:	2b30      	cmp	r3, #48	; 0x30
 8003cca:	d001      	beq.n	8003cd0 <_dtoa_r+0x5f8>
 8003ccc:	46ba      	mov	sl, r7
 8003cce:	e04a      	b.n	8003d66 <_dtoa_r+0x68e>
 8003cd0:	4615      	mov	r5, r2
 8003cd2:	e7f6      	b.n	8003cc2 <_dtoa_r+0x5ea>
 8003cd4:	4b05      	ldr	r3, [pc, #20]	; (8003cec <_dtoa_r+0x614>)
 8003cd6:	f7fc fbff 	bl	80004d8 <__aeabi_dmul>
 8003cda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003cde:	e7bd      	b.n	8003c5c <_dtoa_r+0x584>
 8003ce0:	08004e30 	.word	0x08004e30
 8003ce4:	08004e08 	.word	0x08004e08
 8003ce8:	3ff00000 	.word	0x3ff00000
 8003cec:	40240000 	.word	0x40240000
 8003cf0:	401c0000 	.word	0x401c0000
 8003cf4:	40140000 	.word	0x40140000
 8003cf8:	3fe00000 	.word	0x3fe00000
 8003cfc:	9d06      	ldr	r5, [sp, #24]
 8003cfe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d06:	4630      	mov	r0, r6
 8003d08:	4639      	mov	r1, r7
 8003d0a:	f7fc fd0f 	bl	800072c <__aeabi_ddiv>
 8003d0e:	f7fc fe93 	bl	8000a38 <__aeabi_d2iz>
 8003d12:	4681      	mov	r9, r0
 8003d14:	f7fc fb76 	bl	8000404 <__aeabi_i2d>
 8003d18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d1c:	f7fc fbdc 	bl	80004d8 <__aeabi_dmul>
 8003d20:	4602      	mov	r2, r0
 8003d22:	460b      	mov	r3, r1
 8003d24:	4630      	mov	r0, r6
 8003d26:	4639      	mov	r1, r7
 8003d28:	f7fc fa1e 	bl	8000168 <__aeabi_dsub>
 8003d2c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8003d30:	f805 6b01 	strb.w	r6, [r5], #1
 8003d34:	9e06      	ldr	r6, [sp, #24]
 8003d36:	4602      	mov	r2, r0
 8003d38:	1bae      	subs	r6, r5, r6
 8003d3a:	45b0      	cmp	r8, r6
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	d135      	bne.n	8003dac <_dtoa_r+0x6d4>
 8003d40:	f7fc fa14 	bl	800016c <__adddf3>
 8003d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d48:	4606      	mov	r6, r0
 8003d4a:	460f      	mov	r7, r1
 8003d4c:	f7fc fe54 	bl	80009f8 <__aeabi_dcmpgt>
 8003d50:	b9c8      	cbnz	r0, 8003d86 <_dtoa_r+0x6ae>
 8003d52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d56:	4630      	mov	r0, r6
 8003d58:	4639      	mov	r1, r7
 8003d5a:	f7fc fe25 	bl	80009a8 <__aeabi_dcmpeq>
 8003d5e:	b110      	cbz	r0, 8003d66 <_dtoa_r+0x68e>
 8003d60:	f019 0f01 	tst.w	r9, #1
 8003d64:	d10f      	bne.n	8003d86 <_dtoa_r+0x6ae>
 8003d66:	4659      	mov	r1, fp
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f000 facc 	bl	8004306 <_Bfree>
 8003d6e:	2300      	movs	r3, #0
 8003d70:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003d72:	702b      	strb	r3, [r5, #0]
 8003d74:	f10a 0301 	add.w	r3, sl, #1
 8003d78:	6013      	str	r3, [r2, #0]
 8003d7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f43f acf3 	beq.w	8003768 <_dtoa_r+0x90>
 8003d82:	601d      	str	r5, [r3, #0]
 8003d84:	e4f0      	b.n	8003768 <_dtoa_r+0x90>
 8003d86:	4657      	mov	r7, sl
 8003d88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003d8c:	1e6b      	subs	r3, r5, #1
 8003d8e:	2a39      	cmp	r2, #57	; 0x39
 8003d90:	d106      	bne.n	8003da0 <_dtoa_r+0x6c8>
 8003d92:	9a06      	ldr	r2, [sp, #24]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d107      	bne.n	8003da8 <_dtoa_r+0x6d0>
 8003d98:	2330      	movs	r3, #48	; 0x30
 8003d9a:	7013      	strb	r3, [r2, #0]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	3701      	adds	r7, #1
 8003da0:	781a      	ldrb	r2, [r3, #0]
 8003da2:	3201      	adds	r2, #1
 8003da4:	701a      	strb	r2, [r3, #0]
 8003da6:	e791      	b.n	8003ccc <_dtoa_r+0x5f4>
 8003da8:	461d      	mov	r5, r3
 8003daa:	e7ed      	b.n	8003d88 <_dtoa_r+0x6b0>
 8003dac:	2200      	movs	r2, #0
 8003dae:	4b99      	ldr	r3, [pc, #612]	; (8004014 <_dtoa_r+0x93c>)
 8003db0:	f7fc fb92 	bl	80004d8 <__aeabi_dmul>
 8003db4:	2200      	movs	r2, #0
 8003db6:	2300      	movs	r3, #0
 8003db8:	4606      	mov	r6, r0
 8003dba:	460f      	mov	r7, r1
 8003dbc:	f7fc fdf4 	bl	80009a8 <__aeabi_dcmpeq>
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	d09e      	beq.n	8003d02 <_dtoa_r+0x62a>
 8003dc4:	e7cf      	b.n	8003d66 <_dtoa_r+0x68e>
 8003dc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003dc8:	2a00      	cmp	r2, #0
 8003dca:	f000 8088 	beq.w	8003ede <_dtoa_r+0x806>
 8003dce:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003dd0:	2a01      	cmp	r2, #1
 8003dd2:	dc6d      	bgt.n	8003eb0 <_dtoa_r+0x7d8>
 8003dd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003dd6:	2a00      	cmp	r2, #0
 8003dd8:	d066      	beq.n	8003ea8 <_dtoa_r+0x7d0>
 8003dda:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003dde:	464d      	mov	r5, r9
 8003de0:	9e08      	ldr	r6, [sp, #32]
 8003de2:	9a07      	ldr	r2, [sp, #28]
 8003de4:	2101      	movs	r1, #1
 8003de6:	441a      	add	r2, r3
 8003de8:	4620      	mov	r0, r4
 8003dea:	4499      	add	r9, r3
 8003dec:	9207      	str	r2, [sp, #28]
 8003dee:	f000 fb2a 	bl	8004446 <__i2b>
 8003df2:	4607      	mov	r7, r0
 8003df4:	2d00      	cmp	r5, #0
 8003df6:	dd0b      	ble.n	8003e10 <_dtoa_r+0x738>
 8003df8:	9b07      	ldr	r3, [sp, #28]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	dd08      	ble.n	8003e10 <_dtoa_r+0x738>
 8003dfe:	42ab      	cmp	r3, r5
 8003e00:	bfa8      	it	ge
 8003e02:	462b      	movge	r3, r5
 8003e04:	9a07      	ldr	r2, [sp, #28]
 8003e06:	eba9 0903 	sub.w	r9, r9, r3
 8003e0a:	1aed      	subs	r5, r5, r3
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	9307      	str	r3, [sp, #28]
 8003e10:	9b08      	ldr	r3, [sp, #32]
 8003e12:	b1eb      	cbz	r3, 8003e50 <_dtoa_r+0x778>
 8003e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d065      	beq.n	8003ee6 <_dtoa_r+0x80e>
 8003e1a:	b18e      	cbz	r6, 8003e40 <_dtoa_r+0x768>
 8003e1c:	4639      	mov	r1, r7
 8003e1e:	4632      	mov	r2, r6
 8003e20:	4620      	mov	r0, r4
 8003e22:	f000 fbaf 	bl	8004584 <__pow5mult>
 8003e26:	465a      	mov	r2, fp
 8003e28:	4601      	mov	r1, r0
 8003e2a:	4607      	mov	r7, r0
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	f000 fb13 	bl	8004458 <__multiply>
 8003e32:	4659      	mov	r1, fp
 8003e34:	900a      	str	r0, [sp, #40]	; 0x28
 8003e36:	4620      	mov	r0, r4
 8003e38:	f000 fa65 	bl	8004306 <_Bfree>
 8003e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e3e:	469b      	mov	fp, r3
 8003e40:	9b08      	ldr	r3, [sp, #32]
 8003e42:	1b9a      	subs	r2, r3, r6
 8003e44:	d004      	beq.n	8003e50 <_dtoa_r+0x778>
 8003e46:	4659      	mov	r1, fp
 8003e48:	4620      	mov	r0, r4
 8003e4a:	f000 fb9b 	bl	8004584 <__pow5mult>
 8003e4e:	4683      	mov	fp, r0
 8003e50:	2101      	movs	r1, #1
 8003e52:	4620      	mov	r0, r4
 8003e54:	f000 faf7 	bl	8004446 <__i2b>
 8003e58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e5a:	4606      	mov	r6, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 81c6 	beq.w	80041ee <_dtoa_r+0xb16>
 8003e62:	461a      	mov	r2, r3
 8003e64:	4601      	mov	r1, r0
 8003e66:	4620      	mov	r0, r4
 8003e68:	f000 fb8c 	bl	8004584 <__pow5mult>
 8003e6c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003e6e:	4606      	mov	r6, r0
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	dc3e      	bgt.n	8003ef2 <_dtoa_r+0x81a>
 8003e74:	9b02      	ldr	r3, [sp, #8]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d137      	bne.n	8003eea <_dtoa_r+0x812>
 8003e7a:	9b03      	ldr	r3, [sp, #12]
 8003e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d134      	bne.n	8003eee <_dtoa_r+0x816>
 8003e84:	9b03      	ldr	r3, [sp, #12]
 8003e86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003e8a:	0d1b      	lsrs	r3, r3, #20
 8003e8c:	051b      	lsls	r3, r3, #20
 8003e8e:	b12b      	cbz	r3, 8003e9c <_dtoa_r+0x7c4>
 8003e90:	9b07      	ldr	r3, [sp, #28]
 8003e92:	f109 0901 	add.w	r9, r9, #1
 8003e96:	3301      	adds	r3, #1
 8003e98:	9307      	str	r3, [sp, #28]
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	9308      	str	r3, [sp, #32]
 8003e9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d128      	bne.n	8003ef6 <_dtoa_r+0x81e>
 8003ea4:	2001      	movs	r0, #1
 8003ea6:	e02e      	b.n	8003f06 <_dtoa_r+0x82e>
 8003ea8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003eaa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003eae:	e796      	b.n	8003dde <_dtoa_r+0x706>
 8003eb0:	9b08      	ldr	r3, [sp, #32]
 8003eb2:	f108 36ff 	add.w	r6, r8, #4294967295
 8003eb6:	42b3      	cmp	r3, r6
 8003eb8:	bfb7      	itett	lt
 8003eba:	9b08      	ldrlt	r3, [sp, #32]
 8003ebc:	1b9e      	subge	r6, r3, r6
 8003ebe:	1af2      	sublt	r2, r6, r3
 8003ec0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8003ec2:	bfbf      	itttt	lt
 8003ec4:	9608      	strlt	r6, [sp, #32]
 8003ec6:	189b      	addlt	r3, r3, r2
 8003ec8:	930c      	strlt	r3, [sp, #48]	; 0x30
 8003eca:	2600      	movlt	r6, #0
 8003ecc:	f1b8 0f00 	cmp.w	r8, #0
 8003ed0:	bfb9      	ittee	lt
 8003ed2:	eba9 0508 	sublt.w	r5, r9, r8
 8003ed6:	2300      	movlt	r3, #0
 8003ed8:	464d      	movge	r5, r9
 8003eda:	4643      	movge	r3, r8
 8003edc:	e781      	b.n	8003de2 <_dtoa_r+0x70a>
 8003ede:	9e08      	ldr	r6, [sp, #32]
 8003ee0:	464d      	mov	r5, r9
 8003ee2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003ee4:	e786      	b.n	8003df4 <_dtoa_r+0x71c>
 8003ee6:	9a08      	ldr	r2, [sp, #32]
 8003ee8:	e7ad      	b.n	8003e46 <_dtoa_r+0x76e>
 8003eea:	2300      	movs	r3, #0
 8003eec:	e7d6      	b.n	8003e9c <_dtoa_r+0x7c4>
 8003eee:	9b02      	ldr	r3, [sp, #8]
 8003ef0:	e7d4      	b.n	8003e9c <_dtoa_r+0x7c4>
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	9308      	str	r3, [sp, #32]
 8003ef6:	6933      	ldr	r3, [r6, #16]
 8003ef8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003efc:	6918      	ldr	r0, [r3, #16]
 8003efe:	f000 fa54 	bl	80043aa <__hi0bits>
 8003f02:	f1c0 0020 	rsb	r0, r0, #32
 8003f06:	9b07      	ldr	r3, [sp, #28]
 8003f08:	4418      	add	r0, r3
 8003f0a:	f010 001f 	ands.w	r0, r0, #31
 8003f0e:	d047      	beq.n	8003fa0 <_dtoa_r+0x8c8>
 8003f10:	f1c0 0320 	rsb	r3, r0, #32
 8003f14:	2b04      	cmp	r3, #4
 8003f16:	dd3b      	ble.n	8003f90 <_dtoa_r+0x8b8>
 8003f18:	9b07      	ldr	r3, [sp, #28]
 8003f1a:	f1c0 001c 	rsb	r0, r0, #28
 8003f1e:	4481      	add	r9, r0
 8003f20:	4405      	add	r5, r0
 8003f22:	4403      	add	r3, r0
 8003f24:	9307      	str	r3, [sp, #28]
 8003f26:	f1b9 0f00 	cmp.w	r9, #0
 8003f2a:	dd05      	ble.n	8003f38 <_dtoa_r+0x860>
 8003f2c:	4659      	mov	r1, fp
 8003f2e:	464a      	mov	r2, r9
 8003f30:	4620      	mov	r0, r4
 8003f32:	f000 fb75 	bl	8004620 <__lshift>
 8003f36:	4683      	mov	fp, r0
 8003f38:	9b07      	ldr	r3, [sp, #28]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	dd05      	ble.n	8003f4a <_dtoa_r+0x872>
 8003f3e:	4631      	mov	r1, r6
 8003f40:	461a      	mov	r2, r3
 8003f42:	4620      	mov	r0, r4
 8003f44:	f000 fb6c 	bl	8004620 <__lshift>
 8003f48:	4606      	mov	r6, r0
 8003f4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f4c:	b353      	cbz	r3, 8003fa4 <_dtoa_r+0x8cc>
 8003f4e:	4631      	mov	r1, r6
 8003f50:	4658      	mov	r0, fp
 8003f52:	f000 fbb9 	bl	80046c8 <__mcmp>
 8003f56:	2800      	cmp	r0, #0
 8003f58:	da24      	bge.n	8003fa4 <_dtoa_r+0x8cc>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	4659      	mov	r1, fp
 8003f5e:	220a      	movs	r2, #10
 8003f60:	4620      	mov	r0, r4
 8003f62:	f000 f9e7 	bl	8004334 <__multadd>
 8003f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f68:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003f6c:	4683      	mov	fp, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 8144 	beq.w	80041fc <_dtoa_r+0xb24>
 8003f74:	2300      	movs	r3, #0
 8003f76:	4639      	mov	r1, r7
 8003f78:	220a      	movs	r2, #10
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	f000 f9da 	bl	8004334 <__multadd>
 8003f80:	9b04      	ldr	r3, [sp, #16]
 8003f82:	4607      	mov	r7, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	dc4d      	bgt.n	8004024 <_dtoa_r+0x94c>
 8003f88:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	dd4a      	ble.n	8004024 <_dtoa_r+0x94c>
 8003f8e:	e011      	b.n	8003fb4 <_dtoa_r+0x8dc>
 8003f90:	d0c9      	beq.n	8003f26 <_dtoa_r+0x84e>
 8003f92:	9a07      	ldr	r2, [sp, #28]
 8003f94:	331c      	adds	r3, #28
 8003f96:	441a      	add	r2, r3
 8003f98:	4499      	add	r9, r3
 8003f9a:	441d      	add	r5, r3
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	e7c1      	b.n	8003f24 <_dtoa_r+0x84c>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	e7f6      	b.n	8003f92 <_dtoa_r+0x8ba>
 8003fa4:	f1b8 0f00 	cmp.w	r8, #0
 8003fa8:	dc36      	bgt.n	8004018 <_dtoa_r+0x940>
 8003faa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	dd33      	ble.n	8004018 <_dtoa_r+0x940>
 8003fb0:	f8cd 8010 	str.w	r8, [sp, #16]
 8003fb4:	9b04      	ldr	r3, [sp, #16]
 8003fb6:	b963      	cbnz	r3, 8003fd2 <_dtoa_r+0x8fa>
 8003fb8:	4631      	mov	r1, r6
 8003fba:	2205      	movs	r2, #5
 8003fbc:	4620      	mov	r0, r4
 8003fbe:	f000 f9b9 	bl	8004334 <__multadd>
 8003fc2:	4601      	mov	r1, r0
 8003fc4:	4606      	mov	r6, r0
 8003fc6:	4658      	mov	r0, fp
 8003fc8:	f000 fb7e 	bl	80046c8 <__mcmp>
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	f73f add3 	bgt.w	8003b78 <_dtoa_r+0x4a0>
 8003fd2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003fd4:	9d06      	ldr	r5, [sp, #24]
 8003fd6:	ea6f 0a03 	mvn.w	sl, r3
 8003fda:	f04f 0900 	mov.w	r9, #0
 8003fde:	4631      	mov	r1, r6
 8003fe0:	4620      	mov	r0, r4
 8003fe2:	f000 f990 	bl	8004306 <_Bfree>
 8003fe6:	2f00      	cmp	r7, #0
 8003fe8:	f43f aebd 	beq.w	8003d66 <_dtoa_r+0x68e>
 8003fec:	f1b9 0f00 	cmp.w	r9, #0
 8003ff0:	d005      	beq.n	8003ffe <_dtoa_r+0x926>
 8003ff2:	45b9      	cmp	r9, r7
 8003ff4:	d003      	beq.n	8003ffe <_dtoa_r+0x926>
 8003ff6:	4649      	mov	r1, r9
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	f000 f984 	bl	8004306 <_Bfree>
 8003ffe:	4639      	mov	r1, r7
 8004000:	4620      	mov	r0, r4
 8004002:	f000 f980 	bl	8004306 <_Bfree>
 8004006:	e6ae      	b.n	8003d66 <_dtoa_r+0x68e>
 8004008:	2600      	movs	r6, #0
 800400a:	4637      	mov	r7, r6
 800400c:	e7e1      	b.n	8003fd2 <_dtoa_r+0x8fa>
 800400e:	46ba      	mov	sl, r7
 8004010:	4637      	mov	r7, r6
 8004012:	e5b1      	b.n	8003b78 <_dtoa_r+0x4a0>
 8004014:	40240000 	.word	0x40240000
 8004018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800401a:	f8cd 8010 	str.w	r8, [sp, #16]
 800401e:	2b00      	cmp	r3, #0
 8004020:	f000 80f3 	beq.w	800420a <_dtoa_r+0xb32>
 8004024:	2d00      	cmp	r5, #0
 8004026:	dd05      	ble.n	8004034 <_dtoa_r+0x95c>
 8004028:	4639      	mov	r1, r7
 800402a:	462a      	mov	r2, r5
 800402c:	4620      	mov	r0, r4
 800402e:	f000 faf7 	bl	8004620 <__lshift>
 8004032:	4607      	mov	r7, r0
 8004034:	9b08      	ldr	r3, [sp, #32]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d04c      	beq.n	80040d4 <_dtoa_r+0x9fc>
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	4620      	mov	r0, r4
 800403e:	f000 f92e 	bl	800429e <_Balloc>
 8004042:	4605      	mov	r5, r0
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	f107 010c 	add.w	r1, r7, #12
 800404a:	3202      	adds	r2, #2
 800404c:	0092      	lsls	r2, r2, #2
 800404e:	300c      	adds	r0, #12
 8004050:	f000 f91a 	bl	8004288 <memcpy>
 8004054:	2201      	movs	r2, #1
 8004056:	4629      	mov	r1, r5
 8004058:	4620      	mov	r0, r4
 800405a:	f000 fae1 	bl	8004620 <__lshift>
 800405e:	46b9      	mov	r9, r7
 8004060:	4607      	mov	r7, r0
 8004062:	9b06      	ldr	r3, [sp, #24]
 8004064:	9307      	str	r3, [sp, #28]
 8004066:	9b02      	ldr	r3, [sp, #8]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	9308      	str	r3, [sp, #32]
 800406e:	4631      	mov	r1, r6
 8004070:	4658      	mov	r0, fp
 8004072:	f7ff faa1 	bl	80035b8 <quorem>
 8004076:	4649      	mov	r1, r9
 8004078:	4605      	mov	r5, r0
 800407a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800407e:	4658      	mov	r0, fp
 8004080:	f000 fb22 	bl	80046c8 <__mcmp>
 8004084:	463a      	mov	r2, r7
 8004086:	9002      	str	r0, [sp, #8]
 8004088:	4631      	mov	r1, r6
 800408a:	4620      	mov	r0, r4
 800408c:	f000 fb36 	bl	80046fc <__mdiff>
 8004090:	68c3      	ldr	r3, [r0, #12]
 8004092:	4602      	mov	r2, r0
 8004094:	bb03      	cbnz	r3, 80040d8 <_dtoa_r+0xa00>
 8004096:	4601      	mov	r1, r0
 8004098:	9009      	str	r0, [sp, #36]	; 0x24
 800409a:	4658      	mov	r0, fp
 800409c:	f000 fb14 	bl	80046c8 <__mcmp>
 80040a0:	4603      	mov	r3, r0
 80040a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040a4:	4611      	mov	r1, r2
 80040a6:	4620      	mov	r0, r4
 80040a8:	9309      	str	r3, [sp, #36]	; 0x24
 80040aa:	f000 f92c 	bl	8004306 <_Bfree>
 80040ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040b0:	b9a3      	cbnz	r3, 80040dc <_dtoa_r+0xa04>
 80040b2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80040b4:	b992      	cbnz	r2, 80040dc <_dtoa_r+0xa04>
 80040b6:	9a08      	ldr	r2, [sp, #32]
 80040b8:	b982      	cbnz	r2, 80040dc <_dtoa_r+0xa04>
 80040ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80040be:	d029      	beq.n	8004114 <_dtoa_r+0xa3c>
 80040c0:	9b02      	ldr	r3, [sp, #8]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	dd01      	ble.n	80040ca <_dtoa_r+0x9f2>
 80040c6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80040ca:	9b07      	ldr	r3, [sp, #28]
 80040cc:	1c5d      	adds	r5, r3, #1
 80040ce:	f883 8000 	strb.w	r8, [r3]
 80040d2:	e784      	b.n	8003fde <_dtoa_r+0x906>
 80040d4:	4638      	mov	r0, r7
 80040d6:	e7c2      	b.n	800405e <_dtoa_r+0x986>
 80040d8:	2301      	movs	r3, #1
 80040da:	e7e3      	b.n	80040a4 <_dtoa_r+0x9cc>
 80040dc:	9a02      	ldr	r2, [sp, #8]
 80040de:	2a00      	cmp	r2, #0
 80040e0:	db04      	blt.n	80040ec <_dtoa_r+0xa14>
 80040e2:	d123      	bne.n	800412c <_dtoa_r+0xa54>
 80040e4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80040e6:	bb0a      	cbnz	r2, 800412c <_dtoa_r+0xa54>
 80040e8:	9a08      	ldr	r2, [sp, #32]
 80040ea:	b9fa      	cbnz	r2, 800412c <_dtoa_r+0xa54>
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	ddec      	ble.n	80040ca <_dtoa_r+0x9f2>
 80040f0:	4659      	mov	r1, fp
 80040f2:	2201      	movs	r2, #1
 80040f4:	4620      	mov	r0, r4
 80040f6:	f000 fa93 	bl	8004620 <__lshift>
 80040fa:	4631      	mov	r1, r6
 80040fc:	4683      	mov	fp, r0
 80040fe:	f000 fae3 	bl	80046c8 <__mcmp>
 8004102:	2800      	cmp	r0, #0
 8004104:	dc03      	bgt.n	800410e <_dtoa_r+0xa36>
 8004106:	d1e0      	bne.n	80040ca <_dtoa_r+0x9f2>
 8004108:	f018 0f01 	tst.w	r8, #1
 800410c:	d0dd      	beq.n	80040ca <_dtoa_r+0x9f2>
 800410e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004112:	d1d8      	bne.n	80040c6 <_dtoa_r+0x9ee>
 8004114:	9b07      	ldr	r3, [sp, #28]
 8004116:	9a07      	ldr	r2, [sp, #28]
 8004118:	1c5d      	adds	r5, r3, #1
 800411a:	2339      	movs	r3, #57	; 0x39
 800411c:	7013      	strb	r3, [r2, #0]
 800411e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004122:	1e6a      	subs	r2, r5, #1
 8004124:	2b39      	cmp	r3, #57	; 0x39
 8004126:	d04d      	beq.n	80041c4 <_dtoa_r+0xaec>
 8004128:	3301      	adds	r3, #1
 800412a:	e052      	b.n	80041d2 <_dtoa_r+0xafa>
 800412c:	9a07      	ldr	r2, [sp, #28]
 800412e:	2b00      	cmp	r3, #0
 8004130:	f102 0501 	add.w	r5, r2, #1
 8004134:	dd06      	ble.n	8004144 <_dtoa_r+0xa6c>
 8004136:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800413a:	d0eb      	beq.n	8004114 <_dtoa_r+0xa3c>
 800413c:	f108 0801 	add.w	r8, r8, #1
 8004140:	9b07      	ldr	r3, [sp, #28]
 8004142:	e7c4      	b.n	80040ce <_dtoa_r+0x9f6>
 8004144:	9b06      	ldr	r3, [sp, #24]
 8004146:	9a04      	ldr	r2, [sp, #16]
 8004148:	1aeb      	subs	r3, r5, r3
 800414a:	4293      	cmp	r3, r2
 800414c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004150:	d021      	beq.n	8004196 <_dtoa_r+0xabe>
 8004152:	4659      	mov	r1, fp
 8004154:	2300      	movs	r3, #0
 8004156:	220a      	movs	r2, #10
 8004158:	4620      	mov	r0, r4
 800415a:	f000 f8eb 	bl	8004334 <__multadd>
 800415e:	45b9      	cmp	r9, r7
 8004160:	4683      	mov	fp, r0
 8004162:	f04f 0300 	mov.w	r3, #0
 8004166:	f04f 020a 	mov.w	r2, #10
 800416a:	4649      	mov	r1, r9
 800416c:	4620      	mov	r0, r4
 800416e:	d105      	bne.n	800417c <_dtoa_r+0xaa4>
 8004170:	f000 f8e0 	bl	8004334 <__multadd>
 8004174:	4681      	mov	r9, r0
 8004176:	4607      	mov	r7, r0
 8004178:	9507      	str	r5, [sp, #28]
 800417a:	e778      	b.n	800406e <_dtoa_r+0x996>
 800417c:	f000 f8da 	bl	8004334 <__multadd>
 8004180:	4639      	mov	r1, r7
 8004182:	4681      	mov	r9, r0
 8004184:	2300      	movs	r3, #0
 8004186:	220a      	movs	r2, #10
 8004188:	4620      	mov	r0, r4
 800418a:	f000 f8d3 	bl	8004334 <__multadd>
 800418e:	4607      	mov	r7, r0
 8004190:	e7f2      	b.n	8004178 <_dtoa_r+0xaa0>
 8004192:	f04f 0900 	mov.w	r9, #0
 8004196:	4659      	mov	r1, fp
 8004198:	2201      	movs	r2, #1
 800419a:	4620      	mov	r0, r4
 800419c:	f000 fa40 	bl	8004620 <__lshift>
 80041a0:	4631      	mov	r1, r6
 80041a2:	4683      	mov	fp, r0
 80041a4:	f000 fa90 	bl	80046c8 <__mcmp>
 80041a8:	2800      	cmp	r0, #0
 80041aa:	dcb8      	bgt.n	800411e <_dtoa_r+0xa46>
 80041ac:	d102      	bne.n	80041b4 <_dtoa_r+0xadc>
 80041ae:	f018 0f01 	tst.w	r8, #1
 80041b2:	d1b4      	bne.n	800411e <_dtoa_r+0xa46>
 80041b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80041b8:	1e6a      	subs	r2, r5, #1
 80041ba:	2b30      	cmp	r3, #48	; 0x30
 80041bc:	f47f af0f 	bne.w	8003fde <_dtoa_r+0x906>
 80041c0:	4615      	mov	r5, r2
 80041c2:	e7f7      	b.n	80041b4 <_dtoa_r+0xadc>
 80041c4:	9b06      	ldr	r3, [sp, #24]
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d105      	bne.n	80041d6 <_dtoa_r+0xafe>
 80041ca:	2331      	movs	r3, #49	; 0x31
 80041cc:	9a06      	ldr	r2, [sp, #24]
 80041ce:	f10a 0a01 	add.w	sl, sl, #1
 80041d2:	7013      	strb	r3, [r2, #0]
 80041d4:	e703      	b.n	8003fde <_dtoa_r+0x906>
 80041d6:	4615      	mov	r5, r2
 80041d8:	e7a1      	b.n	800411e <_dtoa_r+0xa46>
 80041da:	4b17      	ldr	r3, [pc, #92]	; (8004238 <_dtoa_r+0xb60>)
 80041dc:	f7ff bae1 	b.w	80037a2 <_dtoa_r+0xca>
 80041e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f47f aabb 	bne.w	800375e <_dtoa_r+0x86>
 80041e8:	4b14      	ldr	r3, [pc, #80]	; (800423c <_dtoa_r+0xb64>)
 80041ea:	f7ff bada 	b.w	80037a2 <_dtoa_r+0xca>
 80041ee:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	f77f ae3f 	ble.w	8003e74 <_dtoa_r+0x79c>
 80041f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041f8:	9308      	str	r3, [sp, #32]
 80041fa:	e653      	b.n	8003ea4 <_dtoa_r+0x7cc>
 80041fc:	9b04      	ldr	r3, [sp, #16]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	dc03      	bgt.n	800420a <_dtoa_r+0xb32>
 8004202:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004204:	2b02      	cmp	r3, #2
 8004206:	f73f aed5 	bgt.w	8003fb4 <_dtoa_r+0x8dc>
 800420a:	9d06      	ldr	r5, [sp, #24]
 800420c:	4631      	mov	r1, r6
 800420e:	4658      	mov	r0, fp
 8004210:	f7ff f9d2 	bl	80035b8 <quorem>
 8004214:	9b06      	ldr	r3, [sp, #24]
 8004216:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800421a:	f805 8b01 	strb.w	r8, [r5], #1
 800421e:	9a04      	ldr	r2, [sp, #16]
 8004220:	1aeb      	subs	r3, r5, r3
 8004222:	429a      	cmp	r2, r3
 8004224:	ddb5      	ble.n	8004192 <_dtoa_r+0xaba>
 8004226:	4659      	mov	r1, fp
 8004228:	2300      	movs	r3, #0
 800422a:	220a      	movs	r2, #10
 800422c:	4620      	mov	r0, r4
 800422e:	f000 f881 	bl	8004334 <__multadd>
 8004232:	4683      	mov	fp, r0
 8004234:	e7ea      	b.n	800420c <_dtoa_r+0xb34>
 8004236:	bf00      	nop
 8004238:	08004dd0 	.word	0x08004dd0
 800423c:	08004df4 	.word	0x08004df4

08004240 <_localeconv_r>:
 8004240:	4b04      	ldr	r3, [pc, #16]	; (8004254 <_localeconv_r+0x14>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	6a18      	ldr	r0, [r3, #32]
 8004246:	4b04      	ldr	r3, [pc, #16]	; (8004258 <_localeconv_r+0x18>)
 8004248:	2800      	cmp	r0, #0
 800424a:	bf08      	it	eq
 800424c:	4618      	moveq	r0, r3
 800424e:	30f0      	adds	r0, #240	; 0xf0
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	2000000c 	.word	0x2000000c
 8004258:	20000070 	.word	0x20000070

0800425c <malloc>:
 800425c:	4b02      	ldr	r3, [pc, #8]	; (8004268 <malloc+0xc>)
 800425e:	4601      	mov	r1, r0
 8004260:	6818      	ldr	r0, [r3, #0]
 8004262:	f000 bb53 	b.w	800490c <_malloc_r>
 8004266:	bf00      	nop
 8004268:	2000000c 	.word	0x2000000c

0800426c <memchr>:
 800426c:	b510      	push	{r4, lr}
 800426e:	b2c9      	uxtb	r1, r1
 8004270:	4402      	add	r2, r0
 8004272:	4290      	cmp	r0, r2
 8004274:	4603      	mov	r3, r0
 8004276:	d101      	bne.n	800427c <memchr+0x10>
 8004278:	2300      	movs	r3, #0
 800427a:	e003      	b.n	8004284 <memchr+0x18>
 800427c:	781c      	ldrb	r4, [r3, #0]
 800427e:	3001      	adds	r0, #1
 8004280:	428c      	cmp	r4, r1
 8004282:	d1f6      	bne.n	8004272 <memchr+0x6>
 8004284:	4618      	mov	r0, r3
 8004286:	bd10      	pop	{r4, pc}

08004288 <memcpy>:
 8004288:	b510      	push	{r4, lr}
 800428a:	1e43      	subs	r3, r0, #1
 800428c:	440a      	add	r2, r1
 800428e:	4291      	cmp	r1, r2
 8004290:	d100      	bne.n	8004294 <memcpy+0xc>
 8004292:	bd10      	pop	{r4, pc}
 8004294:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004298:	f803 4f01 	strb.w	r4, [r3, #1]!
 800429c:	e7f7      	b.n	800428e <memcpy+0x6>

0800429e <_Balloc>:
 800429e:	b570      	push	{r4, r5, r6, lr}
 80042a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80042a2:	4604      	mov	r4, r0
 80042a4:	460e      	mov	r6, r1
 80042a6:	b93d      	cbnz	r5, 80042b8 <_Balloc+0x1a>
 80042a8:	2010      	movs	r0, #16
 80042aa:	f7ff ffd7 	bl	800425c <malloc>
 80042ae:	6260      	str	r0, [r4, #36]	; 0x24
 80042b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80042b4:	6005      	str	r5, [r0, #0]
 80042b6:	60c5      	str	r5, [r0, #12]
 80042b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80042ba:	68eb      	ldr	r3, [r5, #12]
 80042bc:	b183      	cbz	r3, 80042e0 <_Balloc+0x42>
 80042be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80042c6:	b9b8      	cbnz	r0, 80042f8 <_Balloc+0x5a>
 80042c8:	2101      	movs	r1, #1
 80042ca:	fa01 f506 	lsl.w	r5, r1, r6
 80042ce:	1d6a      	adds	r2, r5, #5
 80042d0:	0092      	lsls	r2, r2, #2
 80042d2:	4620      	mov	r0, r4
 80042d4:	f000 fabf 	bl	8004856 <_calloc_r>
 80042d8:	b160      	cbz	r0, 80042f4 <_Balloc+0x56>
 80042da:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80042de:	e00e      	b.n	80042fe <_Balloc+0x60>
 80042e0:	2221      	movs	r2, #33	; 0x21
 80042e2:	2104      	movs	r1, #4
 80042e4:	4620      	mov	r0, r4
 80042e6:	f000 fab6 	bl	8004856 <_calloc_r>
 80042ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042ec:	60e8      	str	r0, [r5, #12]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1e4      	bne.n	80042be <_Balloc+0x20>
 80042f4:	2000      	movs	r0, #0
 80042f6:	bd70      	pop	{r4, r5, r6, pc}
 80042f8:	6802      	ldr	r2, [r0, #0]
 80042fa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80042fe:	2300      	movs	r3, #0
 8004300:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004304:	e7f7      	b.n	80042f6 <_Balloc+0x58>

08004306 <_Bfree>:
 8004306:	b570      	push	{r4, r5, r6, lr}
 8004308:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800430a:	4606      	mov	r6, r0
 800430c:	460d      	mov	r5, r1
 800430e:	b93c      	cbnz	r4, 8004320 <_Bfree+0x1a>
 8004310:	2010      	movs	r0, #16
 8004312:	f7ff ffa3 	bl	800425c <malloc>
 8004316:	6270      	str	r0, [r6, #36]	; 0x24
 8004318:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800431c:	6004      	str	r4, [r0, #0]
 800431e:	60c4      	str	r4, [r0, #12]
 8004320:	b13d      	cbz	r5, 8004332 <_Bfree+0x2c>
 8004322:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004324:	686a      	ldr	r2, [r5, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800432c:	6029      	str	r1, [r5, #0]
 800432e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004332:	bd70      	pop	{r4, r5, r6, pc}

08004334 <__multadd>:
 8004334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004338:	461f      	mov	r7, r3
 800433a:	4606      	mov	r6, r0
 800433c:	460c      	mov	r4, r1
 800433e:	2300      	movs	r3, #0
 8004340:	690d      	ldr	r5, [r1, #16]
 8004342:	f101 0c14 	add.w	ip, r1, #20
 8004346:	f8dc 0000 	ldr.w	r0, [ip]
 800434a:	3301      	adds	r3, #1
 800434c:	b281      	uxth	r1, r0
 800434e:	fb02 7101 	mla	r1, r2, r1, r7
 8004352:	0c00      	lsrs	r0, r0, #16
 8004354:	0c0f      	lsrs	r7, r1, #16
 8004356:	fb02 7000 	mla	r0, r2, r0, r7
 800435a:	b289      	uxth	r1, r1
 800435c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004360:	429d      	cmp	r5, r3
 8004362:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004366:	f84c 1b04 	str.w	r1, [ip], #4
 800436a:	dcec      	bgt.n	8004346 <__multadd+0x12>
 800436c:	b1d7      	cbz	r7, 80043a4 <__multadd+0x70>
 800436e:	68a3      	ldr	r3, [r4, #8]
 8004370:	42ab      	cmp	r3, r5
 8004372:	dc12      	bgt.n	800439a <__multadd+0x66>
 8004374:	6861      	ldr	r1, [r4, #4]
 8004376:	4630      	mov	r0, r6
 8004378:	3101      	adds	r1, #1
 800437a:	f7ff ff90 	bl	800429e <_Balloc>
 800437e:	4680      	mov	r8, r0
 8004380:	6922      	ldr	r2, [r4, #16]
 8004382:	f104 010c 	add.w	r1, r4, #12
 8004386:	3202      	adds	r2, #2
 8004388:	0092      	lsls	r2, r2, #2
 800438a:	300c      	adds	r0, #12
 800438c:	f7ff ff7c 	bl	8004288 <memcpy>
 8004390:	4621      	mov	r1, r4
 8004392:	4630      	mov	r0, r6
 8004394:	f7ff ffb7 	bl	8004306 <_Bfree>
 8004398:	4644      	mov	r4, r8
 800439a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800439e:	3501      	adds	r5, #1
 80043a0:	615f      	str	r7, [r3, #20]
 80043a2:	6125      	str	r5, [r4, #16]
 80043a4:	4620      	mov	r0, r4
 80043a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080043aa <__hi0bits>:
 80043aa:	0c02      	lsrs	r2, r0, #16
 80043ac:	0412      	lsls	r2, r2, #16
 80043ae:	4603      	mov	r3, r0
 80043b0:	b9b2      	cbnz	r2, 80043e0 <__hi0bits+0x36>
 80043b2:	0403      	lsls	r3, r0, #16
 80043b4:	2010      	movs	r0, #16
 80043b6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80043ba:	bf04      	itt	eq
 80043bc:	021b      	lsleq	r3, r3, #8
 80043be:	3008      	addeq	r0, #8
 80043c0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80043c4:	bf04      	itt	eq
 80043c6:	011b      	lsleq	r3, r3, #4
 80043c8:	3004      	addeq	r0, #4
 80043ca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80043ce:	bf04      	itt	eq
 80043d0:	009b      	lsleq	r3, r3, #2
 80043d2:	3002      	addeq	r0, #2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	db06      	blt.n	80043e6 <__hi0bits+0x3c>
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	d503      	bpl.n	80043e4 <__hi0bits+0x3a>
 80043dc:	3001      	adds	r0, #1
 80043de:	4770      	bx	lr
 80043e0:	2000      	movs	r0, #0
 80043e2:	e7e8      	b.n	80043b6 <__hi0bits+0xc>
 80043e4:	2020      	movs	r0, #32
 80043e6:	4770      	bx	lr

080043e8 <__lo0bits>:
 80043e8:	6803      	ldr	r3, [r0, #0]
 80043ea:	4601      	mov	r1, r0
 80043ec:	f013 0207 	ands.w	r2, r3, #7
 80043f0:	d00b      	beq.n	800440a <__lo0bits+0x22>
 80043f2:	07da      	lsls	r2, r3, #31
 80043f4:	d423      	bmi.n	800443e <__lo0bits+0x56>
 80043f6:	0798      	lsls	r0, r3, #30
 80043f8:	bf49      	itett	mi
 80043fa:	085b      	lsrmi	r3, r3, #1
 80043fc:	089b      	lsrpl	r3, r3, #2
 80043fe:	2001      	movmi	r0, #1
 8004400:	600b      	strmi	r3, [r1, #0]
 8004402:	bf5c      	itt	pl
 8004404:	600b      	strpl	r3, [r1, #0]
 8004406:	2002      	movpl	r0, #2
 8004408:	4770      	bx	lr
 800440a:	b298      	uxth	r0, r3
 800440c:	b9a8      	cbnz	r0, 800443a <__lo0bits+0x52>
 800440e:	2010      	movs	r0, #16
 8004410:	0c1b      	lsrs	r3, r3, #16
 8004412:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004416:	bf04      	itt	eq
 8004418:	0a1b      	lsreq	r3, r3, #8
 800441a:	3008      	addeq	r0, #8
 800441c:	071a      	lsls	r2, r3, #28
 800441e:	bf04      	itt	eq
 8004420:	091b      	lsreq	r3, r3, #4
 8004422:	3004      	addeq	r0, #4
 8004424:	079a      	lsls	r2, r3, #30
 8004426:	bf04      	itt	eq
 8004428:	089b      	lsreq	r3, r3, #2
 800442a:	3002      	addeq	r0, #2
 800442c:	07da      	lsls	r2, r3, #31
 800442e:	d402      	bmi.n	8004436 <__lo0bits+0x4e>
 8004430:	085b      	lsrs	r3, r3, #1
 8004432:	d006      	beq.n	8004442 <__lo0bits+0x5a>
 8004434:	3001      	adds	r0, #1
 8004436:	600b      	str	r3, [r1, #0]
 8004438:	4770      	bx	lr
 800443a:	4610      	mov	r0, r2
 800443c:	e7e9      	b.n	8004412 <__lo0bits+0x2a>
 800443e:	2000      	movs	r0, #0
 8004440:	4770      	bx	lr
 8004442:	2020      	movs	r0, #32
 8004444:	4770      	bx	lr

08004446 <__i2b>:
 8004446:	b510      	push	{r4, lr}
 8004448:	460c      	mov	r4, r1
 800444a:	2101      	movs	r1, #1
 800444c:	f7ff ff27 	bl	800429e <_Balloc>
 8004450:	2201      	movs	r2, #1
 8004452:	6144      	str	r4, [r0, #20]
 8004454:	6102      	str	r2, [r0, #16]
 8004456:	bd10      	pop	{r4, pc}

08004458 <__multiply>:
 8004458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800445c:	4614      	mov	r4, r2
 800445e:	690a      	ldr	r2, [r1, #16]
 8004460:	6923      	ldr	r3, [r4, #16]
 8004462:	4688      	mov	r8, r1
 8004464:	429a      	cmp	r2, r3
 8004466:	bfbe      	ittt	lt
 8004468:	460b      	movlt	r3, r1
 800446a:	46a0      	movlt	r8, r4
 800446c:	461c      	movlt	r4, r3
 800446e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004472:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004476:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800447a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800447e:	eb07 0609 	add.w	r6, r7, r9
 8004482:	42b3      	cmp	r3, r6
 8004484:	bfb8      	it	lt
 8004486:	3101      	addlt	r1, #1
 8004488:	f7ff ff09 	bl	800429e <_Balloc>
 800448c:	f100 0514 	add.w	r5, r0, #20
 8004490:	462b      	mov	r3, r5
 8004492:	2200      	movs	r2, #0
 8004494:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004498:	4573      	cmp	r3, lr
 800449a:	d316      	bcc.n	80044ca <__multiply+0x72>
 800449c:	f104 0214 	add.w	r2, r4, #20
 80044a0:	f108 0114 	add.w	r1, r8, #20
 80044a4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80044a8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	9b00      	ldr	r3, [sp, #0]
 80044b0:	9201      	str	r2, [sp, #4]
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d80c      	bhi.n	80044d0 <__multiply+0x78>
 80044b6:	2e00      	cmp	r6, #0
 80044b8:	dd03      	ble.n	80044c2 <__multiply+0x6a>
 80044ba:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d05d      	beq.n	800457e <__multiply+0x126>
 80044c2:	6106      	str	r6, [r0, #16]
 80044c4:	b003      	add	sp, #12
 80044c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ca:	f843 2b04 	str.w	r2, [r3], #4
 80044ce:	e7e3      	b.n	8004498 <__multiply+0x40>
 80044d0:	f8b2 b000 	ldrh.w	fp, [r2]
 80044d4:	f1bb 0f00 	cmp.w	fp, #0
 80044d8:	d023      	beq.n	8004522 <__multiply+0xca>
 80044da:	4689      	mov	r9, r1
 80044dc:	46ac      	mov	ip, r5
 80044de:	f04f 0800 	mov.w	r8, #0
 80044e2:	f859 4b04 	ldr.w	r4, [r9], #4
 80044e6:	f8dc a000 	ldr.w	sl, [ip]
 80044ea:	b2a3      	uxth	r3, r4
 80044ec:	fa1f fa8a 	uxth.w	sl, sl
 80044f0:	fb0b a303 	mla	r3, fp, r3, sl
 80044f4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80044f8:	f8dc 4000 	ldr.w	r4, [ip]
 80044fc:	4443      	add	r3, r8
 80044fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004502:	fb0b 840a 	mla	r4, fp, sl, r8
 8004506:	46e2      	mov	sl, ip
 8004508:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800450c:	b29b      	uxth	r3, r3
 800450e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004512:	454f      	cmp	r7, r9
 8004514:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004518:	f84a 3b04 	str.w	r3, [sl], #4
 800451c:	d82b      	bhi.n	8004576 <__multiply+0x11e>
 800451e:	f8cc 8004 	str.w	r8, [ip, #4]
 8004522:	9b01      	ldr	r3, [sp, #4]
 8004524:	3204      	adds	r2, #4
 8004526:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800452a:	f1ba 0f00 	cmp.w	sl, #0
 800452e:	d020      	beq.n	8004572 <__multiply+0x11a>
 8004530:	4689      	mov	r9, r1
 8004532:	46a8      	mov	r8, r5
 8004534:	f04f 0b00 	mov.w	fp, #0
 8004538:	682b      	ldr	r3, [r5, #0]
 800453a:	f8b9 c000 	ldrh.w	ip, [r9]
 800453e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004542:	b29b      	uxth	r3, r3
 8004544:	fb0a 440c 	mla	r4, sl, ip, r4
 8004548:	46c4      	mov	ip, r8
 800454a:	445c      	add	r4, fp
 800454c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004550:	f84c 3b04 	str.w	r3, [ip], #4
 8004554:	f859 3b04 	ldr.w	r3, [r9], #4
 8004558:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800455c:	0c1b      	lsrs	r3, r3, #16
 800455e:	fb0a b303 	mla	r3, sl, r3, fp
 8004562:	454f      	cmp	r7, r9
 8004564:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004568:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800456c:	d805      	bhi.n	800457a <__multiply+0x122>
 800456e:	f8c8 3004 	str.w	r3, [r8, #4]
 8004572:	3504      	adds	r5, #4
 8004574:	e79b      	b.n	80044ae <__multiply+0x56>
 8004576:	46d4      	mov	ip, sl
 8004578:	e7b3      	b.n	80044e2 <__multiply+0x8a>
 800457a:	46e0      	mov	r8, ip
 800457c:	e7dd      	b.n	800453a <__multiply+0xe2>
 800457e:	3e01      	subs	r6, #1
 8004580:	e799      	b.n	80044b6 <__multiply+0x5e>
	...

08004584 <__pow5mult>:
 8004584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004588:	4615      	mov	r5, r2
 800458a:	f012 0203 	ands.w	r2, r2, #3
 800458e:	4606      	mov	r6, r0
 8004590:	460f      	mov	r7, r1
 8004592:	d007      	beq.n	80045a4 <__pow5mult+0x20>
 8004594:	4c21      	ldr	r4, [pc, #132]	; (800461c <__pow5mult+0x98>)
 8004596:	3a01      	subs	r2, #1
 8004598:	2300      	movs	r3, #0
 800459a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800459e:	f7ff fec9 	bl	8004334 <__multadd>
 80045a2:	4607      	mov	r7, r0
 80045a4:	10ad      	asrs	r5, r5, #2
 80045a6:	d035      	beq.n	8004614 <__pow5mult+0x90>
 80045a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80045aa:	b93c      	cbnz	r4, 80045bc <__pow5mult+0x38>
 80045ac:	2010      	movs	r0, #16
 80045ae:	f7ff fe55 	bl	800425c <malloc>
 80045b2:	6270      	str	r0, [r6, #36]	; 0x24
 80045b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80045b8:	6004      	str	r4, [r0, #0]
 80045ba:	60c4      	str	r4, [r0, #12]
 80045bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80045c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80045c4:	b94c      	cbnz	r4, 80045da <__pow5mult+0x56>
 80045c6:	f240 2171 	movw	r1, #625	; 0x271
 80045ca:	4630      	mov	r0, r6
 80045cc:	f7ff ff3b 	bl	8004446 <__i2b>
 80045d0:	2300      	movs	r3, #0
 80045d2:	4604      	mov	r4, r0
 80045d4:	f8c8 0008 	str.w	r0, [r8, #8]
 80045d8:	6003      	str	r3, [r0, #0]
 80045da:	f04f 0800 	mov.w	r8, #0
 80045de:	07eb      	lsls	r3, r5, #31
 80045e0:	d50a      	bpl.n	80045f8 <__pow5mult+0x74>
 80045e2:	4639      	mov	r1, r7
 80045e4:	4622      	mov	r2, r4
 80045e6:	4630      	mov	r0, r6
 80045e8:	f7ff ff36 	bl	8004458 <__multiply>
 80045ec:	4681      	mov	r9, r0
 80045ee:	4639      	mov	r1, r7
 80045f0:	4630      	mov	r0, r6
 80045f2:	f7ff fe88 	bl	8004306 <_Bfree>
 80045f6:	464f      	mov	r7, r9
 80045f8:	106d      	asrs	r5, r5, #1
 80045fa:	d00b      	beq.n	8004614 <__pow5mult+0x90>
 80045fc:	6820      	ldr	r0, [r4, #0]
 80045fe:	b938      	cbnz	r0, 8004610 <__pow5mult+0x8c>
 8004600:	4622      	mov	r2, r4
 8004602:	4621      	mov	r1, r4
 8004604:	4630      	mov	r0, r6
 8004606:	f7ff ff27 	bl	8004458 <__multiply>
 800460a:	6020      	str	r0, [r4, #0]
 800460c:	f8c0 8000 	str.w	r8, [r0]
 8004610:	4604      	mov	r4, r0
 8004612:	e7e4      	b.n	80045de <__pow5mult+0x5a>
 8004614:	4638      	mov	r0, r7
 8004616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800461a:	bf00      	nop
 800461c:	08004ef8 	.word	0x08004ef8

08004620 <__lshift>:
 8004620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004624:	460c      	mov	r4, r1
 8004626:	4607      	mov	r7, r0
 8004628:	4616      	mov	r6, r2
 800462a:	6923      	ldr	r3, [r4, #16]
 800462c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004630:	eb0a 0903 	add.w	r9, sl, r3
 8004634:	6849      	ldr	r1, [r1, #4]
 8004636:	68a3      	ldr	r3, [r4, #8]
 8004638:	f109 0501 	add.w	r5, r9, #1
 800463c:	42ab      	cmp	r3, r5
 800463e:	db32      	blt.n	80046a6 <__lshift+0x86>
 8004640:	4638      	mov	r0, r7
 8004642:	f7ff fe2c 	bl	800429e <_Balloc>
 8004646:	2300      	movs	r3, #0
 8004648:	4680      	mov	r8, r0
 800464a:	461a      	mov	r2, r3
 800464c:	f100 0114 	add.w	r1, r0, #20
 8004650:	4553      	cmp	r3, sl
 8004652:	db2b      	blt.n	80046ac <__lshift+0x8c>
 8004654:	6920      	ldr	r0, [r4, #16]
 8004656:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800465a:	f104 0314 	add.w	r3, r4, #20
 800465e:	f016 021f 	ands.w	r2, r6, #31
 8004662:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004666:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800466a:	d025      	beq.n	80046b8 <__lshift+0x98>
 800466c:	2000      	movs	r0, #0
 800466e:	f1c2 0e20 	rsb	lr, r2, #32
 8004672:	468a      	mov	sl, r1
 8004674:	681e      	ldr	r6, [r3, #0]
 8004676:	4096      	lsls	r6, r2
 8004678:	4330      	orrs	r0, r6
 800467a:	f84a 0b04 	str.w	r0, [sl], #4
 800467e:	f853 0b04 	ldr.w	r0, [r3], #4
 8004682:	459c      	cmp	ip, r3
 8004684:	fa20 f00e 	lsr.w	r0, r0, lr
 8004688:	d814      	bhi.n	80046b4 <__lshift+0x94>
 800468a:	6048      	str	r0, [r1, #4]
 800468c:	b108      	cbz	r0, 8004692 <__lshift+0x72>
 800468e:	f109 0502 	add.w	r5, r9, #2
 8004692:	3d01      	subs	r5, #1
 8004694:	4638      	mov	r0, r7
 8004696:	f8c8 5010 	str.w	r5, [r8, #16]
 800469a:	4621      	mov	r1, r4
 800469c:	f7ff fe33 	bl	8004306 <_Bfree>
 80046a0:	4640      	mov	r0, r8
 80046a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a6:	3101      	adds	r1, #1
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	e7c7      	b.n	800463c <__lshift+0x1c>
 80046ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80046b0:	3301      	adds	r3, #1
 80046b2:	e7cd      	b.n	8004650 <__lshift+0x30>
 80046b4:	4651      	mov	r1, sl
 80046b6:	e7dc      	b.n	8004672 <__lshift+0x52>
 80046b8:	3904      	subs	r1, #4
 80046ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80046be:	459c      	cmp	ip, r3
 80046c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80046c4:	d8f9      	bhi.n	80046ba <__lshift+0x9a>
 80046c6:	e7e4      	b.n	8004692 <__lshift+0x72>

080046c8 <__mcmp>:
 80046c8:	6903      	ldr	r3, [r0, #16]
 80046ca:	690a      	ldr	r2, [r1, #16]
 80046cc:	b530      	push	{r4, r5, lr}
 80046ce:	1a9b      	subs	r3, r3, r2
 80046d0:	d10c      	bne.n	80046ec <__mcmp+0x24>
 80046d2:	0092      	lsls	r2, r2, #2
 80046d4:	3014      	adds	r0, #20
 80046d6:	3114      	adds	r1, #20
 80046d8:	1884      	adds	r4, r0, r2
 80046da:	4411      	add	r1, r2
 80046dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80046e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80046e4:	4295      	cmp	r5, r2
 80046e6:	d003      	beq.n	80046f0 <__mcmp+0x28>
 80046e8:	d305      	bcc.n	80046f6 <__mcmp+0x2e>
 80046ea:	2301      	movs	r3, #1
 80046ec:	4618      	mov	r0, r3
 80046ee:	bd30      	pop	{r4, r5, pc}
 80046f0:	42a0      	cmp	r0, r4
 80046f2:	d3f3      	bcc.n	80046dc <__mcmp+0x14>
 80046f4:	e7fa      	b.n	80046ec <__mcmp+0x24>
 80046f6:	f04f 33ff 	mov.w	r3, #4294967295
 80046fa:	e7f7      	b.n	80046ec <__mcmp+0x24>

080046fc <__mdiff>:
 80046fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004700:	460d      	mov	r5, r1
 8004702:	4607      	mov	r7, r0
 8004704:	4611      	mov	r1, r2
 8004706:	4628      	mov	r0, r5
 8004708:	4614      	mov	r4, r2
 800470a:	f7ff ffdd 	bl	80046c8 <__mcmp>
 800470e:	1e06      	subs	r6, r0, #0
 8004710:	d108      	bne.n	8004724 <__mdiff+0x28>
 8004712:	4631      	mov	r1, r6
 8004714:	4638      	mov	r0, r7
 8004716:	f7ff fdc2 	bl	800429e <_Balloc>
 800471a:	2301      	movs	r3, #1
 800471c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004724:	bfa4      	itt	ge
 8004726:	4623      	movge	r3, r4
 8004728:	462c      	movge	r4, r5
 800472a:	4638      	mov	r0, r7
 800472c:	6861      	ldr	r1, [r4, #4]
 800472e:	bfa6      	itte	ge
 8004730:	461d      	movge	r5, r3
 8004732:	2600      	movge	r6, #0
 8004734:	2601      	movlt	r6, #1
 8004736:	f7ff fdb2 	bl	800429e <_Balloc>
 800473a:	f04f 0e00 	mov.w	lr, #0
 800473e:	60c6      	str	r6, [r0, #12]
 8004740:	692b      	ldr	r3, [r5, #16]
 8004742:	6926      	ldr	r6, [r4, #16]
 8004744:	f104 0214 	add.w	r2, r4, #20
 8004748:	f105 0914 	add.w	r9, r5, #20
 800474c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004750:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004754:	f100 0114 	add.w	r1, r0, #20
 8004758:	f852 ab04 	ldr.w	sl, [r2], #4
 800475c:	f859 5b04 	ldr.w	r5, [r9], #4
 8004760:	fa1f f38a 	uxth.w	r3, sl
 8004764:	4473      	add	r3, lr
 8004766:	b2ac      	uxth	r4, r5
 8004768:	1b1b      	subs	r3, r3, r4
 800476a:	0c2c      	lsrs	r4, r5, #16
 800476c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8004770:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8004774:	b29b      	uxth	r3, r3
 8004776:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800477a:	45c8      	cmp	r8, r9
 800477c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8004780:	4694      	mov	ip, r2
 8004782:	f841 4b04 	str.w	r4, [r1], #4
 8004786:	d8e7      	bhi.n	8004758 <__mdiff+0x5c>
 8004788:	45bc      	cmp	ip, r7
 800478a:	d304      	bcc.n	8004796 <__mdiff+0x9a>
 800478c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004790:	b183      	cbz	r3, 80047b4 <__mdiff+0xb8>
 8004792:	6106      	str	r6, [r0, #16]
 8004794:	e7c4      	b.n	8004720 <__mdiff+0x24>
 8004796:	f85c 4b04 	ldr.w	r4, [ip], #4
 800479a:	b2a2      	uxth	r2, r4
 800479c:	4472      	add	r2, lr
 800479e:	1413      	asrs	r3, r2, #16
 80047a0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80047a4:	b292      	uxth	r2, r2
 80047a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80047aa:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80047ae:	f841 2b04 	str.w	r2, [r1], #4
 80047b2:	e7e9      	b.n	8004788 <__mdiff+0x8c>
 80047b4:	3e01      	subs	r6, #1
 80047b6:	e7e9      	b.n	800478c <__mdiff+0x90>

080047b8 <__d2b>:
 80047b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80047bc:	461c      	mov	r4, r3
 80047be:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80047c2:	2101      	movs	r1, #1
 80047c4:	4690      	mov	r8, r2
 80047c6:	f7ff fd6a 	bl	800429e <_Balloc>
 80047ca:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80047ce:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80047d2:	4607      	mov	r7, r0
 80047d4:	bb34      	cbnz	r4, 8004824 <__d2b+0x6c>
 80047d6:	9201      	str	r2, [sp, #4]
 80047d8:	f1b8 0200 	subs.w	r2, r8, #0
 80047dc:	d027      	beq.n	800482e <__d2b+0x76>
 80047de:	a802      	add	r0, sp, #8
 80047e0:	f840 2d08 	str.w	r2, [r0, #-8]!
 80047e4:	f7ff fe00 	bl	80043e8 <__lo0bits>
 80047e8:	9900      	ldr	r1, [sp, #0]
 80047ea:	b1f0      	cbz	r0, 800482a <__d2b+0x72>
 80047ec:	9a01      	ldr	r2, [sp, #4]
 80047ee:	f1c0 0320 	rsb	r3, r0, #32
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	430b      	orrs	r3, r1
 80047f8:	40c2      	lsrs	r2, r0
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	9201      	str	r2, [sp, #4]
 80047fe:	9b01      	ldr	r3, [sp, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	bf14      	ite	ne
 8004804:	2102      	movne	r1, #2
 8004806:	2101      	moveq	r1, #1
 8004808:	61bb      	str	r3, [r7, #24]
 800480a:	6139      	str	r1, [r7, #16]
 800480c:	b1c4      	cbz	r4, 8004840 <__d2b+0x88>
 800480e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004812:	4404      	add	r4, r0
 8004814:	6034      	str	r4, [r6, #0]
 8004816:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800481a:	6028      	str	r0, [r5, #0]
 800481c:	4638      	mov	r0, r7
 800481e:	b002      	add	sp, #8
 8004820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004824:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004828:	e7d5      	b.n	80047d6 <__d2b+0x1e>
 800482a:	6179      	str	r1, [r7, #20]
 800482c:	e7e7      	b.n	80047fe <__d2b+0x46>
 800482e:	a801      	add	r0, sp, #4
 8004830:	f7ff fdda 	bl	80043e8 <__lo0bits>
 8004834:	2101      	movs	r1, #1
 8004836:	9b01      	ldr	r3, [sp, #4]
 8004838:	6139      	str	r1, [r7, #16]
 800483a:	617b      	str	r3, [r7, #20]
 800483c:	3020      	adds	r0, #32
 800483e:	e7e5      	b.n	800480c <__d2b+0x54>
 8004840:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004844:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004848:	6030      	str	r0, [r6, #0]
 800484a:	6918      	ldr	r0, [r3, #16]
 800484c:	f7ff fdad 	bl	80043aa <__hi0bits>
 8004850:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004854:	e7e1      	b.n	800481a <__d2b+0x62>

08004856 <_calloc_r>:
 8004856:	b538      	push	{r3, r4, r5, lr}
 8004858:	fb02 f401 	mul.w	r4, r2, r1
 800485c:	4621      	mov	r1, r4
 800485e:	f000 f855 	bl	800490c <_malloc_r>
 8004862:	4605      	mov	r5, r0
 8004864:	b118      	cbz	r0, 800486e <_calloc_r+0x18>
 8004866:	4622      	mov	r2, r4
 8004868:	2100      	movs	r1, #0
 800486a:	f7fe fa2d 	bl	8002cc8 <memset>
 800486e:	4628      	mov	r0, r5
 8004870:	bd38      	pop	{r3, r4, r5, pc}
	...

08004874 <_free_r>:
 8004874:	b538      	push	{r3, r4, r5, lr}
 8004876:	4605      	mov	r5, r0
 8004878:	2900      	cmp	r1, #0
 800487a:	d043      	beq.n	8004904 <_free_r+0x90>
 800487c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004880:	1f0c      	subs	r4, r1, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	bfb8      	it	lt
 8004886:	18e4      	addlt	r4, r4, r3
 8004888:	f000 fa27 	bl	8004cda <__malloc_lock>
 800488c:	4a1e      	ldr	r2, [pc, #120]	; (8004908 <_free_r+0x94>)
 800488e:	6813      	ldr	r3, [r2, #0]
 8004890:	4610      	mov	r0, r2
 8004892:	b933      	cbnz	r3, 80048a2 <_free_r+0x2e>
 8004894:	6063      	str	r3, [r4, #4]
 8004896:	6014      	str	r4, [r2, #0]
 8004898:	4628      	mov	r0, r5
 800489a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800489e:	f000 ba1d 	b.w	8004cdc <__malloc_unlock>
 80048a2:	42a3      	cmp	r3, r4
 80048a4:	d90b      	bls.n	80048be <_free_r+0x4a>
 80048a6:	6821      	ldr	r1, [r4, #0]
 80048a8:	1862      	adds	r2, r4, r1
 80048aa:	4293      	cmp	r3, r2
 80048ac:	bf01      	itttt	eq
 80048ae:	681a      	ldreq	r2, [r3, #0]
 80048b0:	685b      	ldreq	r3, [r3, #4]
 80048b2:	1852      	addeq	r2, r2, r1
 80048b4:	6022      	streq	r2, [r4, #0]
 80048b6:	6063      	str	r3, [r4, #4]
 80048b8:	6004      	str	r4, [r0, #0]
 80048ba:	e7ed      	b.n	8004898 <_free_r+0x24>
 80048bc:	4613      	mov	r3, r2
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	b10a      	cbz	r2, 80048c6 <_free_r+0x52>
 80048c2:	42a2      	cmp	r2, r4
 80048c4:	d9fa      	bls.n	80048bc <_free_r+0x48>
 80048c6:	6819      	ldr	r1, [r3, #0]
 80048c8:	1858      	adds	r0, r3, r1
 80048ca:	42a0      	cmp	r0, r4
 80048cc:	d10b      	bne.n	80048e6 <_free_r+0x72>
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	4401      	add	r1, r0
 80048d2:	1858      	adds	r0, r3, r1
 80048d4:	4282      	cmp	r2, r0
 80048d6:	6019      	str	r1, [r3, #0]
 80048d8:	d1de      	bne.n	8004898 <_free_r+0x24>
 80048da:	6810      	ldr	r0, [r2, #0]
 80048dc:	6852      	ldr	r2, [r2, #4]
 80048de:	4401      	add	r1, r0
 80048e0:	6019      	str	r1, [r3, #0]
 80048e2:	605a      	str	r2, [r3, #4]
 80048e4:	e7d8      	b.n	8004898 <_free_r+0x24>
 80048e6:	d902      	bls.n	80048ee <_free_r+0x7a>
 80048e8:	230c      	movs	r3, #12
 80048ea:	602b      	str	r3, [r5, #0]
 80048ec:	e7d4      	b.n	8004898 <_free_r+0x24>
 80048ee:	6820      	ldr	r0, [r4, #0]
 80048f0:	1821      	adds	r1, r4, r0
 80048f2:	428a      	cmp	r2, r1
 80048f4:	bf01      	itttt	eq
 80048f6:	6811      	ldreq	r1, [r2, #0]
 80048f8:	6852      	ldreq	r2, [r2, #4]
 80048fa:	1809      	addeq	r1, r1, r0
 80048fc:	6021      	streq	r1, [r4, #0]
 80048fe:	6062      	str	r2, [r4, #4]
 8004900:	605c      	str	r4, [r3, #4]
 8004902:	e7c9      	b.n	8004898 <_free_r+0x24>
 8004904:	bd38      	pop	{r3, r4, r5, pc}
 8004906:	bf00      	nop
 8004908:	200001fc 	.word	0x200001fc

0800490c <_malloc_r>:
 800490c:	b570      	push	{r4, r5, r6, lr}
 800490e:	1ccd      	adds	r5, r1, #3
 8004910:	f025 0503 	bic.w	r5, r5, #3
 8004914:	3508      	adds	r5, #8
 8004916:	2d0c      	cmp	r5, #12
 8004918:	bf38      	it	cc
 800491a:	250c      	movcc	r5, #12
 800491c:	2d00      	cmp	r5, #0
 800491e:	4606      	mov	r6, r0
 8004920:	db01      	blt.n	8004926 <_malloc_r+0x1a>
 8004922:	42a9      	cmp	r1, r5
 8004924:	d903      	bls.n	800492e <_malloc_r+0x22>
 8004926:	230c      	movs	r3, #12
 8004928:	6033      	str	r3, [r6, #0]
 800492a:	2000      	movs	r0, #0
 800492c:	bd70      	pop	{r4, r5, r6, pc}
 800492e:	f000 f9d4 	bl	8004cda <__malloc_lock>
 8004932:	4a21      	ldr	r2, [pc, #132]	; (80049b8 <_malloc_r+0xac>)
 8004934:	6814      	ldr	r4, [r2, #0]
 8004936:	4621      	mov	r1, r4
 8004938:	b991      	cbnz	r1, 8004960 <_malloc_r+0x54>
 800493a:	4c20      	ldr	r4, [pc, #128]	; (80049bc <_malloc_r+0xb0>)
 800493c:	6823      	ldr	r3, [r4, #0]
 800493e:	b91b      	cbnz	r3, 8004948 <_malloc_r+0x3c>
 8004940:	4630      	mov	r0, r6
 8004942:	f000 f98f 	bl	8004c64 <_sbrk_r>
 8004946:	6020      	str	r0, [r4, #0]
 8004948:	4629      	mov	r1, r5
 800494a:	4630      	mov	r0, r6
 800494c:	f000 f98a 	bl	8004c64 <_sbrk_r>
 8004950:	1c43      	adds	r3, r0, #1
 8004952:	d124      	bne.n	800499e <_malloc_r+0x92>
 8004954:	230c      	movs	r3, #12
 8004956:	4630      	mov	r0, r6
 8004958:	6033      	str	r3, [r6, #0]
 800495a:	f000 f9bf 	bl	8004cdc <__malloc_unlock>
 800495e:	e7e4      	b.n	800492a <_malloc_r+0x1e>
 8004960:	680b      	ldr	r3, [r1, #0]
 8004962:	1b5b      	subs	r3, r3, r5
 8004964:	d418      	bmi.n	8004998 <_malloc_r+0x8c>
 8004966:	2b0b      	cmp	r3, #11
 8004968:	d90f      	bls.n	800498a <_malloc_r+0x7e>
 800496a:	600b      	str	r3, [r1, #0]
 800496c:	18cc      	adds	r4, r1, r3
 800496e:	50cd      	str	r5, [r1, r3]
 8004970:	4630      	mov	r0, r6
 8004972:	f000 f9b3 	bl	8004cdc <__malloc_unlock>
 8004976:	f104 000b 	add.w	r0, r4, #11
 800497a:	1d23      	adds	r3, r4, #4
 800497c:	f020 0007 	bic.w	r0, r0, #7
 8004980:	1ac3      	subs	r3, r0, r3
 8004982:	d0d3      	beq.n	800492c <_malloc_r+0x20>
 8004984:	425a      	negs	r2, r3
 8004986:	50e2      	str	r2, [r4, r3]
 8004988:	e7d0      	b.n	800492c <_malloc_r+0x20>
 800498a:	684b      	ldr	r3, [r1, #4]
 800498c:	428c      	cmp	r4, r1
 800498e:	bf16      	itet	ne
 8004990:	6063      	strne	r3, [r4, #4]
 8004992:	6013      	streq	r3, [r2, #0]
 8004994:	460c      	movne	r4, r1
 8004996:	e7eb      	b.n	8004970 <_malloc_r+0x64>
 8004998:	460c      	mov	r4, r1
 800499a:	6849      	ldr	r1, [r1, #4]
 800499c:	e7cc      	b.n	8004938 <_malloc_r+0x2c>
 800499e:	1cc4      	adds	r4, r0, #3
 80049a0:	f024 0403 	bic.w	r4, r4, #3
 80049a4:	42a0      	cmp	r0, r4
 80049a6:	d005      	beq.n	80049b4 <_malloc_r+0xa8>
 80049a8:	1a21      	subs	r1, r4, r0
 80049aa:	4630      	mov	r0, r6
 80049ac:	f000 f95a 	bl	8004c64 <_sbrk_r>
 80049b0:	3001      	adds	r0, #1
 80049b2:	d0cf      	beq.n	8004954 <_malloc_r+0x48>
 80049b4:	6025      	str	r5, [r4, #0]
 80049b6:	e7db      	b.n	8004970 <_malloc_r+0x64>
 80049b8:	200001fc 	.word	0x200001fc
 80049bc:	20000200 	.word	0x20000200

080049c0 <__ssputs_r>:
 80049c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049c4:	688e      	ldr	r6, [r1, #8]
 80049c6:	4682      	mov	sl, r0
 80049c8:	429e      	cmp	r6, r3
 80049ca:	460c      	mov	r4, r1
 80049cc:	4690      	mov	r8, r2
 80049ce:	4699      	mov	r9, r3
 80049d0:	d837      	bhi.n	8004a42 <__ssputs_r+0x82>
 80049d2:	898a      	ldrh	r2, [r1, #12]
 80049d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049d8:	d031      	beq.n	8004a3e <__ssputs_r+0x7e>
 80049da:	2302      	movs	r3, #2
 80049dc:	6825      	ldr	r5, [r4, #0]
 80049de:	6909      	ldr	r1, [r1, #16]
 80049e0:	1a6f      	subs	r7, r5, r1
 80049e2:	6965      	ldr	r5, [r4, #20]
 80049e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049e8:	fb95 f5f3 	sdiv	r5, r5, r3
 80049ec:	f109 0301 	add.w	r3, r9, #1
 80049f0:	443b      	add	r3, r7
 80049f2:	429d      	cmp	r5, r3
 80049f4:	bf38      	it	cc
 80049f6:	461d      	movcc	r5, r3
 80049f8:	0553      	lsls	r3, r2, #21
 80049fa:	d530      	bpl.n	8004a5e <__ssputs_r+0x9e>
 80049fc:	4629      	mov	r1, r5
 80049fe:	f7ff ff85 	bl	800490c <_malloc_r>
 8004a02:	4606      	mov	r6, r0
 8004a04:	b950      	cbnz	r0, 8004a1c <__ssputs_r+0x5c>
 8004a06:	230c      	movs	r3, #12
 8004a08:	f04f 30ff 	mov.w	r0, #4294967295
 8004a0c:	f8ca 3000 	str.w	r3, [sl]
 8004a10:	89a3      	ldrh	r3, [r4, #12]
 8004a12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a16:	81a3      	strh	r3, [r4, #12]
 8004a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a1c:	463a      	mov	r2, r7
 8004a1e:	6921      	ldr	r1, [r4, #16]
 8004a20:	f7ff fc32 	bl	8004288 <memcpy>
 8004a24:	89a3      	ldrh	r3, [r4, #12]
 8004a26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a2e:	81a3      	strh	r3, [r4, #12]
 8004a30:	6126      	str	r6, [r4, #16]
 8004a32:	443e      	add	r6, r7
 8004a34:	6026      	str	r6, [r4, #0]
 8004a36:	464e      	mov	r6, r9
 8004a38:	6165      	str	r5, [r4, #20]
 8004a3a:	1bed      	subs	r5, r5, r7
 8004a3c:	60a5      	str	r5, [r4, #8]
 8004a3e:	454e      	cmp	r6, r9
 8004a40:	d900      	bls.n	8004a44 <__ssputs_r+0x84>
 8004a42:	464e      	mov	r6, r9
 8004a44:	4632      	mov	r2, r6
 8004a46:	4641      	mov	r1, r8
 8004a48:	6820      	ldr	r0, [r4, #0]
 8004a4a:	f000 f92d 	bl	8004ca8 <memmove>
 8004a4e:	68a3      	ldr	r3, [r4, #8]
 8004a50:	2000      	movs	r0, #0
 8004a52:	1b9b      	subs	r3, r3, r6
 8004a54:	60a3      	str	r3, [r4, #8]
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	441e      	add	r6, r3
 8004a5a:	6026      	str	r6, [r4, #0]
 8004a5c:	e7dc      	b.n	8004a18 <__ssputs_r+0x58>
 8004a5e:	462a      	mov	r2, r5
 8004a60:	f000 f93d 	bl	8004cde <_realloc_r>
 8004a64:	4606      	mov	r6, r0
 8004a66:	2800      	cmp	r0, #0
 8004a68:	d1e2      	bne.n	8004a30 <__ssputs_r+0x70>
 8004a6a:	6921      	ldr	r1, [r4, #16]
 8004a6c:	4650      	mov	r0, sl
 8004a6e:	f7ff ff01 	bl	8004874 <_free_r>
 8004a72:	e7c8      	b.n	8004a06 <__ssputs_r+0x46>

08004a74 <_svfiprintf_r>:
 8004a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a78:	461d      	mov	r5, r3
 8004a7a:	898b      	ldrh	r3, [r1, #12]
 8004a7c:	b09d      	sub	sp, #116	; 0x74
 8004a7e:	061f      	lsls	r7, r3, #24
 8004a80:	4680      	mov	r8, r0
 8004a82:	460c      	mov	r4, r1
 8004a84:	4616      	mov	r6, r2
 8004a86:	d50f      	bpl.n	8004aa8 <_svfiprintf_r+0x34>
 8004a88:	690b      	ldr	r3, [r1, #16]
 8004a8a:	b96b      	cbnz	r3, 8004aa8 <_svfiprintf_r+0x34>
 8004a8c:	2140      	movs	r1, #64	; 0x40
 8004a8e:	f7ff ff3d 	bl	800490c <_malloc_r>
 8004a92:	6020      	str	r0, [r4, #0]
 8004a94:	6120      	str	r0, [r4, #16]
 8004a96:	b928      	cbnz	r0, 8004aa4 <_svfiprintf_r+0x30>
 8004a98:	230c      	movs	r3, #12
 8004a9a:	f8c8 3000 	str.w	r3, [r8]
 8004a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004aa2:	e0c8      	b.n	8004c36 <_svfiprintf_r+0x1c2>
 8004aa4:	2340      	movs	r3, #64	; 0x40
 8004aa6:	6163      	str	r3, [r4, #20]
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	9309      	str	r3, [sp, #36]	; 0x24
 8004aac:	2320      	movs	r3, #32
 8004aae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ab2:	2330      	movs	r3, #48	; 0x30
 8004ab4:	f04f 0b01 	mov.w	fp, #1
 8004ab8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004abc:	9503      	str	r5, [sp, #12]
 8004abe:	4637      	mov	r7, r6
 8004ac0:	463d      	mov	r5, r7
 8004ac2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004ac6:	b10b      	cbz	r3, 8004acc <_svfiprintf_r+0x58>
 8004ac8:	2b25      	cmp	r3, #37	; 0x25
 8004aca:	d13e      	bne.n	8004b4a <_svfiprintf_r+0xd6>
 8004acc:	ebb7 0a06 	subs.w	sl, r7, r6
 8004ad0:	d00b      	beq.n	8004aea <_svfiprintf_r+0x76>
 8004ad2:	4653      	mov	r3, sl
 8004ad4:	4632      	mov	r2, r6
 8004ad6:	4621      	mov	r1, r4
 8004ad8:	4640      	mov	r0, r8
 8004ada:	f7ff ff71 	bl	80049c0 <__ssputs_r>
 8004ade:	3001      	adds	r0, #1
 8004ae0:	f000 80a4 	beq.w	8004c2c <_svfiprintf_r+0x1b8>
 8004ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ae6:	4453      	add	r3, sl
 8004ae8:	9309      	str	r3, [sp, #36]	; 0x24
 8004aea:	783b      	ldrb	r3, [r7, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 809d 	beq.w	8004c2c <_svfiprintf_r+0x1b8>
 8004af2:	2300      	movs	r3, #0
 8004af4:	f04f 32ff 	mov.w	r2, #4294967295
 8004af8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004afc:	9304      	str	r3, [sp, #16]
 8004afe:	9307      	str	r3, [sp, #28]
 8004b00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b04:	931a      	str	r3, [sp, #104]	; 0x68
 8004b06:	462f      	mov	r7, r5
 8004b08:	2205      	movs	r2, #5
 8004b0a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004b0e:	4850      	ldr	r0, [pc, #320]	; (8004c50 <_svfiprintf_r+0x1dc>)
 8004b10:	f7ff fbac 	bl	800426c <memchr>
 8004b14:	9b04      	ldr	r3, [sp, #16]
 8004b16:	b9d0      	cbnz	r0, 8004b4e <_svfiprintf_r+0xda>
 8004b18:	06d9      	lsls	r1, r3, #27
 8004b1a:	bf44      	itt	mi
 8004b1c:	2220      	movmi	r2, #32
 8004b1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b22:	071a      	lsls	r2, r3, #28
 8004b24:	bf44      	itt	mi
 8004b26:	222b      	movmi	r2, #43	; 0x2b
 8004b28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b2c:	782a      	ldrb	r2, [r5, #0]
 8004b2e:	2a2a      	cmp	r2, #42	; 0x2a
 8004b30:	d015      	beq.n	8004b5e <_svfiprintf_r+0xea>
 8004b32:	462f      	mov	r7, r5
 8004b34:	2000      	movs	r0, #0
 8004b36:	250a      	movs	r5, #10
 8004b38:	9a07      	ldr	r2, [sp, #28]
 8004b3a:	4639      	mov	r1, r7
 8004b3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b40:	3b30      	subs	r3, #48	; 0x30
 8004b42:	2b09      	cmp	r3, #9
 8004b44:	d94d      	bls.n	8004be2 <_svfiprintf_r+0x16e>
 8004b46:	b1b8      	cbz	r0, 8004b78 <_svfiprintf_r+0x104>
 8004b48:	e00f      	b.n	8004b6a <_svfiprintf_r+0xf6>
 8004b4a:	462f      	mov	r7, r5
 8004b4c:	e7b8      	b.n	8004ac0 <_svfiprintf_r+0x4c>
 8004b4e:	4a40      	ldr	r2, [pc, #256]	; (8004c50 <_svfiprintf_r+0x1dc>)
 8004b50:	463d      	mov	r5, r7
 8004b52:	1a80      	subs	r0, r0, r2
 8004b54:	fa0b f000 	lsl.w	r0, fp, r0
 8004b58:	4318      	orrs	r0, r3
 8004b5a:	9004      	str	r0, [sp, #16]
 8004b5c:	e7d3      	b.n	8004b06 <_svfiprintf_r+0x92>
 8004b5e:	9a03      	ldr	r2, [sp, #12]
 8004b60:	1d11      	adds	r1, r2, #4
 8004b62:	6812      	ldr	r2, [r2, #0]
 8004b64:	9103      	str	r1, [sp, #12]
 8004b66:	2a00      	cmp	r2, #0
 8004b68:	db01      	blt.n	8004b6e <_svfiprintf_r+0xfa>
 8004b6a:	9207      	str	r2, [sp, #28]
 8004b6c:	e004      	b.n	8004b78 <_svfiprintf_r+0x104>
 8004b6e:	4252      	negs	r2, r2
 8004b70:	f043 0302 	orr.w	r3, r3, #2
 8004b74:	9207      	str	r2, [sp, #28]
 8004b76:	9304      	str	r3, [sp, #16]
 8004b78:	783b      	ldrb	r3, [r7, #0]
 8004b7a:	2b2e      	cmp	r3, #46	; 0x2e
 8004b7c:	d10c      	bne.n	8004b98 <_svfiprintf_r+0x124>
 8004b7e:	787b      	ldrb	r3, [r7, #1]
 8004b80:	2b2a      	cmp	r3, #42	; 0x2a
 8004b82:	d133      	bne.n	8004bec <_svfiprintf_r+0x178>
 8004b84:	9b03      	ldr	r3, [sp, #12]
 8004b86:	3702      	adds	r7, #2
 8004b88:	1d1a      	adds	r2, r3, #4
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	9203      	str	r2, [sp, #12]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	bfb8      	it	lt
 8004b92:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b96:	9305      	str	r3, [sp, #20]
 8004b98:	4d2e      	ldr	r5, [pc, #184]	; (8004c54 <_svfiprintf_r+0x1e0>)
 8004b9a:	2203      	movs	r2, #3
 8004b9c:	7839      	ldrb	r1, [r7, #0]
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	f7ff fb64 	bl	800426c <memchr>
 8004ba4:	b138      	cbz	r0, 8004bb6 <_svfiprintf_r+0x142>
 8004ba6:	2340      	movs	r3, #64	; 0x40
 8004ba8:	1b40      	subs	r0, r0, r5
 8004baa:	fa03 f000 	lsl.w	r0, r3, r0
 8004bae:	9b04      	ldr	r3, [sp, #16]
 8004bb0:	3701      	adds	r7, #1
 8004bb2:	4303      	orrs	r3, r0
 8004bb4:	9304      	str	r3, [sp, #16]
 8004bb6:	7839      	ldrb	r1, [r7, #0]
 8004bb8:	2206      	movs	r2, #6
 8004bba:	4827      	ldr	r0, [pc, #156]	; (8004c58 <_svfiprintf_r+0x1e4>)
 8004bbc:	1c7e      	adds	r6, r7, #1
 8004bbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004bc2:	f7ff fb53 	bl	800426c <memchr>
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	d038      	beq.n	8004c3c <_svfiprintf_r+0x1c8>
 8004bca:	4b24      	ldr	r3, [pc, #144]	; (8004c5c <_svfiprintf_r+0x1e8>)
 8004bcc:	bb13      	cbnz	r3, 8004c14 <_svfiprintf_r+0x1a0>
 8004bce:	9b03      	ldr	r3, [sp, #12]
 8004bd0:	3307      	adds	r3, #7
 8004bd2:	f023 0307 	bic.w	r3, r3, #7
 8004bd6:	3308      	adds	r3, #8
 8004bd8:	9303      	str	r3, [sp, #12]
 8004bda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bdc:	444b      	add	r3, r9
 8004bde:	9309      	str	r3, [sp, #36]	; 0x24
 8004be0:	e76d      	b.n	8004abe <_svfiprintf_r+0x4a>
 8004be2:	fb05 3202 	mla	r2, r5, r2, r3
 8004be6:	2001      	movs	r0, #1
 8004be8:	460f      	mov	r7, r1
 8004bea:	e7a6      	b.n	8004b3a <_svfiprintf_r+0xc6>
 8004bec:	2300      	movs	r3, #0
 8004bee:	250a      	movs	r5, #10
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	3701      	adds	r7, #1
 8004bf4:	9305      	str	r3, [sp, #20]
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bfc:	3a30      	subs	r2, #48	; 0x30
 8004bfe:	2a09      	cmp	r2, #9
 8004c00:	d903      	bls.n	8004c0a <_svfiprintf_r+0x196>
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0c8      	beq.n	8004b98 <_svfiprintf_r+0x124>
 8004c06:	9105      	str	r1, [sp, #20]
 8004c08:	e7c6      	b.n	8004b98 <_svfiprintf_r+0x124>
 8004c0a:	fb05 2101 	mla	r1, r5, r1, r2
 8004c0e:	2301      	movs	r3, #1
 8004c10:	4607      	mov	r7, r0
 8004c12:	e7f0      	b.n	8004bf6 <_svfiprintf_r+0x182>
 8004c14:	ab03      	add	r3, sp, #12
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	4622      	mov	r2, r4
 8004c1a:	4b11      	ldr	r3, [pc, #68]	; (8004c60 <_svfiprintf_r+0x1ec>)
 8004c1c:	a904      	add	r1, sp, #16
 8004c1e:	4640      	mov	r0, r8
 8004c20:	f7fe f8ec 	bl	8002dfc <_printf_float>
 8004c24:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004c28:	4681      	mov	r9, r0
 8004c2a:	d1d6      	bne.n	8004bda <_svfiprintf_r+0x166>
 8004c2c:	89a3      	ldrh	r3, [r4, #12]
 8004c2e:	065b      	lsls	r3, r3, #25
 8004c30:	f53f af35 	bmi.w	8004a9e <_svfiprintf_r+0x2a>
 8004c34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c36:	b01d      	add	sp, #116	; 0x74
 8004c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c3c:	ab03      	add	r3, sp, #12
 8004c3e:	9300      	str	r3, [sp, #0]
 8004c40:	4622      	mov	r2, r4
 8004c42:	4b07      	ldr	r3, [pc, #28]	; (8004c60 <_svfiprintf_r+0x1ec>)
 8004c44:	a904      	add	r1, sp, #16
 8004c46:	4640      	mov	r0, r8
 8004c48:	f7fe fb84 	bl	8003354 <_printf_i>
 8004c4c:	e7ea      	b.n	8004c24 <_svfiprintf_r+0x1b0>
 8004c4e:	bf00      	nop
 8004c50:	08004f04 	.word	0x08004f04
 8004c54:	08004f0a 	.word	0x08004f0a
 8004c58:	08004f0e 	.word	0x08004f0e
 8004c5c:	08002dfd 	.word	0x08002dfd
 8004c60:	080049c1 	.word	0x080049c1

08004c64 <_sbrk_r>:
 8004c64:	b538      	push	{r3, r4, r5, lr}
 8004c66:	2300      	movs	r3, #0
 8004c68:	4c05      	ldr	r4, [pc, #20]	; (8004c80 <_sbrk_r+0x1c>)
 8004c6a:	4605      	mov	r5, r0
 8004c6c:	4608      	mov	r0, r1
 8004c6e:	6023      	str	r3, [r4, #0]
 8004c70:	f7fc f990 	bl	8000f94 <_sbrk>
 8004c74:	1c43      	adds	r3, r0, #1
 8004c76:	d102      	bne.n	8004c7e <_sbrk_r+0x1a>
 8004c78:	6823      	ldr	r3, [r4, #0]
 8004c7a:	b103      	cbz	r3, 8004c7e <_sbrk_r+0x1a>
 8004c7c:	602b      	str	r3, [r5, #0]
 8004c7e:	bd38      	pop	{r3, r4, r5, pc}
 8004c80:	200002a0 	.word	0x200002a0

08004c84 <__ascii_mbtowc>:
 8004c84:	b082      	sub	sp, #8
 8004c86:	b901      	cbnz	r1, 8004c8a <__ascii_mbtowc+0x6>
 8004c88:	a901      	add	r1, sp, #4
 8004c8a:	b142      	cbz	r2, 8004c9e <__ascii_mbtowc+0x1a>
 8004c8c:	b14b      	cbz	r3, 8004ca2 <__ascii_mbtowc+0x1e>
 8004c8e:	7813      	ldrb	r3, [r2, #0]
 8004c90:	600b      	str	r3, [r1, #0]
 8004c92:	7812      	ldrb	r2, [r2, #0]
 8004c94:	1c10      	adds	r0, r2, #0
 8004c96:	bf18      	it	ne
 8004c98:	2001      	movne	r0, #1
 8004c9a:	b002      	add	sp, #8
 8004c9c:	4770      	bx	lr
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	e7fb      	b.n	8004c9a <__ascii_mbtowc+0x16>
 8004ca2:	f06f 0001 	mvn.w	r0, #1
 8004ca6:	e7f8      	b.n	8004c9a <__ascii_mbtowc+0x16>

08004ca8 <memmove>:
 8004ca8:	4288      	cmp	r0, r1
 8004caa:	b510      	push	{r4, lr}
 8004cac:	eb01 0302 	add.w	r3, r1, r2
 8004cb0:	d807      	bhi.n	8004cc2 <memmove+0x1a>
 8004cb2:	1e42      	subs	r2, r0, #1
 8004cb4:	4299      	cmp	r1, r3
 8004cb6:	d00a      	beq.n	8004cce <memmove+0x26>
 8004cb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004cbc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004cc0:	e7f8      	b.n	8004cb4 <memmove+0xc>
 8004cc2:	4283      	cmp	r3, r0
 8004cc4:	d9f5      	bls.n	8004cb2 <memmove+0xa>
 8004cc6:	1881      	adds	r1, r0, r2
 8004cc8:	1ad2      	subs	r2, r2, r3
 8004cca:	42d3      	cmn	r3, r2
 8004ccc:	d100      	bne.n	8004cd0 <memmove+0x28>
 8004cce:	bd10      	pop	{r4, pc}
 8004cd0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cd4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004cd8:	e7f7      	b.n	8004cca <memmove+0x22>

08004cda <__malloc_lock>:
 8004cda:	4770      	bx	lr

08004cdc <__malloc_unlock>:
 8004cdc:	4770      	bx	lr

08004cde <_realloc_r>:
 8004cde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce0:	4607      	mov	r7, r0
 8004ce2:	4614      	mov	r4, r2
 8004ce4:	460e      	mov	r6, r1
 8004ce6:	b921      	cbnz	r1, 8004cf2 <_realloc_r+0x14>
 8004ce8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004cec:	4611      	mov	r1, r2
 8004cee:	f7ff be0d 	b.w	800490c <_malloc_r>
 8004cf2:	b922      	cbnz	r2, 8004cfe <_realloc_r+0x20>
 8004cf4:	f7ff fdbe 	bl	8004874 <_free_r>
 8004cf8:	4625      	mov	r5, r4
 8004cfa:	4628      	mov	r0, r5
 8004cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cfe:	f000 f821 	bl	8004d44 <_malloc_usable_size_r>
 8004d02:	42a0      	cmp	r0, r4
 8004d04:	d20f      	bcs.n	8004d26 <_realloc_r+0x48>
 8004d06:	4621      	mov	r1, r4
 8004d08:	4638      	mov	r0, r7
 8004d0a:	f7ff fdff 	bl	800490c <_malloc_r>
 8004d0e:	4605      	mov	r5, r0
 8004d10:	2800      	cmp	r0, #0
 8004d12:	d0f2      	beq.n	8004cfa <_realloc_r+0x1c>
 8004d14:	4631      	mov	r1, r6
 8004d16:	4622      	mov	r2, r4
 8004d18:	f7ff fab6 	bl	8004288 <memcpy>
 8004d1c:	4631      	mov	r1, r6
 8004d1e:	4638      	mov	r0, r7
 8004d20:	f7ff fda8 	bl	8004874 <_free_r>
 8004d24:	e7e9      	b.n	8004cfa <_realloc_r+0x1c>
 8004d26:	4635      	mov	r5, r6
 8004d28:	e7e7      	b.n	8004cfa <_realloc_r+0x1c>

08004d2a <__ascii_wctomb>:
 8004d2a:	b149      	cbz	r1, 8004d40 <__ascii_wctomb+0x16>
 8004d2c:	2aff      	cmp	r2, #255	; 0xff
 8004d2e:	bf8b      	itete	hi
 8004d30:	238a      	movhi	r3, #138	; 0x8a
 8004d32:	700a      	strbls	r2, [r1, #0]
 8004d34:	6003      	strhi	r3, [r0, #0]
 8004d36:	2001      	movls	r0, #1
 8004d38:	bf88      	it	hi
 8004d3a:	f04f 30ff 	movhi.w	r0, #4294967295
 8004d3e:	4770      	bx	lr
 8004d40:	4608      	mov	r0, r1
 8004d42:	4770      	bx	lr

08004d44 <_malloc_usable_size_r>:
 8004d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d48:	1f18      	subs	r0, r3, #4
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	bfbc      	itt	lt
 8004d4e:	580b      	ldrlt	r3, [r1, r0]
 8004d50:	18c0      	addlt	r0, r0, r3
 8004d52:	4770      	bx	lr

08004d54 <_init>:
 8004d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d56:	bf00      	nop
 8004d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5a:	bc08      	pop	{r3}
 8004d5c:	469e      	mov	lr, r3
 8004d5e:	4770      	bx	lr

08004d60 <_fini>:
 8004d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d62:	bf00      	nop
 8004d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d66:	bc08      	pop	{r3}
 8004d68:	469e      	mov	lr, r3
 8004d6a:	4770      	bx	lr
