<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Remap Mode</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part376.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part378.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark499">&zwnj;</a>Remap Mode</h3><p class="s72" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">(<span class="s73">wrmsel/rdmsel=1&#39;b1</span>, <span class="s73">wraddr[11]/rdaddr[11]=1&#39;b0</span>)</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_BRAM72K_SDP is natively configured as a 72x1024 bit memory, with 9-bit bytes. However, access to the memory using traditional 8-bit byte access might be required, for example, when transferring data to and from the NAPs or directly with the interface IP, the majority of which is configured for 8-bit bytes. In order to assist with the conversion between these two formats, the ACX_BRAM72K_SDP uniquely offers a remap mode which allows either of the two ports to operate in an 8-bit byte mode, but with the ability to still access the full memory contents. This is achieved by the memory presenting an extended addressing depth, the extra 128 addresses contain the memory content from the higher bits of the 72 bit memory array. In this mode, the memory supports 1024 + 128 = 1152 addresses at 64-bit width.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="89" alt="image" src="Image_483.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:66.0pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p class="s24" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">If 8-bit byte mode is required for both ports, the memory can be conventionally configured using the <span class="s45">read_width </span>and <span class="s45">write_width </span>parameters set to either 4, 8, 16, 32 or 64. However, in this mode, the extended addresses are not available and the memory only supports a maximum depth of 1024 words.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">To enable the remap mode for either port, the respective parameter, <span class="s17">write_remap </span>and <span class="s17">read_remap </span>must be set to <span class="s17">1&#39;b1</span>.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="73" alt="image" src="Image_484.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:54.0pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p class="s24" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">(<span class="s45">wrmsel/rdmsel=1&#39;b1</span>, <span class="s45">wraddr/rdaddr[11]=1&#39;b1</span>) is a reserved mode and not supported by ACX_BRAM72K_SDP.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">With the appropriate parameter enabled, <span class="s17">wrmsel/rdmsel=1&#39;b1</span>, and <span class="s17">wraddr[11]/rdaddr[11]=1&#39;b0</span>, the relevant ACX_BRAM72K_SDP port operates as a 1152 x 64-bit memory. This mode remaps the extra data bits between the full width of 72 bits and the reduced width of 64 bits, and arranging them as extended memory locations. With <span class="s17">wraddr[11]/rdaddr[11] </span>set to <span class="s17">1&#39;b0</span>, the further address bits <span class="s17">wraddr[10:4]/rdaddr[10: 4] </span>are used to access the additional 128 words of memory.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part376.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part378.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
