
HeroMechanum2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800de7c  0800de7c  0000ee7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfd0  0800dfd0  0000f07c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dfd0  0800dfd0  0000efd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfd8  0800dfd8  0000f07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfd8  0800dfd8  0000efd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dfdc  0800dfdc  0000efdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800dfe0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f07c  2**0
                  CONTENTS
 10 .bss          00005848  2000007c  2000007c  0000f07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200058c4  200058c4  0000f07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025dc8  00000000  00000000  0000f0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005531  00000000  00000000  00034e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f10  00000000  00000000  0003a3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000184c  00000000  00000000  0003c2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002626b  00000000  00000000  0003db04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025f63  00000000  00000000  00063d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1631  00000000  00000000  00089cd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016b303  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008838  00000000  00000000  0016b348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  00173b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de64 	.word	0x0800de64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800de64 	.word	0x0800de64

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a80:	f000 b96a 	b.w	8000d58 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	460c      	mov	r4, r1
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d14e      	bne.n	8000b46 <__udivmoddi4+0xaa>
 8000aa8:	4694      	mov	ip, r2
 8000aaa:	458c      	cmp	ip, r1
 8000aac:	4686      	mov	lr, r0
 8000aae:	fab2 f282 	clz	r2, r2
 8000ab2:	d962      	bls.n	8000b7a <__udivmoddi4+0xde>
 8000ab4:	b14a      	cbz	r2, 8000aca <__udivmoddi4+0x2e>
 8000ab6:	f1c2 0320 	rsb	r3, r2, #32
 8000aba:	4091      	lsls	r1, r2
 8000abc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ac4:	4319      	orrs	r1, r3
 8000ac6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ace:	fa1f f68c 	uxth.w	r6, ip
 8000ad2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ad6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ada:	fb07 1114 	mls	r1, r7, r4, r1
 8000ade:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ae2:	fb04 f106 	mul.w	r1, r4, r6
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	d90a      	bls.n	8000b00 <__udivmoddi4+0x64>
 8000aea:	eb1c 0303 	adds.w	r3, ip, r3
 8000aee:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000af2:	f080 8112 	bcs.w	8000d1a <__udivmoddi4+0x27e>
 8000af6:	4299      	cmp	r1, r3
 8000af8:	f240 810f 	bls.w	8000d1a <__udivmoddi4+0x27e>
 8000afc:	3c02      	subs	r4, #2
 8000afe:	4463      	add	r3, ip
 8000b00:	1a59      	subs	r1, r3, r1
 8000b02:	fa1f f38e 	uxth.w	r3, lr
 8000b06:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b0a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b12:	fb00 f606 	mul.w	r6, r0, r6
 8000b16:	429e      	cmp	r6, r3
 8000b18:	d90a      	bls.n	8000b30 <__udivmoddi4+0x94>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b22:	f080 80fc 	bcs.w	8000d1e <__udivmoddi4+0x282>
 8000b26:	429e      	cmp	r6, r3
 8000b28:	f240 80f9 	bls.w	8000d1e <__udivmoddi4+0x282>
 8000b2c:	4463      	add	r3, ip
 8000b2e:	3802      	subs	r0, #2
 8000b30:	1b9b      	subs	r3, r3, r6
 8000b32:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b36:	2100      	movs	r1, #0
 8000b38:	b11d      	cbz	r5, 8000b42 <__udivmoddi4+0xa6>
 8000b3a:	40d3      	lsrs	r3, r2
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b46:	428b      	cmp	r3, r1
 8000b48:	d905      	bls.n	8000b56 <__udivmoddi4+0xba>
 8000b4a:	b10d      	cbz	r5, 8000b50 <__udivmoddi4+0xb4>
 8000b4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b50:	2100      	movs	r1, #0
 8000b52:	4608      	mov	r0, r1
 8000b54:	e7f5      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000b56:	fab3 f183 	clz	r1, r3
 8000b5a:	2900      	cmp	r1, #0
 8000b5c:	d146      	bne.n	8000bec <__udivmoddi4+0x150>
 8000b5e:	42a3      	cmp	r3, r4
 8000b60:	d302      	bcc.n	8000b68 <__udivmoddi4+0xcc>
 8000b62:	4290      	cmp	r0, r2
 8000b64:	f0c0 80f0 	bcc.w	8000d48 <__udivmoddi4+0x2ac>
 8000b68:	1a86      	subs	r6, r0, r2
 8000b6a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b6e:	2001      	movs	r0, #1
 8000b70:	2d00      	cmp	r5, #0
 8000b72:	d0e6      	beq.n	8000b42 <__udivmoddi4+0xa6>
 8000b74:	e9c5 6300 	strd	r6, r3, [r5]
 8000b78:	e7e3      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	f040 8090 	bne.w	8000ca0 <__udivmoddi4+0x204>
 8000b80:	eba1 040c 	sub.w	r4, r1, ip
 8000b84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b88:	fa1f f78c 	uxth.w	r7, ip
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b92:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b96:	fb08 4416 	mls	r4, r8, r6, r4
 8000b9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b9e:	fb07 f006 	mul.w	r0, r7, r6
 8000ba2:	4298      	cmp	r0, r3
 8000ba4:	d908      	bls.n	8000bb8 <__udivmoddi4+0x11c>
 8000ba6:	eb1c 0303 	adds.w	r3, ip, r3
 8000baa:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x11a>
 8000bb0:	4298      	cmp	r0, r3
 8000bb2:	f200 80cd 	bhi.w	8000d50 <__udivmoddi4+0x2b4>
 8000bb6:	4626      	mov	r6, r4
 8000bb8:	1a1c      	subs	r4, r3, r0
 8000bba:	fa1f f38e 	uxth.w	r3, lr
 8000bbe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bc2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bca:	fb00 f707 	mul.w	r7, r0, r7
 8000bce:	429f      	cmp	r7, r3
 8000bd0:	d908      	bls.n	8000be4 <__udivmoddi4+0x148>
 8000bd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x146>
 8000bdc:	429f      	cmp	r7, r3
 8000bde:	f200 80b0 	bhi.w	8000d42 <__udivmoddi4+0x2a6>
 8000be2:	4620      	mov	r0, r4
 8000be4:	1bdb      	subs	r3, r3, r7
 8000be6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bea:	e7a5      	b.n	8000b38 <__udivmoddi4+0x9c>
 8000bec:	f1c1 0620 	rsb	r6, r1, #32
 8000bf0:	408b      	lsls	r3, r1
 8000bf2:	fa22 f706 	lsr.w	r7, r2, r6
 8000bf6:	431f      	orrs	r7, r3
 8000bf8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bfc:	fa04 f301 	lsl.w	r3, r4, r1
 8000c00:	ea43 030c 	orr.w	r3, r3, ip
 8000c04:	40f4      	lsrs	r4, r6
 8000c06:	fa00 f801 	lsl.w	r8, r0, r1
 8000c0a:	0c38      	lsrs	r0, r7, #16
 8000c0c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c10:	fbb4 fef0 	udiv	lr, r4, r0
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	fb00 441e 	mls	r4, r0, lr, r4
 8000c1c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c20:	fb0e f90c 	mul.w	r9, lr, ip
 8000c24:	45a1      	cmp	r9, r4
 8000c26:	fa02 f201 	lsl.w	r2, r2, r1
 8000c2a:	d90a      	bls.n	8000c42 <__udivmoddi4+0x1a6>
 8000c2c:	193c      	adds	r4, r7, r4
 8000c2e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c32:	f080 8084 	bcs.w	8000d3e <__udivmoddi4+0x2a2>
 8000c36:	45a1      	cmp	r9, r4
 8000c38:	f240 8081 	bls.w	8000d3e <__udivmoddi4+0x2a2>
 8000c3c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c40:	443c      	add	r4, r7
 8000c42:	eba4 0409 	sub.w	r4, r4, r9
 8000c46:	fa1f f983 	uxth.w	r9, r3
 8000c4a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c4e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c52:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c56:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	d907      	bls.n	8000c6e <__udivmoddi4+0x1d2>
 8000c5e:	193c      	adds	r4, r7, r4
 8000c60:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c64:	d267      	bcs.n	8000d36 <__udivmoddi4+0x29a>
 8000c66:	45a4      	cmp	ip, r4
 8000c68:	d965      	bls.n	8000d36 <__udivmoddi4+0x29a>
 8000c6a:	3b02      	subs	r3, #2
 8000c6c:	443c      	add	r4, r7
 8000c6e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c72:	fba0 9302 	umull	r9, r3, r0, r2
 8000c76:	eba4 040c 	sub.w	r4, r4, ip
 8000c7a:	429c      	cmp	r4, r3
 8000c7c:	46ce      	mov	lr, r9
 8000c7e:	469c      	mov	ip, r3
 8000c80:	d351      	bcc.n	8000d26 <__udivmoddi4+0x28a>
 8000c82:	d04e      	beq.n	8000d22 <__udivmoddi4+0x286>
 8000c84:	b155      	cbz	r5, 8000c9c <__udivmoddi4+0x200>
 8000c86:	ebb8 030e 	subs.w	r3, r8, lr
 8000c8a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c8e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c92:	40cb      	lsrs	r3, r1
 8000c94:	431e      	orrs	r6, r3
 8000c96:	40cc      	lsrs	r4, r1
 8000c98:	e9c5 6400 	strd	r6, r4, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e750      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000ca0:	f1c2 0320 	rsb	r3, r2, #32
 8000ca4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ca8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cac:	fa24 f303 	lsr.w	r3, r4, r3
 8000cb0:	4094      	lsls	r4, r2
 8000cb2:	430c      	orrs	r4, r1
 8000cb4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cb8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cbc:	fa1f f78c 	uxth.w	r7, ip
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cc8:	0c23      	lsrs	r3, r4, #16
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb00 f107 	mul.w	r1, r0, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x24c>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000cde:	d22c      	bcs.n	8000d3a <__udivmoddi4+0x29e>
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d92a      	bls.n	8000d3a <__udivmoddi4+0x29e>
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	4463      	add	r3, ip
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cf0:	fb08 3311 	mls	r3, r8, r1, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb01 f307 	mul.w	r3, r1, r7
 8000cfc:	42a3      	cmp	r3, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x276>
 8000d00:	eb1c 0404 	adds.w	r4, ip, r4
 8000d04:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d08:	d213      	bcs.n	8000d32 <__udivmoddi4+0x296>
 8000d0a:	42a3      	cmp	r3, r4
 8000d0c:	d911      	bls.n	8000d32 <__udivmoddi4+0x296>
 8000d0e:	3902      	subs	r1, #2
 8000d10:	4464      	add	r4, ip
 8000d12:	1ae4      	subs	r4, r4, r3
 8000d14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d18:	e739      	b.n	8000b8e <__udivmoddi4+0xf2>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	e6f0      	b.n	8000b00 <__udivmoddi4+0x64>
 8000d1e:	4608      	mov	r0, r1
 8000d20:	e706      	b.n	8000b30 <__udivmoddi4+0x94>
 8000d22:	45c8      	cmp	r8, r9
 8000d24:	d2ae      	bcs.n	8000c84 <__udivmoddi4+0x1e8>
 8000d26:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d2a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d2e:	3801      	subs	r0, #1
 8000d30:	e7a8      	b.n	8000c84 <__udivmoddi4+0x1e8>
 8000d32:	4631      	mov	r1, r6
 8000d34:	e7ed      	b.n	8000d12 <__udivmoddi4+0x276>
 8000d36:	4603      	mov	r3, r0
 8000d38:	e799      	b.n	8000c6e <__udivmoddi4+0x1d2>
 8000d3a:	4630      	mov	r0, r6
 8000d3c:	e7d4      	b.n	8000ce8 <__udivmoddi4+0x24c>
 8000d3e:	46d6      	mov	lr, sl
 8000d40:	e77f      	b.n	8000c42 <__udivmoddi4+0x1a6>
 8000d42:	4463      	add	r3, ip
 8000d44:	3802      	subs	r0, #2
 8000d46:	e74d      	b.n	8000be4 <__udivmoddi4+0x148>
 8000d48:	4606      	mov	r6, r0
 8000d4a:	4623      	mov	r3, r4
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e70f      	b.n	8000b70 <__udivmoddi4+0xd4>
 8000d50:	3e02      	subs	r6, #2
 8000d52:	4463      	add	r3, ip
 8000d54:	e730      	b.n	8000bb8 <__udivmoddi4+0x11c>
 8000d56:	bf00      	nop

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <BMI088_ACCEL_NS_L>:




void BMI088_ACCEL_NS_L(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_RESET);
 8000d60:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <BMI088_ACCEL_NS_L+0x18>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a04      	ldr	r2, [pc, #16]	@ (8000d78 <BMI088_ACCEL_NS_L+0x1c>)
 8000d66:	8811      	ldrh	r1, [r2, #0]
 8000d68:	2200      	movs	r2, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f005 fbee 	bl	800654c <HAL_GPIO_WritePin>
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000000 	.word	0x20000000
 8000d78:	20000004 	.word	0x20000004

08000d7c <BMI088_ACCEL_NS_H>:
void BMI088_ACCEL_NS_H(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8000d80:	4b04      	ldr	r3, [pc, #16]	@ (8000d94 <BMI088_ACCEL_NS_H+0x18>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a04      	ldr	r2, [pc, #16]	@ (8000d98 <BMI088_ACCEL_NS_H+0x1c>)
 8000d86:	8811      	ldrh	r1, [r2, #0]
 8000d88:	2201      	movs	r2, #1
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f005 fbde 	bl	800654c <HAL_GPIO_WritePin>
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000000 	.word	0x20000000
 8000d98:	20000004 	.word	0x20000004

08000d9c <BMI088_GYRO_NS_L>:

void BMI088_GYRO_NS_L(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_RESET);
 8000da0:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <BMI088_GYRO_NS_L+0x18>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a04      	ldr	r2, [pc, #16]	@ (8000db8 <BMI088_GYRO_NS_L+0x1c>)
 8000da6:	8811      	ldrh	r1, [r2, #0]
 8000da8:	2200      	movs	r2, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f005 fbce 	bl	800654c <HAL_GPIO_WritePin>
}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000008 	.word	0x20000008
 8000db8:	2000000c 	.word	0x2000000c

08000dbc <BMI088_GYRO_NS_H>:
void BMI088_GYRO_NS_H(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <BMI088_GYRO_NS_H+0x18>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a04      	ldr	r2, [pc, #16]	@ (8000dd8 <BMI088_GYRO_NS_H+0x1c>)
 8000dc6:	8811      	ldrh	r1, [r2, #0]
 8000dc8:	2201      	movs	r2, #1
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f005 fbbe 	bl	800654c <HAL_GPIO_WritePin>
}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	2000000c 	.word	0x2000000c

08000ddc <BMI088_read_write_byte>:

uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af02      	add	r7, sp, #8
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rx_data, 1, 1000);
 8000de6:	f107 020f 	add.w	r2, r7, #15
 8000dea:	1df9      	adds	r1, r7, #7
 8000dec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	2301      	movs	r3, #1
 8000df4:	4803      	ldr	r0, [pc, #12]	@ (8000e04 <BMI088_read_write_byte+0x28>)
 8000df6:	f006 ff2f 	bl	8007c58 <HAL_SPI_TransmitReceive>
    return rx_data;
 8000dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3710      	adds	r7, #16
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	2000075c 	.word	0x2000075c

08000e08 <IMU_get_temp>:
		return accel[2];
	} else {
		return 0;
	}
}
float IMU_get_temp(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	BMI088_read(gyro, accel, &temp);
 8000e0c:	4a05      	ldr	r2, [pc, #20]	@ (8000e24 <IMU_get_temp+0x1c>)
 8000e0e:	4906      	ldr	r1, [pc, #24]	@ (8000e28 <IMU_get_temp+0x20>)
 8000e10:	4806      	ldr	r0, [pc, #24]	@ (8000e2c <IMU_get_temp+0x24>)
 8000e12:	f000 f80d 	bl	8000e30 <BMI088_read>
	return temp;
 8000e16:	4b03      	ldr	r3, [pc, #12]	@ (8000e24 <IMU_get_temp+0x1c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	ee07 3a90 	vmov	s15, r3
}
 8000e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	200000b0 	.word	0x200000b0
 8000e28:	200000a4 	.word	0x200000a4
 8000e2c:	20000098 	.word	0x20000098

08000e30 <BMI088_read>:
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8000e3c:	4a70      	ldr	r2, [pc, #448]	@ (8001000 <BMI088_read+0x1d0>)
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e46:	6018      	str	r0, [r3, #0]
 8000e48:	3304      	adds	r3, #4
 8000e4a:	8019      	strh	r1, [r3, #0]
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	0c0a      	lsrs	r2, r1, #16
 8000e50:	701a      	strb	r2, [r3, #0]
 8000e52:	2300      	movs	r3, #0
 8000e54:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8000e56:	f7ff ff81 	bl	8000d5c <BMI088_ACCEL_NS_L>
 8000e5a:	2092      	movs	r0, #146	@ 0x92
 8000e5c:	f7ff ffbe 	bl	8000ddc <BMI088_read_write_byte>
 8000e60:	f107 0314 	add.w	r3, r7, #20
 8000e64:	2206      	movs	r2, #6
 8000e66:	4619      	mov	r1, r3
 8000e68:	2012      	movs	r0, #18
 8000e6a:	f000 f8cf 	bl	800100c <BMI088_read_muli_reg>
 8000e6e:	f7ff ff85 	bl	8000d7c <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 8000e72:	7d7b      	ldrb	r3, [r7, #21]
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	7d3b      	ldrb	r3, [r7, #20]
 8000e7a:	b21b      	sxth	r3, r3
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8000e80:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000e84:	ee07 3a90 	vmov	s15, r3
 8000e88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e8c:	4b5d      	ldr	r3, [pc, #372]	@ (8001004 <BMI088_read+0x1d4>)
 8000e8e:	edd3 7a00 	vldr	s15, [r3]
 8000e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8000e9c:	7dfb      	ldrb	r3, [r7, #23]
 8000e9e:	021b      	lsls	r3, r3, #8
 8000ea0:	b21a      	sxth	r2, r3
 8000ea2:	7dbb      	ldrb	r3, [r7, #22]
 8000ea4:	b21b      	sxth	r3, r3
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8000eaa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000eae:	ee07 3a90 	vmov	s15, r3
 8000eb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb6:	4b53      	ldr	r3, [pc, #332]	@ (8001004 <BMI088_read+0x1d4>)
 8000eb8:	edd3 7a00 	vldr	s15, [r3]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	3304      	adds	r3, #4
 8000ec0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec4:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8000ec8:	7e7b      	ldrb	r3, [r7, #25]
 8000eca:	021b      	lsls	r3, r3, #8
 8000ecc:	b21a      	sxth	r2, r3
 8000ece:	7e3b      	ldrb	r3, [r7, #24]
 8000ed0:	b21b      	sxth	r3, r3
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8000ed6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000eda:	ee07 3a90 	vmov	s15, r3
 8000ede:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ee2:	4b48      	ldr	r3, [pc, #288]	@ (8001004 <BMI088_read+0x1d4>)
 8000ee4:	edd3 7a00 	vldr	s15, [r3]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	3308      	adds	r3, #8
 8000eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef0:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8000ef4:	f7ff ff52 	bl	8000d9c <BMI088_GYRO_NS_L>
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	2208      	movs	r2, #8
 8000efe:	4619      	mov	r1, r3
 8000f00:	2000      	movs	r0, #0
 8000f02:	f000 f883 	bl	800100c <BMI088_read_muli_reg>
 8000f06:	f7ff ff59 	bl	8000dbc <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8000f0a:	7d3b      	ldrb	r3, [r7, #20]
 8000f0c:	2b0f      	cmp	r3, #15
 8000f0e:	d140      	bne.n	8000f92 <BMI088_read+0x162>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8000f10:	7dfb      	ldrb	r3, [r7, #23]
 8000f12:	021b      	lsls	r3, r3, #8
 8000f14:	b21a      	sxth	r2, r3
 8000f16:	7dbb      	ldrb	r3, [r7, #22]
 8000f18:	b21b      	sxth	r3, r3
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000f1e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000f22:	ee07 3a90 	vmov	s15, r3
 8000f26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f2a:	4b37      	ldr	r3, [pc, #220]	@ (8001008 <BMI088_read+0x1d8>)
 8000f2c:	edd3 7a00 	vldr	s15, [r3]
 8000f30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8000f3a:	7e7b      	ldrb	r3, [r7, #25]
 8000f3c:	021b      	lsls	r3, r3, #8
 8000f3e:	b21a      	sxth	r2, r3
 8000f40:	7e3b      	ldrb	r3, [r7, #24]
 8000f42:	b21b      	sxth	r3, r3
 8000f44:	4313      	orrs	r3, r2
 8000f46:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000f48:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000f4c:	ee07 3a90 	vmov	s15, r3
 8000f50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f54:	4b2c      	ldr	r3, [pc, #176]	@ (8001008 <BMI088_read+0x1d8>)
 8000f56:	edd3 7a00 	vldr	s15, [r3]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	3304      	adds	r3, #4
 8000f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f62:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 8000f66:	7efb      	ldrb	r3, [r7, #27]
 8000f68:	021b      	lsls	r3, r3, #8
 8000f6a:	b21a      	sxth	r2, r3
 8000f6c:	7ebb      	ldrb	r3, [r7, #26]
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	4313      	orrs	r3, r2
 8000f72:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000f74:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000f78:	ee07 3a90 	vmov	s15, r3
 8000f7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f80:	4b21      	ldr	r3, [pc, #132]	@ (8001008 <BMI088_read+0x1d8>)
 8000f82:	edd3 7a00 	vldr	s15, [r3]
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	3308      	adds	r3, #8
 8000f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f8e:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 8000f92:	f7ff fee3 	bl	8000d5c <BMI088_ACCEL_NS_L>
 8000f96:	20a2      	movs	r0, #162	@ 0xa2
 8000f98:	f7ff ff20 	bl	8000ddc <BMI088_read_write_byte>
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	2022      	movs	r0, #34	@ 0x22
 8000fa6:	f000 f831 	bl	800100c <BMI088_read_muli_reg>
 8000faa:	f7ff fee7 	bl	8000d7c <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8000fae:	7d3b      	ldrb	r3, [r7, #20]
 8000fb0:	00db      	lsls	r3, r3, #3
 8000fb2:	b21a      	sxth	r2, r3
 8000fb4:	7d7b      	ldrb	r3, [r7, #21]
 8000fb6:	095b      	lsrs	r3, r3, #5
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 8000fc0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000fc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fc8:	db04      	blt.n	8000fd4 <BMI088_read+0x1a4>
    {
        bmi088_raw_temp -= 2048;
 8000fca:	8bfb      	ldrh	r3, [r7, #30]
 8000fcc:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8000fd4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fe0:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8000fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fe8:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8000fec:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	edc3 7a00 	vstr	s15, [r3]
}
 8000ff6:	bf00      	nop
 8000ff8:	3720      	adds	r7, #32
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	0800de7c 	.word	0x0800de7c
 8001004:	20000010 	.word	0x20000010
 8001008:	20000014 	.word	0x20000014

0800100c <BMI088_read_muli_reg>:
//    }

//}

static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	6039      	str	r1, [r7, #0]
 8001016:	71fb      	strb	r3, [r7, #7]
 8001018:	4613      	mov	r3, r2
 800101a:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001022:	b2db      	uxtb	r3, r3
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fed9 	bl	8000ddc <BMI088_read_write_byte>

    while (len != 0)
 800102a:	e00c      	b.n	8001046 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 800102c:	2055      	movs	r0, #85	@ 0x55
 800102e:	f7ff fed5 	bl	8000ddc <BMI088_read_write_byte>
 8001032:	4603      	mov	r3, r0
 8001034:	461a      	mov	r2, r3
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	701a      	strb	r2, [r3, #0]
        buf++;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	603b      	str	r3, [r7, #0]
        len--;
 8001040:	79bb      	ldrb	r3, [r7, #6]
 8001042:	3b01      	subs	r3, #1
 8001044:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d1ef      	bne.n	800102c <BMI088_read_muli_reg+0x20>
    }
}
 800104c:	bf00      	nop
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <HAL_CAN_RxFifo0MsgPendingCallback>:


extern robot_status_t robot_status;
extern power_heat_data_t power_heat_data;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b090      	sub	sp, #64	@ 0x40
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data);
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	f107 0220 	add.w	r2, r7, #32
 8001068:	2100      	movs	r1, #0
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f004 f846 	bl	80050fc <HAL_CAN_GetRxMessage>
    switch (rx_header.StdId) {
 8001070:	6a3b      	ldr	r3, [r7, #32]
 8001072:	f5b3 7f84 	cmp.w	r3, #264	@ 0x108
 8001076:	d219      	bcs.n	80010ac <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
 8001078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800107c:	f240 8125 	bls.w	80012ca <HAL_CAN_RxFifo0MsgPendingCallback+0x272>
 8001080:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8001084:	2b06      	cmp	r3, #6
 8001086:	f200 8120 	bhi.w	80012ca <HAL_CAN_RxFifo0MsgPendingCallback+0x272>
 800108a:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	080011a3 	.word	0x080011a3
 8001094:	080011b5 	.word	0x080011b5
 8001098:	080012cb 	.word	0x080012cb
 800109c:	080011c7 	.word	0x080011c7
 80010a0:	0800127f 	.word	0x0800127f
 80010a4:	080012cb 	.word	0x080012cb
 80010a8:	080012cb 	.word	0x080012cb
 80010ac:	f2a3 2301 	subw	r3, r3, #513	@ 0x201
 80010b0:	2b0a      	cmp	r3, #10
 80010b2:	f200 810a 	bhi.w	80012ca <HAL_CAN_RxFifo0MsgPendingCallback+0x272>
        case CAN_G2M3_ID:
        case CAN_G2M4_ID:
        case CAN_G3M1_ID:
        case CAN_G3M2_ID:
        case CAN_G3M3_ID: {
            uint8_t i = rx_header.StdId - CAN_G1M1_ID; // get motor id
 80010b6:	6a3b      	ldr	r3, [r7, #32]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	3b01      	subs	r3, #1
 80010bc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            if (hcan == &hcan1) {
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a87      	ldr	r2, [pc, #540]	@ (80012e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x288>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d131      	bne.n	800112c <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>
                //memcpy(&motorFeedback[0][i].rotor_position, &rx_data[1], 1);
                //memcpy((motorFeedback[0][i].rotor_position + 1), &rx_data[0], 1);
                get_motor_feedback(&motorFeedback[0][i], rx_data);
 80010c8:	7e3b      	ldrb	r3, [r7, #24]
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	7e7b      	ldrb	r3, [r7, #25]
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80010da:	b291      	uxth	r1, r2
 80010dc:	4a81      	ldr	r2, [pc, #516]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 80010de:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
 80010e2:	7ebb      	ldrb	r3, [r7, #26]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b219      	sxth	r1, r3
 80010e8:	7efb      	ldrb	r3, [r7, #27]
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80010f0:	430a      	orrs	r2, r1
 80010f2:	b211      	sxth	r1, r2
 80010f4:	4a7b      	ldr	r2, [pc, #492]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 80010f6:	00db      	lsls	r3, r3, #3
 80010f8:	4413      	add	r3, r2
 80010fa:	460a      	mov	r2, r1
 80010fc:	805a      	strh	r2, [r3, #2]
 80010fe:	7f3b      	ldrb	r3, [r7, #28]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	b219      	sxth	r1, r3
 8001104:	7f7b      	ldrb	r3, [r7, #29]
 8001106:	b21a      	sxth	r2, r3
 8001108:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800110c:	430a      	orrs	r2, r1
 800110e:	b211      	sxth	r1, r2
 8001110:	4a74      	ldr	r2, [pc, #464]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	4413      	add	r3, r2
 8001116:	460a      	mov	r2, r1
 8001118:	809a      	strh	r2, [r3, #4]
 800111a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800111e:	7fb9      	ldrb	r1, [r7, #30]
 8001120:	4a70      	ldr	r2, [pc, #448]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	4413      	add	r3, r2
 8001126:	460a      	mov	r2, r1
 8001128:	719a      	strb	r2, [r3, #6]
            } else if (hcan == &hcan2) {
                //memcpy(&motorFeedback[1][i], &rx_data[0], 8);
                get_motor_feedback(&motorFeedback[1][i], rx_data);
                //usart_printf("%d \r\n", motorFeedback[1][0].rotor_position);
            }
            break;
 800112a:	e0d0      	b.n	80012ce <HAL_CAN_RxFifo0MsgPendingCallback+0x276>
            } else if (hcan == &hcan2) {
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a6e      	ldr	r2, [pc, #440]	@ (80012e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x290>)
 8001130:	4293      	cmp	r3, r2
 8001132:	f040 80cc 	bne.w	80012ce <HAL_CAN_RxFifo0MsgPendingCallback+0x276>
                get_motor_feedback(&motorFeedback[1][i], rx_data);
 8001136:	7e3b      	ldrb	r3, [r7, #24]
 8001138:	021b      	lsls	r3, r3, #8
 800113a:	b21a      	sxth	r2, r3
 800113c:	7e7b      	ldrb	r3, [r7, #25]
 800113e:	b21b      	sxth	r3, r3
 8001140:	4313      	orrs	r3, r2
 8001142:	b21a      	sxth	r2, r3
 8001144:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001148:	b291      	uxth	r1, r2
 800114a:	4a66      	ldr	r2, [pc, #408]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 800114c:	330b      	adds	r3, #11
 800114e:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
 8001152:	7ebb      	ldrb	r3, [r7, #26]
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	b219      	sxth	r1, r3
 8001158:	7efb      	ldrb	r3, [r7, #27]
 800115a:	b21a      	sxth	r2, r3
 800115c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001160:	430a      	orrs	r2, r1
 8001162:	b211      	sxth	r1, r2
 8001164:	4a5f      	ldr	r2, [pc, #380]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001166:	330b      	adds	r3, #11
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	4413      	add	r3, r2
 800116c:	460a      	mov	r2, r1
 800116e:	805a      	strh	r2, [r3, #2]
 8001170:	7f3b      	ldrb	r3, [r7, #28]
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b219      	sxth	r1, r3
 8001176:	7f7b      	ldrb	r3, [r7, #29]
 8001178:	b21a      	sxth	r2, r3
 800117a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800117e:	430a      	orrs	r2, r1
 8001180:	b211      	sxth	r1, r2
 8001182:	4a58      	ldr	r2, [pc, #352]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001184:	330b      	adds	r3, #11
 8001186:	00db      	lsls	r3, r3, #3
 8001188:	4413      	add	r3, r2
 800118a:	460a      	mov	r2, r1
 800118c:	809a      	strh	r2, [r3, #4]
 800118e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001192:	7fb9      	ldrb	r1, [r7, #30]
 8001194:	4a53      	ldr	r2, [pc, #332]	@ (80012e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001196:	330b      	adds	r3, #11
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	4413      	add	r3, r2
 800119c:	460a      	mov	r2, r1
 800119e:	719a      	strb	r2, [r3, #6]
            break;
 80011a0:	e095      	b.n	80012ce <HAL_CAN_RxFifo0MsgPendingCallback+0x276>
        }
        case CAN_POWER_ID: {

            memcpy(&power_heat_data, &rx_data, 8);
 80011a2:	4b52      	ldr	r3, [pc, #328]	@ (80012ec <HAL_CAN_RxFifo0MsgPendingCallback+0x294>)
 80011a4:	461a      	mov	r2, r3
 80011a6:	f107 0318 	add.w	r3, r7, #24
 80011aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011ae:	e882 0003 	stmia.w	r2, {r0, r1}
            break;
 80011b2:	e091      	b.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
        }
        case CAN_HEAT_ID: {
            memcpy((&power_heat_data.buffer_energy), &rx_data, 8);
 80011b4:	4b4d      	ldr	r3, [pc, #308]	@ (80012ec <HAL_CAN_RxFifo0MsgPendingCallback+0x294>)
 80011b6:	3308      	adds	r3, #8
 80011b8:	f107 0218 	add.w	r2, r7, #24
 80011bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80011c4:	e088      	b.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
        case CAN_STATUS_2_ID: {
            //memcpy((&robot_status.shooter_barrel_heat_limit), &rx_data, 6);
            break;
        }
        case CAN_b2b_A_RC_Val_ID1: {
        	if (hcan == &hcan1) {
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a45      	ldr	r2, [pc, #276]	@ (80012e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x288>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	f040 8081 	bne.w	80012d2 <HAL_CAN_RxFifo0MsgPendingCallback+0x27a>
        		// usart_printf("CAN_Recv = %x %x %x %x %x %x %x %x\r\n", rx_data[0], rx_data[1], rx_data[2], rx_data[3], rx_data[4], rx_data[5], rx_data[6], rx_data[7]);
        		uint16_t Temparary[4] = {0, 0, 0, 0};
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]

        		for (int8_t i = 0; i < 4; i++) {
 80011da:	2300      	movs	r3, #0
 80011dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80011e0:	e048      	b.n	8001274 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>
        			Temparary[i] = Temparary[i] + ((uint16_t)rx_data[2*i] << 0);
 80011e2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	3340      	adds	r3, #64	@ 0x40
 80011ea:	443b      	add	r3, r7
 80011ec:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80011f0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	3340      	adds	r3, #64	@ 0x40
 80011f8:	443b      	add	r3, r7
 80011fa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80011fe:	4619      	mov	r1, r3
 8001200:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001204:	440a      	add	r2, r1
 8001206:	b292      	uxth	r2, r2
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	3340      	adds	r3, #64	@ 0x40
 800120c:	443b      	add	r3, r7
 800120e:	f823 2c30 	strh.w	r2, [r3, #-48]
        			Temparary[i] = Temparary[i] + ((uint16_t)rx_data[(2*i)+1] << 8);
 8001212:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	3340      	adds	r3, #64	@ 0x40
 800121a:	443b      	add	r3, r7
 800121c:	f833 1c30 	ldrh.w	r1, [r3, #-48]
 8001220:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	3301      	adds	r3, #1
 8001228:	3340      	adds	r3, #64	@ 0x40
 800122a:	443b      	add	r3, r7
 800122c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001230:	021b      	lsls	r3, r3, #8
 8001232:	b29a      	uxth	r2, r3
 8001234:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001238:	440a      	add	r2, r1
 800123a:	b292      	uxth	r2, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	3340      	adds	r3, #64	@ 0x40
 8001240:	443b      	add	r3, r7
 8001242:	f823 2c30 	strh.w	r2, [r3, #-48]
        			RCVAL[i] = ((int16_t)Temparary[i]) - 660;
 8001246:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	3340      	adds	r3, #64	@ 0x40
 800124e:	443b      	add	r3, r7
 8001250:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8001254:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8001258:	b29a      	uxth	r2, r3
 800125a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800125e:	b211      	sxth	r1, r2
 8001260:	4a23      	ldr	r2, [pc, #140]	@ (80012f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>)
 8001262:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        		for (int8_t i = 0; i < 4; i++) {
 8001266:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800126a:	b2db      	uxtb	r3, r3
 800126c:	3301      	adds	r3, #1
 800126e:	b2db      	uxtb	r3, r3
 8001270:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001274:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001278:	2b03      	cmp	r3, #3
 800127a:	ddb2      	ble.n	80011e2 <HAL_CAN_RxFifo0MsgPendingCallback+0x18a>
        			// usart_printf("beans2\r\n");
        		}

        		// usart_printf("%d %d %d %d\r\n", RCVAL[0], RCVAL[1], RCVAL[2], RCVAL[3]);
        		break;
 800127c:	e02c      	b.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
        	}
        	break;
		}
		case CAN_b2b_A_RC_Val_ID2: {
			if (hcan == &hcan1) {
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a17      	ldr	r2, [pc, #92]	@ (80012e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x288>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d127      	bne.n	80012d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x27e>
				uint16_t Temparary2[3] = {0, 0, 0};
 8001286:	2300      	movs	r3, #0
 8001288:	813b      	strh	r3, [r7, #8]
 800128a:	2300      	movs	r3, #0
 800128c:	817b      	strh	r3, [r7, #10]
 800128e:	2300      	movs	r3, #0
 8001290:	81bb      	strh	r3, [r7, #12]

				Temparary2[0] = (((uint16_t)rx_data[6] << 0) + ((uint16_t)rx_data[7] << 8));//-660;
 8001292:	7fbb      	ldrb	r3, [r7, #30]
 8001294:	461a      	mov	r2, r3
 8001296:	7ffb      	ldrb	r3, [r7, #31]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b29b      	uxth	r3, r3
 800129c:	4413      	add	r3, r2
 800129e:	b29b      	uxth	r3, r3
 80012a0:	813b      	strh	r3, [r7, #8]
				Temparary2[1] = (uint16_t)rx_data[2] << 0;
 80012a2:	7ebb      	ldrb	r3, [r7, #26]
 80012a4:	817b      	strh	r3, [r7, #10]
				Temparary2[2] = (uint16_t)rx_data[4] << 0;
 80012a6:	7f3b      	ldrb	r3, [r7, #28]
 80012a8:	81bb      	strh	r3, [r7, #12]

			//for (int8_t i = 0; i < 3; i++) {
			//	RCVAL[i+4] = ((int16_t)Temparary2[i]);
			//}
				RCVAL[4] = ((int16_t)Temparary2[0]) - 660;
 80012aa:	893b      	ldrh	r3, [r7, #8]
 80012ac:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	b21a      	sxth	r2, r3
 80012b4:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>)
 80012b6:	811a      	strh	r2, [r3, #8]
				RCVAL[5] = ((int16_t)Temparary2[1]);
 80012b8:	897b      	ldrh	r3, [r7, #10]
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>)
 80012be:	815a      	strh	r2, [r3, #10]
				RCVAL[6] = ((int16_t)Temparary2[2]);
 80012c0:	89bb      	ldrh	r3, [r7, #12]
 80012c2:	b21a      	sxth	r2, r3
 80012c4:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>)
 80012c6:	819a      	strh	r2, [r3, #12]
				//usart_printf("num = %d \r\n", RCVAL[4]);
				break;
 80012c8:	e006      	b.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
			}
			break;
		}

        default: {
            break;
 80012ca:	bf00      	nop
 80012cc:	e004      	b.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
            break;
 80012ce:	bf00      	nop
 80012d0:	e002      	b.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
        	break;
 80012d2:	bf00      	nop
 80012d4:	e000      	b.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>
			break;
 80012d6:	bf00      	nop
        }
    }
}
 80012d8:	bf00      	nop
 80012da:	3740      	adds	r7, #64	@ 0x40
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200006b8 	.word	0x200006b8
 80012e4:	20000104 	.word	0x20000104
 80012e8:	200006e0 	.word	0x200006e0
 80012ec:	20000524 	.word	0x20000524
 80012f0:	20000314 	.word	0x20000314

080012f4 <getRCfakechannel>:

int16_t getRCfakechannel(uint8_t index) {
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
	return RCVAL[index];
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	4a04      	ldr	r2, [pc, #16]	@ (8001314 <getRCfakechannel+0x20>)
 8001302:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000314 	.word	0x20000314

08001318 <CAN_DriveMotor>:
		HAL_CAN_AddTxMessage(&CAN_2, &MotorTransmitHeader, CAN_MotorSendBuffer, &send_mail_box);
	} else {      // do nothing
	}
}

void CAN_DriveMotor(CAN_Bus bus, CAN_ID headerID, int16_t m1, int16_t m2, int16_t m3, int16_t m4) {
 8001318:	b590      	push	{r4, r7, lr}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	4604      	mov	r4, r0
 8001320:	4608      	mov	r0, r1
 8001322:	4611      	mov	r1, r2
 8001324:	461a      	mov	r2, r3
 8001326:	4623      	mov	r3, r4
 8001328:	71fb      	strb	r3, [r7, #7]
 800132a:	4603      	mov	r3, r0
 800132c:	80bb      	strh	r3, [r7, #4]
 800132e:	460b      	mov	r3, r1
 8001330:	807b      	strh	r3, [r7, #2]
 8001332:	4613      	mov	r3, r2
 8001334:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    MotorTransmitHeader.StdId = headerID;
 8001336:	88bb      	ldrh	r3, [r7, #4]
 8001338:	4a27      	ldr	r2, [pc, #156]	@ (80013d8 <CAN_DriveMotor+0xc0>)
 800133a:	6013      	str	r3, [r2, #0]
    MotorTransmitHeader.IDE = CAN_ID_STD;
 800133c:	4b26      	ldr	r3, [pc, #152]	@ (80013d8 <CAN_DriveMotor+0xc0>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
    MotorTransmitHeader.RTR = CAN_RTR_DATA;
 8001342:	4b25      	ldr	r3, [pc, #148]	@ (80013d8 <CAN_DriveMotor+0xc0>)
 8001344:	2200      	movs	r2, #0
 8001346:	60da      	str	r2, [r3, #12]
    MotorTransmitHeader.DLC = 0x08;
 8001348:	4b23      	ldr	r3, [pc, #140]	@ (80013d8 <CAN_DriveMotor+0xc0>)
 800134a:	2208      	movs	r2, #8
 800134c:	611a      	str	r2, [r3, #16]
    //memcpy(&CAN_MotorSendBuffer[0], &m1, 2);
    //memcpy(&CAN_MotorSendBuffer[2], &m2, 2);
    //memcpy(&CAN_MotorSendBuffer[4], &m3, 2);
    //memcpy(&CAN_MotorSendBuffer[6], &m4, 2);     // first 8 bits and last 8 bits of each int16_t is flipped, kms
    CAN_MotorSendBuffer[0] = m1 >> 8;
 800134e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001352:	121b      	asrs	r3, r3, #8
 8001354:	b21b      	sxth	r3, r3
 8001356:	b2da      	uxtb	r2, r3
 8001358:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <CAN_DriveMotor+0xc4>)
 800135a:	701a      	strb	r2, [r3, #0]
    CAN_MotorSendBuffer[1] = m1;
 800135c:	887b      	ldrh	r3, [r7, #2]
 800135e:	b2da      	uxtb	r2, r3
 8001360:	4b1e      	ldr	r3, [pc, #120]	@ (80013dc <CAN_DriveMotor+0xc4>)
 8001362:	705a      	strb	r2, [r3, #1]
    CAN_MotorSendBuffer[2] = m2 >> 8;
 8001364:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001368:	121b      	asrs	r3, r3, #8
 800136a:	b21b      	sxth	r3, r3
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <CAN_DriveMotor+0xc4>)
 8001370:	709a      	strb	r2, [r3, #2]
    CAN_MotorSendBuffer[3] = m2;
 8001372:	883b      	ldrh	r3, [r7, #0]
 8001374:	b2da      	uxtb	r2, r3
 8001376:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <CAN_DriveMotor+0xc4>)
 8001378:	70da      	strb	r2, [r3, #3]
    CAN_MotorSendBuffer[4] = m3 >> 8;
 800137a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800137e:	121b      	asrs	r3, r3, #8
 8001380:	b21b      	sxth	r3, r3
 8001382:	b2da      	uxtb	r2, r3
 8001384:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <CAN_DriveMotor+0xc4>)
 8001386:	711a      	strb	r2, [r3, #4]
    CAN_MotorSendBuffer[5] = m3;
 8001388:	8c3b      	ldrh	r3, [r7, #32]
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b13      	ldr	r3, [pc, #76]	@ (80013dc <CAN_DriveMotor+0xc4>)
 800138e:	715a      	strb	r2, [r3, #5]
    CAN_MotorSendBuffer[6] = m4 >> 8;
 8001390:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001394:	121b      	asrs	r3, r3, #8
 8001396:	b21b      	sxth	r3, r3
 8001398:	b2da      	uxtb	r2, r3
 800139a:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <CAN_DriveMotor+0xc4>)
 800139c:	719a      	strb	r2, [r3, #6]
    CAN_MotorSendBuffer[7] = m4;
 800139e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	4b0e      	ldr	r3, [pc, #56]	@ (80013dc <CAN_DriveMotor+0xc4>)
 80013a4:	71da      	strb	r2, [r3, #7]
    if (bus == 1) {
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d107      	bne.n	80013bc <CAN_DriveMotor+0xa4>
    	HAL_CAN_AddTxMessage(&CAN_1, &MotorTransmitHeader, CAN_MotorSendBuffer, &send_mail_box);
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	4a0a      	ldr	r2, [pc, #40]	@ (80013dc <CAN_DriveMotor+0xc4>)
 80013b2:	4909      	ldr	r1, [pc, #36]	@ (80013d8 <CAN_DriveMotor+0xc0>)
 80013b4:	480a      	ldr	r0, [pc, #40]	@ (80013e0 <CAN_DriveMotor+0xc8>)
 80013b6:	f003 fdd1 	bl	8004f5c <HAL_CAN_AddTxMessage>
    } else if (bus == 2) {
    	HAL_CAN_AddTxMessage(&CAN_2, &MotorTransmitHeader, CAN_MotorSendBuffer, &send_mail_box);
    } else {      // do nothing
    }
}
 80013ba:	e009      	b.n	80013d0 <CAN_DriveMotor+0xb8>
    } else if (bus == 2) {
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d106      	bne.n	80013d0 <CAN_DriveMotor+0xb8>
    	HAL_CAN_AddTxMessage(&CAN_2, &MotorTransmitHeader, CAN_MotorSendBuffer, &send_mail_box);
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	4a05      	ldr	r2, [pc, #20]	@ (80013dc <CAN_DriveMotor+0xc4>)
 80013c8:	4903      	ldr	r1, [pc, #12]	@ (80013d8 <CAN_DriveMotor+0xc0>)
 80013ca:	4806      	ldr	r0, [pc, #24]	@ (80013e4 <CAN_DriveMotor+0xcc>)
 80013cc:	f003 fdc6 	bl	8004f5c <HAL_CAN_AddTxMessage>
}
 80013d0:	bf00      	nop
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd90      	pop	{r4, r7, pc}
 80013d8:	200000b4 	.word	0x200000b4
 80013dc:	200000cc 	.word	0x200000cc
 80013e0:	200006b8 	.word	0x200006b8
 80013e4:	200006e0 	.word	0x200006e0

080013e8 <CAN_setMotorCtrlVal>:
	}
}


// Max Power *
void CAN_setMotorCtrlVal(CAN_Bus bus, MotorType_ID motorType, int8_t motorID, int16_t ctrlVal) {
 80013e8:	b5b0      	push	{r4, r5, r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af02      	add	r7, sp, #8
 80013ee:	4604      	mov	r4, r0
 80013f0:	4608      	mov	r0, r1
 80013f2:	4611      	mov	r1, r2
 80013f4:	461a      	mov	r2, r3
 80013f6:	4623      	mov	r3, r4
 80013f8:	71fb      	strb	r3, [r7, #7]
 80013fa:	4603      	mov	r3, r0
 80013fc:	71bb      	strb	r3, [r7, #6]
 80013fe:	460b      	mov	r3, r1
 8001400:	717b      	strb	r3, [r7, #5]
 8001402:	4613      	mov	r3, r2
 8001404:	807b      	strh	r3, [r7, #2]
	switch(motorType) {
 8001406:	79bb      	ldrb	r3, [r7, #6]
 8001408:	2b04      	cmp	r3, #4
 800140a:	f000 8142 	beq.w	8001692 <CAN_setMotorCtrlVal+0x2aa>
 800140e:	2b04      	cmp	r3, #4
 8001410:	f300 81e1 	bgt.w	80017d6 <CAN_setMotorCtrlVal+0x3ee>
 8001414:	2b02      	cmp	r3, #2
 8001416:	dc02      	bgt.n	800141e <CAN_setMotorCtrlVal+0x36>
 8001418:	2b00      	cmp	r3, #0
 800141a:	dc04      	bgt.n	8001426 <CAN_setMotorCtrlVal+0x3e>
				}
			}
			break;
		}
	}
}
 800141c:	e1db      	b.n	80017d6 <CAN_setMotorCtrlVal+0x3ee>
	switch(motorType) {
 800141e:	2b03      	cmp	r3, #3
 8001420:	f000 8097 	beq.w	8001552 <CAN_setMotorCtrlVal+0x16a>
}
 8001424:	e1d7      	b.n	80017d6 <CAN_setMotorCtrlVal+0x3ee>
			switch(motorID) {
 8001426:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800142a:	2b04      	cmp	r3, #4
 800142c:	dc02      	bgt.n	8001434 <CAN_setMotorCtrlVal+0x4c>
 800142e:	2b00      	cmp	r3, #0
 8001430:	dc05      	bgt.n	800143e <CAN_setMotorCtrlVal+0x56>
					break;
 8001432:	e08c      	b.n	800154e <CAN_setMotorCtrlVal+0x166>
 8001434:	3b05      	subs	r3, #5
 8001436:	2b03      	cmp	r3, #3
 8001438:	f200 8089 	bhi.w	800154e <CAN_setMotorCtrlVal+0x166>
 800143c:	e042      	b.n	80014c4 <CAN_setMotorCtrlVal+0xdc>
					motorControlBuffer[bus - 1].Group1[motorID - 1] = ctrlVal;
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	1e5a      	subs	r2, r3, #1
 8001442:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001446:	1e59      	subs	r1, r3, #1
 8001448:	48bd      	ldr	r0, [pc, #756]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 800144a:	4613      	mov	r3, r2
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4413      	add	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	440b      	add	r3, r1
 8001454:	887a      	ldrh	r2, [r7, #2]
 8001456:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					CAN_DriveMotor(bus, CAN_DJI_GROUP1_ID, motorControlBuffer[bus - 1].Group1[0], motorControlBuffer[bus - 1].Group1[1], motorControlBuffer[bus - 1].Group1[2], motorControlBuffer[bus - 1].Group1[3]);
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	1e5a      	subs	r2, r3, #1
 800145e:	49b8      	ldr	r1, [pc, #736]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001460:	4613      	mov	r3, r2
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	4413      	add	r3, r2
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	440b      	add	r3, r1
 800146a:	f9b3 4000 	ldrsh.w	r4, [r3]
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	1e5a      	subs	r2, r3, #1
 8001472:	49b3      	ldr	r1, [pc, #716]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001474:	4613      	mov	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	4413      	add	r3, r2
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	440b      	add	r3, r1
 800147e:	3302      	adds	r3, #2
 8001480:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	1e5a      	subs	r2, r3, #1
 8001488:	49ad      	ldr	r1, [pc, #692]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 800148a:	4613      	mov	r3, r2
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	4413      	add	r3, r2
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	440b      	add	r3, r1
 8001494:	3304      	adds	r3, #4
 8001496:	f9b3 1000 	ldrsh.w	r1, [r3]
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	1e5a      	subs	r2, r3, #1
 800149e:	48a8      	ldr	r0, [pc, #672]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80014a0:	4613      	mov	r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	4413      	add	r3, r2
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	4403      	add	r3, r0
 80014aa:	3306      	adds	r3, #6
 80014ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b0:	79f8      	ldrb	r0, [r7, #7]
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	9100      	str	r1, [sp, #0]
 80014b6:	462b      	mov	r3, r5
 80014b8:	4622      	mov	r2, r4
 80014ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014be:	f7ff ff2b 	bl	8001318 <CAN_DriveMotor>
					break;
 80014c2:	e045      	b.n	8001550 <CAN_setMotorCtrlVal+0x168>
					motorControlBuffer[bus - 1].Group2[motorID - 5] = ctrlVal;
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	1e5a      	subs	r2, r3, #1
 80014c8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014cc:	1f59      	subs	r1, r3, #5
 80014ce:	489c      	ldr	r0, [pc, #624]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80014d0:	4613      	mov	r3, r2
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	4413      	add	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	440b      	add	r3, r1
 80014da:	3304      	adds	r3, #4
 80014dc:	887a      	ldrh	r2, [r7, #2]
 80014de:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					CAN_DriveMotor(bus, CAN_DJI_GROUP2_ID, motorControlBuffer[bus - 1].Group2[0], motorControlBuffer[bus - 1].Group2[1], motorControlBuffer[bus - 1].Group2[2], motorControlBuffer[bus - 1].Group2[3]);
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	1e5a      	subs	r2, r3, #1
 80014e6:	4996      	ldr	r1, [pc, #600]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80014e8:	4613      	mov	r3, r2
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	4413      	add	r3, r2
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	440b      	add	r3, r1
 80014f2:	3308      	adds	r3, #8
 80014f4:	f9b3 4000 	ldrsh.w	r4, [r3]
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	1e5a      	subs	r2, r3, #1
 80014fc:	4990      	ldr	r1, [pc, #576]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80014fe:	4613      	mov	r3, r2
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	4413      	add	r3, r2
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	440b      	add	r3, r1
 8001508:	330a      	adds	r3, #10
 800150a:	f9b3 5000 	ldrsh.w	r5, [r3]
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	1e5a      	subs	r2, r3, #1
 8001512:	498b      	ldr	r1, [pc, #556]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001514:	4613      	mov	r3, r2
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4413      	add	r3, r2
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	440b      	add	r3, r1
 800151e:	330c      	adds	r3, #12
 8001520:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	1e5a      	subs	r2, r3, #1
 8001528:	4885      	ldr	r0, [pc, #532]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 800152a:	4613      	mov	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4413      	add	r3, r2
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	4403      	add	r3, r0
 8001534:	330e      	adds	r3, #14
 8001536:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153a:	79f8      	ldrb	r0, [r7, #7]
 800153c:	9301      	str	r3, [sp, #4]
 800153e:	9100      	str	r1, [sp, #0]
 8001540:	462b      	mov	r3, r5
 8001542:	4622      	mov	r2, r4
 8001544:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8001548:	f7ff fee6 	bl	8001318 <CAN_DriveMotor>
					break;
 800154c:	e000      	b.n	8001550 <CAN_setMotorCtrlVal+0x168>
					break;
 800154e:	bf00      	nop
			break;
 8001550:	e141      	b.n	80017d6 <CAN_setMotorCtrlVal+0x3ee>
			switch(motorID) {
 8001552:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001556:	2b08      	cmp	r3, #8
 8001558:	f000 8097 	beq.w	800168a <CAN_setMotorCtrlVal+0x2a2>
 800155c:	2b08      	cmp	r3, #8
 800155e:	f300 8096 	bgt.w	800168e <CAN_setMotorCtrlVal+0x2a6>
 8001562:	2b04      	cmp	r3, #4
 8001564:	dc02      	bgt.n	800156c <CAN_setMotorCtrlVal+0x184>
 8001566:	2b00      	cmp	r3, #0
 8001568:	dc05      	bgt.n	8001576 <CAN_setMotorCtrlVal+0x18e>
					break;
 800156a:	e090      	b.n	800168e <CAN_setMotorCtrlVal+0x2a6>
 800156c:	3b05      	subs	r3, #5
 800156e:	2b02      	cmp	r3, #2
 8001570:	f200 808d 	bhi.w	800168e <CAN_setMotorCtrlVal+0x2a6>
 8001574:	e044      	b.n	8001600 <CAN_setMotorCtrlVal+0x218>
					motorControlBuffer[bus - 1].Group2[motorID - 1] = ctrlVal;
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	1e5a      	subs	r2, r3, #1
 800157a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800157e:	1e59      	subs	r1, r3, #1
 8001580:	486f      	ldr	r0, [pc, #444]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001582:	4613      	mov	r3, r2
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	4413      	add	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	440b      	add	r3, r1
 800158c:	3304      	adds	r3, #4
 800158e:	887a      	ldrh	r2, [r7, #2]
 8001590:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					CAN_DriveMotor(bus, CAN_DJI_GROUP2_ID, motorControlBuffer[bus - 1].Group2[0], motorControlBuffer[bus - 1].Group2[1], motorControlBuffer[bus - 1].Group2[2], motorControlBuffer[bus - 1].Group2[3]);
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	1e5a      	subs	r2, r3, #1
 8001598:	4969      	ldr	r1, [pc, #420]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	440b      	add	r3, r1
 80015a4:	3308      	adds	r3, #8
 80015a6:	f9b3 4000 	ldrsh.w	r4, [r3]
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	1e5a      	subs	r2, r3, #1
 80015ae:	4964      	ldr	r1, [pc, #400]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80015b0:	4613      	mov	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	4413      	add	r3, r2
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	440b      	add	r3, r1
 80015ba:	330a      	adds	r3, #10
 80015bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	1e5a      	subs	r2, r3, #1
 80015c4:	495e      	ldr	r1, [pc, #376]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80015c6:	4613      	mov	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4413      	add	r3, r2
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	440b      	add	r3, r1
 80015d0:	330c      	adds	r3, #12
 80015d2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	1e5a      	subs	r2, r3, #1
 80015da:	4859      	ldr	r0, [pc, #356]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80015dc:	4613      	mov	r3, r2
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	4413      	add	r3, r2
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	4403      	add	r3, r0
 80015e6:	330e      	adds	r3, #14
 80015e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ec:	79f8      	ldrb	r0, [r7, #7]
 80015ee:	9301      	str	r3, [sp, #4]
 80015f0:	9100      	str	r1, [sp, #0]
 80015f2:	462b      	mov	r3, r5
 80015f4:	4622      	mov	r2, r4
 80015f6:	f240 11ff 	movw	r1, #511	@ 0x1ff
 80015fa:	f7ff fe8d 	bl	8001318 <CAN_DriveMotor>
					break;
 80015fe:	e047      	b.n	8001690 <CAN_setMotorCtrlVal+0x2a8>
					motorControlBuffer[bus - 1].Group3[motorID - 5] = ctrlVal;
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	1e5a      	subs	r2, r3, #1
 8001604:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001608:	1f59      	subs	r1, r3, #5
 800160a:	484d      	ldr	r0, [pc, #308]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 800160c:	4613      	mov	r3, r2
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	4413      	add	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	440b      	add	r3, r1
 8001616:	3308      	adds	r3, #8
 8001618:	887a      	ldrh	r2, [r7, #2]
 800161a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					CAN_DriveMotor(bus, CAN_DJI_GROUP3_ID, motorControlBuffer[bus - 1].Group3[0], motorControlBuffer[bus - 1].Group3[1], motorControlBuffer[bus - 1].Group3[2], motorControlBuffer[bus - 1].Group3[3]);
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	1e5a      	subs	r2, r3, #1
 8001622:	4947      	ldr	r1, [pc, #284]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001624:	4613      	mov	r3, r2
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	4413      	add	r3, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	440b      	add	r3, r1
 800162e:	3310      	adds	r3, #16
 8001630:	f9b3 4000 	ldrsh.w	r4, [r3]
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	1e5a      	subs	r2, r3, #1
 8001638:	4941      	ldr	r1, [pc, #260]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 800163a:	4613      	mov	r3, r2
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	4413      	add	r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	440b      	add	r3, r1
 8001644:	3312      	adds	r3, #18
 8001646:	f9b3 5000 	ldrsh.w	r5, [r3]
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	1e5a      	subs	r2, r3, #1
 800164e:	493c      	ldr	r1, [pc, #240]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	440b      	add	r3, r1
 800165a:	3314      	adds	r3, #20
 800165c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	1e5a      	subs	r2, r3, #1
 8001664:	4836      	ldr	r0, [pc, #216]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001666:	4613      	mov	r3, r2
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	4403      	add	r3, r0
 8001670:	3316      	adds	r3, #22
 8001672:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001676:	79f8      	ldrb	r0, [r7, #7]
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	9100      	str	r1, [sp, #0]
 800167c:	462b      	mov	r3, r5
 800167e:	4622      	mov	r2, r4
 8001680:	f240 21ff 	movw	r1, #767	@ 0x2ff
 8001684:	f7ff fe48 	bl	8001318 <CAN_DriveMotor>
					break;
 8001688:	e002      	b.n	8001690 <CAN_setMotorCtrlVal+0x2a8>
					break;
 800168a:	bf00      	nop
 800168c:	e0a3      	b.n	80017d6 <CAN_setMotorCtrlVal+0x3ee>
					break;
 800168e:	bf00      	nop
			break;
 8001690:	e0a1      	b.n	80017d6 <CAN_setMotorCtrlVal+0x3ee>
			switch(motorID) {
 8001692:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001696:	2b08      	cmp	r3, #8
 8001698:	f000 8099 	beq.w	80017ce <CAN_setMotorCtrlVal+0x3e6>
 800169c:	2b08      	cmp	r3, #8
 800169e:	f300 8098 	bgt.w	80017d2 <CAN_setMotorCtrlVal+0x3ea>
 80016a2:	2b04      	cmp	r3, #4
 80016a4:	dc02      	bgt.n	80016ac <CAN_setMotorCtrlVal+0x2c4>
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	dc05      	bgt.n	80016b6 <CAN_setMotorCtrlVal+0x2ce>
					break;
 80016aa:	e092      	b.n	80017d2 <CAN_setMotorCtrlVal+0x3ea>
 80016ac:	3b05      	subs	r3, #5
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	f200 808f 	bhi.w	80017d2 <CAN_setMotorCtrlVal+0x3ea>
 80016b4:	e046      	b.n	8001744 <CAN_setMotorCtrlVal+0x35c>
					motorControlBuffer[bus - 1].Group2[motorID - 1] = ctrlVal;
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	1e5a      	subs	r2, r3, #1
 80016ba:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80016be:	1e59      	subs	r1, r3, #1
 80016c0:	481f      	ldr	r0, [pc, #124]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	440b      	add	r3, r1
 80016cc:	3304      	adds	r3, #4
 80016ce:	887a      	ldrh	r2, [r7, #2]
 80016d0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					CAN_DriveMotor(bus, CAN_DJI_GROUP2_Current_ID, motorControlBuffer[bus - 1].Group2[0], motorControlBuffer[bus - 1].Group2[1], motorControlBuffer[bus - 1].Group2[2], motorControlBuffer[bus - 1].Group2[3]);
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	1e5a      	subs	r2, r3, #1
 80016d8:	4919      	ldr	r1, [pc, #100]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80016da:	4613      	mov	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	4413      	add	r3, r2
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	440b      	add	r3, r1
 80016e4:	3308      	adds	r3, #8
 80016e6:	f9b3 4000 	ldrsh.w	r4, [r3]
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	1e5a      	subs	r2, r3, #1
 80016ee:	4914      	ldr	r1, [pc, #80]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 80016f0:	4613      	mov	r3, r2
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	4413      	add	r3, r2
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	440b      	add	r3, r1
 80016fa:	330a      	adds	r3, #10
 80016fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	1e5a      	subs	r2, r3, #1
 8001704:	490e      	ldr	r1, [pc, #56]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 8001706:	4613      	mov	r3, r2
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	440b      	add	r3, r1
 8001710:	330c      	adds	r3, #12
 8001712:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	1e5a      	subs	r2, r3, #1
 800171a:	4809      	ldr	r0, [pc, #36]	@ (8001740 <CAN_setMotorCtrlVal+0x358>)
 800171c:	4613      	mov	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4413      	add	r3, r2
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	4403      	add	r3, r0
 8001726:	330e      	adds	r3, #14
 8001728:	f9b3 3000 	ldrsh.w	r3, [r3]
 800172c:	79f8      	ldrb	r0, [r7, #7]
 800172e:	9301      	str	r3, [sp, #4]
 8001730:	9100      	str	r1, [sp, #0]
 8001732:	462b      	mov	r3, r5
 8001734:	4622      	mov	r2, r4
 8001736:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 800173a:	f7ff fded 	bl	8001318 <CAN_DriveMotor>
					break;
 800173e:	e049      	b.n	80017d4 <CAN_setMotorCtrlVal+0x3ec>
 8001740:	200000d4 	.word	0x200000d4
					motorControlBuffer[bus - 1].Group3[motorID - 5] = ctrlVal;
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	1e5a      	subs	r2, r3, #1
 8001748:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800174c:	1f59      	subs	r1, r3, #5
 800174e:	4824      	ldr	r0, [pc, #144]	@ (80017e0 <CAN_setMotorCtrlVal+0x3f8>)
 8001750:	4613      	mov	r3, r2
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	440b      	add	r3, r1
 800175a:	3308      	adds	r3, #8
 800175c:	887a      	ldrh	r2, [r7, #2]
 800175e:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					CAN_DriveMotor(bus, CAN_DJI_GROUP3_Current_ID, motorControlBuffer[bus - 1].Group3[0], motorControlBuffer[bus - 1].Group3[1], motorControlBuffer[bus - 1].Group3[2], motorControlBuffer[bus - 1].Group3[3]);
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	1e5a      	subs	r2, r3, #1
 8001766:	491e      	ldr	r1, [pc, #120]	@ (80017e0 <CAN_setMotorCtrlVal+0x3f8>)
 8001768:	4613      	mov	r3, r2
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	4413      	add	r3, r2
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	440b      	add	r3, r1
 8001772:	3310      	adds	r3, #16
 8001774:	f9b3 4000 	ldrsh.w	r4, [r3]
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	1e5a      	subs	r2, r3, #1
 800177c:	4918      	ldr	r1, [pc, #96]	@ (80017e0 <CAN_setMotorCtrlVal+0x3f8>)
 800177e:	4613      	mov	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	4413      	add	r3, r2
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	440b      	add	r3, r1
 8001788:	3312      	adds	r3, #18
 800178a:	f9b3 5000 	ldrsh.w	r5, [r3]
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	1e5a      	subs	r2, r3, #1
 8001792:	4913      	ldr	r1, [pc, #76]	@ (80017e0 <CAN_setMotorCtrlVal+0x3f8>)
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	440b      	add	r3, r1
 800179e:	3314      	adds	r3, #20
 80017a0:	f9b3 1000 	ldrsh.w	r1, [r3]
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	1e5a      	subs	r2, r3, #1
 80017a8:	480d      	ldr	r0, [pc, #52]	@ (80017e0 <CAN_setMotorCtrlVal+0x3f8>)
 80017aa:	4613      	mov	r3, r2
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	4413      	add	r3, r2
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4403      	add	r3, r0
 80017b4:	3316      	adds	r3, #22
 80017b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ba:	79f8      	ldrb	r0, [r7, #7]
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	9100      	str	r1, [sp, #0]
 80017c0:	462b      	mov	r3, r5
 80017c2:	4622      	mov	r2, r4
 80017c4:	f240 21fe 	movw	r1, #766	@ 0x2fe
 80017c8:	f7ff fda6 	bl	8001318 <CAN_DriveMotor>
					break;
 80017cc:	e002      	b.n	80017d4 <CAN_setMotorCtrlVal+0x3ec>
					break;
 80017ce:	bf00      	nop
 80017d0:	e000      	b.n	80017d4 <CAN_setMotorCtrlVal+0x3ec>
					break;
 80017d2:	bf00      	nop
			break;
 80017d4:	bf00      	nop
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bdb0      	pop	{r4, r5, r7, pc}
 80017de:	bf00      	nop
 80017e0:	200000d4 	.word	0x200000d4

080017e4 <calcRPM_PID>:

int32_t calcRPM_PID(CAN_Bus bus, MotorType_ID motorType, int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b08b      	sub	sp, #44	@ 0x2c
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4604      	mov	r4, r0
 80017ec:	4608      	mov	r0, r1
 80017ee:	4611      	mov	r1, r2
 80017f0:	461a      	mov	r2, r3
 80017f2:	eef0 6a40 	vmov.f32	s13, s0
 80017f6:	eeb0 7a60 	vmov.f32	s14, s1
 80017fa:	eef0 7a41 	vmov.f32	s15, s2
 80017fe:	4623      	mov	r3, r4
 8001800:	75fb      	strb	r3, [r7, #23]
 8001802:	4603      	mov	r3, r0
 8001804:	75bb      	strb	r3, [r7, #22]
 8001806:	460b      	mov	r3, r1
 8001808:	757b      	strb	r3, [r7, #21]
 800180a:	4613      	mov	r3, r2
 800180c:	827b      	strh	r3, [r7, #18]
 800180e:	edc7 6a01 	vstr	s13, [r7, #4]
 8001812:	ed87 7a02 	vstr	s14, [r7, #8]
 8001816:	edc7 7a03 	vstr	s15, [r7, #12]
	uint8_t ID;
	int32_t return_val = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
	uint8_t busID = bus - 1;
 800181e:	7dfb      	ldrb	r3, [r7, #23]
 8001820:	3b01      	subs	r3, #1
 8001822:	77fb      	strb	r3, [r7, #31]
	switch(motorType) {
 8001824:	7dbb      	ldrb	r3, [r7, #22]
 8001826:	2b02      	cmp	r3, #2
 8001828:	dc02      	bgt.n	8001830 <calcRPM_PID+0x4c>
 800182a:	2b00      	cmp	r3, #0
 800182c:	dc04      	bgt.n	8001838 <calcRPM_PID+0x54>
 800182e:	e00d      	b.n	800184c <calcRPM_PID+0x68>
 8001830:	3b03      	subs	r3, #3
 8001832:	2b01      	cmp	r3, #1
 8001834:	d80a      	bhi.n	800184c <calcRPM_PID+0x68>
 8001836:	e004      	b.n	8001842 <calcRPM_PID+0x5e>
		case (1):
		case (2): {
			ID = motorID - 1;
 8001838:	7d7b      	ldrb	r3, [r7, #21]
 800183a:	3b01      	subs	r3, #1
 800183c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001840:	e009      	b.n	8001856 <calcRPM_PID+0x72>
		}
		case (3):
		case (4): {
			ID = motorID + 3;
 8001842:	7d7b      	ldrb	r3, [r7, #21]
 8001844:	3303      	adds	r3, #3
 8001846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 800184a:	e004      	b.n	8001856 <calcRPM_PID+0x72>
		}
		default: {
			ID = motorID - 1;
 800184c:	7d7b      	ldrb	r3, [r7, #21]
 800184e:	3b01      	subs	r3, #1
 8001850:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001854:	bf00      	nop
		}
	}
	PID_data[busID][ID].pVal = RPMtarget - motorFeedback[busID][ID].speed_rpm;     // update proportional term
 8001856:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 800185a:	7ffa      	ldrb	r2, [r7, #31]
 800185c:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8001860:	4c70      	ldr	r4, [pc, #448]	@ (8001a24 <calcRPM_PID+0x240>)
 8001862:	4613      	mov	r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	4413      	add	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	4403      	add	r3, r0
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4423      	add	r3, r4
 8001872:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001876:	7ffa      	ldrb	r2, [r7, #31]
 8001878:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800187c:	1ac9      	subs	r1, r1, r3
 800187e:	4c6a      	ldr	r4, [pc, #424]	@ (8001a28 <calcRPM_PID+0x244>)
 8001880:	4613      	mov	r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	4413      	add	r3, r2
 800188a:	4403      	add	r3, r0
 800188c:	011b      	lsls	r3, r3, #4
 800188e:	4423      	add	r3, r4
 8001890:	3304      	adds	r3, #4
 8001892:	6019      	str	r1, [r3, #0]
	PID_data[busID][ID].iVal += PID_data[busID][ID].pVal;                                                         // add to integral term
 8001894:	7ffa      	ldrb	r2, [r7, #31]
 8001896:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800189a:	4863      	ldr	r0, [pc, #396]	@ (8001a28 <calcRPM_PID+0x244>)
 800189c:	4613      	mov	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4413      	add	r3, r2
 80018a6:	440b      	add	r3, r1
 80018a8:	011b      	lsls	r3, r3, #4
 80018aa:	4403      	add	r3, r0
 80018ac:	3308      	adds	r3, #8
 80018ae:	6819      	ldr	r1, [r3, #0]
 80018b0:	7ffa      	ldrb	r2, [r7, #31]
 80018b2:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80018b6:	4c5c      	ldr	r4, [pc, #368]	@ (8001a28 <calcRPM_PID+0x244>)
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	4403      	add	r3, r0
 80018c4:	011b      	lsls	r3, r3, #4
 80018c6:	4423      	add	r3, r4
 80018c8:	3304      	adds	r3, #4
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	7ffa      	ldrb	r2, [r7, #31]
 80018ce:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80018d2:	4419      	add	r1, r3
 80018d4:	4c54      	ldr	r4, [pc, #336]	@ (8001a28 <calcRPM_PID+0x244>)
 80018d6:	4613      	mov	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4413      	add	r3, r2
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	4413      	add	r3, r2
 80018e0:	4403      	add	r3, r0
 80018e2:	011b      	lsls	r3, r3, #4
 80018e4:	4423      	add	r3, r4
 80018e6:	3308      	adds	r3, #8
 80018e8:	6019      	str	r1, [r3, #0]
	PID_data[busID][ID].dVal = PID_data[busID][ID].lastVal - motorFeedback[busID][ID].speed_rpm;       // update derivative term
 80018ea:	7ffa      	ldrb	r2, [r7, #31]
 80018ec:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 80018f0:	484d      	ldr	r0, [pc, #308]	@ (8001a28 <calcRPM_PID+0x244>)
 80018f2:	4613      	mov	r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	4413      	add	r3, r2
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	4413      	add	r3, r2
 80018fc:	440b      	add	r3, r1
 80018fe:	011b      	lsls	r3, r3, #4
 8001900:	4403      	add	r3, r0
 8001902:	6819      	ldr	r1, [r3, #0]
 8001904:	7ffa      	ldrb	r2, [r7, #31]
 8001906:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800190a:	4c46      	ldr	r4, [pc, #280]	@ (8001a24 <calcRPM_PID+0x240>)
 800190c:	4613      	mov	r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	4403      	add	r3, r0
 8001918:	00db      	lsls	r3, r3, #3
 800191a:	4423      	add	r3, r4
 800191c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001920:	7ffa      	ldrb	r2, [r7, #31]
 8001922:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8001926:	1ac9      	subs	r1, r1, r3
 8001928:	4c3f      	ldr	r4, [pc, #252]	@ (8001a28 <calcRPM_PID+0x244>)
 800192a:	4613      	mov	r3, r2
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	4413      	add	r3, r2
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	4413      	add	r3, r2
 8001934:	4403      	add	r3, r0
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	4423      	add	r3, r4
 800193a:	330c      	adds	r3, #12
 800193c:	6019      	str	r1, [r3, #0]
	PID_data[busID][ID].lastVal = motorFeedback[busID][ID].speed_rpm;                        // save the current RPM to be used in the next cycle
 800193e:	7ffa      	ldrb	r2, [r7, #31]
 8001940:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8001944:	4837      	ldr	r0, [pc, #220]	@ (8001a24 <calcRPM_PID+0x240>)
 8001946:	4613      	mov	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	4413      	add	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4413      	add	r3, r2
 8001950:	440b      	add	r3, r1
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	4403      	add	r3, r0
 8001956:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800195a:	7ffa      	ldrb	r2, [r7, #31]
 800195c:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8001960:	461c      	mov	r4, r3
 8001962:	4831      	ldr	r0, [pc, #196]	@ (8001a28 <calcRPM_PID+0x244>)
 8001964:	4613      	mov	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	4413      	add	r3, r2
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	4413      	add	r3, r2
 800196e:	440b      	add	r3, r1
 8001970:	011b      	lsls	r3, r3, #4
 8001972:	4403      	add	r3, r0
 8001974:	601c      	str	r4, [r3, #0]
	return_val = (preset.kP * PID_data[busID][ID].pVal) + (preset.kI * PID_data[busID][ID].iVal) + (preset.kD * PID_data[busID][ID].dVal);     // calculates PID result
 8001976:	ed97 7a01 	vldr	s14, [r7, #4]
 800197a:	7ffa      	ldrb	r2, [r7, #31]
 800197c:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8001980:	4829      	ldr	r0, [pc, #164]	@ (8001a28 <calcRPM_PID+0x244>)
 8001982:	4613      	mov	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	4413      	add	r3, r2
 800198c:	440b      	add	r3, r1
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	4403      	add	r3, r0
 8001992:	3304      	adds	r3, #4
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	ee07 3a90 	vmov	s15, r3
 800199a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800199e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019a2:	edd7 6a02 	vldr	s13, [r7, #8]
 80019a6:	7ffa      	ldrb	r2, [r7, #31]
 80019a8:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 80019ac:	481e      	ldr	r0, [pc, #120]	@ (8001a28 <calcRPM_PID+0x244>)
 80019ae:	4613      	mov	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	4413      	add	r3, r2
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	4413      	add	r3, r2
 80019b8:	440b      	add	r3, r1
 80019ba:	011b      	lsls	r3, r3, #4
 80019bc:	4403      	add	r3, r0
 80019be:	3308      	adds	r3, #8
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019d2:	edd7 6a03 	vldr	s13, [r7, #12]
 80019d6:	7ffa      	ldrb	r2, [r7, #31]
 80019d8:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 80019dc:	4812      	ldr	r0, [pc, #72]	@ (8001a28 <calcRPM_PID+0x244>)
 80019de:	4613      	mov	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	4413      	add	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	4413      	add	r3, r2
 80019e8:	440b      	add	r3, r1
 80019ea:	011b      	lsls	r3, r3, #4
 80019ec:	4403      	add	r3, r0
 80019ee:	330c      	adds	r3, #12
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	ee07 3a90 	vmov	s15, r3
 80019f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a06:	ee17 3a90 	vmov	r3, s15
 8001a0a:	623b      	str	r3, [r7, #32]
	return_val = applyCtrlLimit(motorType, return_val);           // applies min/max limits to the final control value
 8001a0c:	7dbb      	ldrb	r3, [r7, #22]
 8001a0e:	6a39      	ldr	r1, [r7, #32]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f000 f80b 	bl	8001a2c <applyCtrlLimit>
 8001a16:	6238      	str	r0, [r7, #32]
	// I think this works, but what should the min/max values be for the I term to reset, if it is needed at all?
	return return_val;
 8001a18:	6a3b      	ldr	r3, [r7, #32]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	372c      	adds	r7, #44	@ 0x2c
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd90      	pop	{r4, r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000104 	.word	0x20000104
 8001a28:	200001b4 	.word	0x200001b4

08001a2c <applyCtrlLimit>:
	return_val = applyCtrlLimit(motorType, return_val);           // applies min/max limits to the final control value
	//usart_printf("ch1: %d\r\n", return_val);
	return return_val;
}

int32_t applyCtrlLimit(MotorType_ID motorType, int32_t val) {
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	6039      	str	r1, [r7, #0]
 8001a36:	71fb      	strb	r3, [r7, #7]
	switch (motorType) {
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d009      	beq.n	8001a52 <applyCtrlLimit+0x26>
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	dc29      	bgt.n	8001a96 <applyCtrlLimit+0x6a>
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	dc02      	bgt.n	8001a4c <applyCtrlLimit+0x20>
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	dc03      	bgt.n	8001a52 <applyCtrlLimit+0x26>
 8001a4a:	e024      	b.n	8001a96 <applyCtrlLimit+0x6a>
 8001a4c:	2b03      	cmp	r3, #3
 8001a4e:	d00f      	beq.n	8001a70 <applyCtrlLimit+0x44>
 8001a50:	e021      	b.n	8001a96 <applyCtrlLimit+0x6a>
		case (1):
		case (2):
		case (4): {
			if (val > 16384) {
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a58:	dd03      	ble.n	8001a62 <applyCtrlLimit+0x36>
				val = 16384;
 8001a5a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a5e:	603b      	str	r3, [r7, #0]
			} else if (val < -16384) {
				val = -16384;
			}
			break;
 8001a60:	e016      	b.n	8001a90 <applyCtrlLimit+0x64>
			} else if (val < -16384) {
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	f513 4f80 	cmn.w	r3, #16384	@ 0x4000
 8001a68:	da12      	bge.n	8001a90 <applyCtrlLimit+0x64>
				val = -16384;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <applyCtrlLimit+0x78>)
 8001a6c:	603b      	str	r3, [r7, #0]
			break;
 8001a6e:	e00f      	b.n	8001a90 <applyCtrlLimit+0x64>
		}
		case (3): {
			if (val > 25000) {
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001a76:	4293      	cmp	r3, r2
 8001a78:	dd03      	ble.n	8001a82 <applyCtrlLimit+0x56>
				val = 25000;
 8001a7a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8001a7e:	603b      	str	r3, [r7, #0]
			} else if (val < -25000) {
				val = -25000;
			}
			break;
 8001a80:	e008      	b.n	8001a94 <applyCtrlLimit+0x68>
			} else if (val < -25000) {
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	4a08      	ldr	r2, [pc, #32]	@ (8001aa8 <applyCtrlLimit+0x7c>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	da04      	bge.n	8001a94 <applyCtrlLimit+0x68>
				val = -25000;
 8001a8a:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <applyCtrlLimit+0x7c>)
 8001a8c:	603b      	str	r3, [r7, #0]
			break;
 8001a8e:	e001      	b.n	8001a94 <applyCtrlLimit+0x68>
			break;
 8001a90:	bf00      	nop
 8001a92:	e000      	b.n	8001a96 <applyCtrlLimit+0x6a>
			break;
 8001a94:	bf00      	nop
		}
	}
	return val;
 8001a96:	683b      	ldr	r3, [r7, #0]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	ffffc000 	.word	0xffffc000
 8001aa8:	ffff9e58 	.word	0xffff9e58

08001aac <setMotorRPM>:

void setMotorRPM(CAN_Bus bus, MotorType_ID motorType, int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001aac:	b590      	push	{r4, r7, lr}
 8001aae:	b087      	sub	sp, #28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	4608      	mov	r0, r1
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	461a      	mov	r2, r3
 8001aba:	eef0 6a40 	vmov.f32	s13, s0
 8001abe:	eeb0 7a60 	vmov.f32	s14, s1
 8001ac2:	eef0 7a41 	vmov.f32	s15, s2
 8001ac6:	4623      	mov	r3, r4
 8001ac8:	75fb      	strb	r3, [r7, #23]
 8001aca:	4603      	mov	r3, r0
 8001acc:	75bb      	strb	r3, [r7, #22]
 8001ace:	460b      	mov	r3, r1
 8001ad0:	757b      	strb	r3, [r7, #21]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	827b      	strh	r3, [r7, #18]
 8001ad6:	edc7 6a01 	vstr	s13, [r7, #4]
 8001ada:	ed87 7a02 	vstr	s14, [r7, #8]
 8001ade:	edc7 7a03 	vstr	s15, [r7, #12]
	CAN_setMotorCtrlVal(bus, motorType, motorID, calcRPM_PID(bus, motorType, motorID, RPMtarget, preset));
 8001ae2:	edd7 6a01 	vldr	s13, [r7, #4]
 8001ae6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001aea:	edd7 7a03 	vldr	s15, [r7, #12]
 8001aee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001af2:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001af6:	7db9      	ldrb	r1, [r7, #22]
 8001af8:	7df8      	ldrb	r0, [r7, #23]
 8001afa:	eeb0 0a66 	vmov.f32	s0, s13
 8001afe:	eef0 0a47 	vmov.f32	s1, s14
 8001b02:	eeb0 1a67 	vmov.f32	s2, s15
 8001b06:	f7ff fe6d 	bl	80017e4 <calcRPM_PID>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	b21b      	sxth	r3, r3
 8001b0e:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001b12:	7db9      	ldrb	r1, [r7, #22]
 8001b14:	7df8      	ldrb	r0, [r7, #23]
 8001b16:	f7ff fc67 	bl	80013e8 <CAN_setMotorCtrlVal>
}
 8001b1a:	bf00      	nop
 8001b1c:	371c      	adds	r7, #28
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd90      	pop	{r4, r7, pc}
	...

08001b24 <getMotorRPM>:
		}
	}
	return -1;
}

int16_t getMotorRPM(CAN_Bus bus, MotorType_ID motorType, int8_t motorID) {
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
 8001b2e:	460b      	mov	r3, r1
 8001b30:	71bb      	strb	r3, [r7, #6]
 8001b32:	4613      	mov	r3, r2
 8001b34:	717b      	strb	r3, [r7, #5]
	switch (motorType) {
 8001b36:	79bb      	ldrb	r3, [r7, #6]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	dc02      	bgt.n	8001b42 <getMotorRPM+0x1e>
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	dc04      	bgt.n	8001b4a <getMotorRPM+0x26>
 8001b40:	e038      	b.n	8001bb4 <getMotorRPM+0x90>
 8001b42:	3b03      	subs	r3, #3
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d835      	bhi.n	8001bb4 <getMotorRPM+0x90>
 8001b48:	e018      	b.n	8001b7c <getMotorRPM+0x58>
		case (1):
		case (2): {
			if (motorID >= 1 && motorID <= 8) {
 8001b4a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	dd2d      	ble.n	8001bae <getMotorRPM+0x8a>
 8001b52:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001b56:	2b08      	cmp	r3, #8
 8001b58:	dc29      	bgt.n	8001bae <getMotorRPM+0x8a>
				return motorFeedback[bus - 1][motorID - 1].speed_rpm;
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	1e5a      	subs	r2, r3, #1
 8001b5e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001b62:	1e59      	subs	r1, r3, #1
 8001b64:	4817      	ldr	r0, [pc, #92]	@ (8001bc4 <getMotorRPM+0xa0>)
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	4413      	add	r3, r2
 8001b70:	440b      	add	r3, r1
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	4403      	add	r3, r0
 8001b76:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b7a:	e01d      	b.n	8001bb8 <getMotorRPM+0x94>
			}
			break;
		}
		case (3):
		case (4): {
			if (motorID >= 1 && motorID <= 7) {
 8001b7c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	dd16      	ble.n	8001bb2 <getMotorRPM+0x8e>
 8001b84:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001b88:	2b07      	cmp	r3, #7
 8001b8a:	dc12      	bgt.n	8001bb2 <getMotorRPM+0x8e>
				return motorFeedback[bus - 1][motorID + 3].speed_rpm;
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	1e5a      	subs	r2, r3, #1
 8001b90:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001b94:	1cd9      	adds	r1, r3, #3
 8001b96:	480b      	ldr	r0, [pc, #44]	@ (8001bc4 <getMotorRPM+0xa0>)
 8001b98:	4613      	mov	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4413      	add	r3, r2
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	4413      	add	r3, r2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	00db      	lsls	r3, r3, #3
 8001ba6:	4403      	add	r3, r0
 8001ba8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bac:	e004      	b.n	8001bb8 <getMotorRPM+0x94>
			break;
 8001bae:	bf00      	nop
 8001bb0:	e000      	b.n	8001bb4 <getMotorRPM+0x90>
			}
			break;
 8001bb2:	bf00      	nop
		}
	}
	return -1;
 8001bb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	20000104 	.word	0x20000104

08001bc8 <usart_Init>:
pc_control_t pc_control;
custom_client_data_t custom_client_data;

uint8_t mainHeaderOffset = 5;

void usart_Init(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RxBuff_1, 256);
 8001bcc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bd0:	4905      	ldr	r1, [pc, #20]	@ (8001be8 <usart_Init+0x20>)
 8001bd2:	4806      	ldr	r0, [pc, #24]	@ (8001bec <usart_Init+0x24>)
 8001bd4:	f007 fb40 	bl	8009258 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuff_2, 256);
 8001bd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bdc:	4904      	ldr	r1, [pc, #16]	@ (8001bf0 <usart_Init+0x28>)
 8001bde:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <usart_Init+0x2c>)
 8001be0:	f007 fb3a 	bl	8009258 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000324 	.word	0x20000324
 8001bec:	20000a3c 	.word	0x20000a3c
 8001bf0:	20000424 	.word	0x20000424
 8001bf4:	20000acc 	.word	0x20000acc

08001bf8 <usart_printf>:

void usart_printf(const char *fmt,...) {
 8001bf8:	b40f      	push	{r0, r1, r2, r3}
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	af00      	add	r7, sp, #0
    static uint8_t tx_buf[256] = {0};
    static va_list ap;
    static uint16_t len;
    va_start(ap, fmt);
 8001bfe:	f107 030c 	add.w	r3, r7, #12
 8001c02:	4a0c      	ldr	r2, [pc, #48]	@ (8001c34 <usart_printf+0x3c>)
 8001c04:	6013      	str	r3, [r2, #0]
    len = vsprintf((char *)tx_buf, fmt, ap);           //return length of string
 8001c06:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <usart_printf+0x3c>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	480a      	ldr	r0, [pc, #40]	@ (8001c38 <usart_printf+0x40>)
 8001c0e:	f00b fc49 	bl	800d4a4 <vsiprintf>
 8001c12:	4603      	mov	r3, r0
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <usart_printf+0x44>)
 8001c18:	801a      	strh	r2, [r3, #0]
    va_end(ap);
    HAL_UART_Transmit_DMA(&huart1, tx_buf, len);
 8001c1a:	4b08      	ldr	r3, [pc, #32]	@ (8001c3c <usart_printf+0x44>)
 8001c1c:	881b      	ldrh	r3, [r3, #0]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4905      	ldr	r1, [pc, #20]	@ (8001c38 <usart_printf+0x40>)
 8001c22:	4807      	ldr	r0, [pc, #28]	@ (8001c40 <usart_printf+0x48>)
 8001c24:	f007 faa8 	bl	8009178 <HAL_UART_Transmit_DMA>
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c30:	b004      	add	sp, #16
 8001c32:	4770      	bx	lr
 8001c34:	20000550 	.word	0x20000550
 8001c38:	20000554 	.word	0x20000554
 8001c3c:	20000654 	.word	0x20000654
 8001c40:	20000a3c 	.word	0x20000a3c

08001c44 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	807b      	strh	r3, [r7, #2]
			}

	}
	*/

}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <can_filter_init>:

extern CAN_HandleTypeDef hcan1;
extern CAN_HandleTypeDef hcan2;
// extern CAN_HandleTypeDef hcan2;

void can_filter_init(void) {                      // filtering mask code taken from DJI, doesn't actually filter anything
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef can_filter_st;
    can_filter_st.FilterActivation = ENABLE;
 8001c62:	2301      	movs	r3, #1
 8001c64:	623b      	str	r3, [r7, #32]
    can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61bb      	str	r3, [r7, #24]
    can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	61fb      	str	r3, [r7, #28]
    can_filter_st.FilterIdHigh = 0x0000;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	603b      	str	r3, [r7, #0]
    can_filter_st.FilterIdLow = 0x0000;
 8001c72:	2300      	movs	r3, #0
 8001c74:	607b      	str	r3, [r7, #4]
    can_filter_st.FilterMaskIdHigh = 0x0000;
 8001c76:	2300      	movs	r3, #0
 8001c78:	60bb      	str	r3, [r7, #8]
    can_filter_st.FilterMaskIdLow = 0x0000;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
    can_filter_st.FilterBank = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
    HAL_CAN_ConfigFilter(&hcan1, &can_filter_st);
 8001c86:	463b      	mov	r3, r7
 8001c88:	4619      	mov	r1, r3
 8001c8a:	480f      	ldr	r0, [pc, #60]	@ (8001cc8 <can_filter_init+0x6c>)
 8001c8c:	f003 f842 	bl	8004d14 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 8001c90:	480d      	ldr	r0, [pc, #52]	@ (8001cc8 <can_filter_init+0x6c>)
 8001c92:	f003 f91f 	bl	8004ed4 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001c96:	2102      	movs	r1, #2
 8001c98:	480b      	ldr	r0, [pc, #44]	@ (8001cc8 <can_filter_init+0x6c>)
 8001c9a:	f003 fb51 	bl	8005340 <HAL_CAN_ActivateNotification>

    can_filter_st.SlaveStartFilterBank = 14;
 8001c9e:	230e      	movs	r3, #14
 8001ca0:	627b      	str	r3, [r7, #36]	@ 0x24
    can_filter_st.FilterBank = 14;
 8001ca2:	230e      	movs	r3, #14
 8001ca4:	617b      	str	r3, [r7, #20]
    HAL_CAN_ConfigFilter(&hcan2, &can_filter_st);
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4808      	ldr	r0, [pc, #32]	@ (8001ccc <can_filter_init+0x70>)
 8001cac:	f003 f832 	bl	8004d14 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan2);
 8001cb0:	4806      	ldr	r0, [pc, #24]	@ (8001ccc <can_filter_init+0x70>)
 8001cb2:	f003 f90f 	bl	8004ed4 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001cb6:	2102      	movs	r1, #2
 8001cb8:	4804      	ldr	r0, [pc, #16]	@ (8001ccc <can_filter_init+0x70>)
 8001cba:	f003 fb41 	bl	8005340 <HAL_CAN_ActivateNotification>
}
 8001cbe:	bf00      	nop
 8001cc0:	3728      	adds	r7, #40	@ 0x28
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200006b8 	.word	0x200006b8
 8001ccc:	200006e0 	.word	0x200006e0

08001cd0 <imu_pwm_set>:
#include "bsp_imu_pwm.h"
#include "main.h"

void imu_pwm_set(uint16_t pwm)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	80fb      	strh	r3, [r7, #6]
    TIM10->CCR1 = (pwm);
 8001cda:	4a04      	ldr	r2, [pc, #16]	@ (8001cec <imu_pwm_set+0x1c>)
 8001cdc:	88fb      	ldrh	r3, [r7, #6]
 8001cde:	6353      	str	r3, [r2, #52]	@ 0x34

}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	40014400 	.word	0x40014400

08001cf0 <RC_init>:
#include "main.h"

extern UART_HandleTypeDef huart3;
extern DMA_HandleTypeDef hdma_usart3_rx;

void RC_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num) {
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	80fb      	strh	r3, [r7, #6]
    SET_BIT(huart3.Instance->CR3, USART_CR3_DMAR);                 //enable the DMA transfer for the receiver request
 8001cfe:	4b27      	ldr	r3, [pc, #156]	@ (8001d9c <RC_init+0xac>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	695a      	ldr	r2, [r3, #20]
 8001d04:	4b25      	ldr	r3, [pc, #148]	@ (8001d9c <RC_init+0xac>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d0c:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);                  //enalbe idle interrupt
 8001d0e:	4b23      	ldr	r3, [pc, #140]	@ (8001d9c <RC_init+0xac>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68da      	ldr	r2, [r3, #12]
 8001d14:	4b21      	ldr	r3, [pc, #132]	@ (8001d9c <RC_init+0xac>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f042 0210 	orr.w	r2, r2, #16
 8001d1c:	60da      	str	r2, [r3, #12]
    __HAL_DMA_DISABLE(&hdma_usart3_rx);                   //disable DMA
 8001d1e:	4b20      	ldr	r3, [pc, #128]	@ (8001da0 <RC_init+0xb0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b1e      	ldr	r3, [pc, #120]	@ (8001da0 <RC_init+0xb0>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f022 0201 	bic.w	r2, r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 8001d2e:	e007      	b.n	8001d40 <RC_init+0x50>
        __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8001d30:	4b1b      	ldr	r3, [pc, #108]	@ (8001da0 <RC_init+0xb0>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	4b1a      	ldr	r3, [pc, #104]	@ (8001da0 <RC_init+0xb0>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f022 0201 	bic.w	r2, r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <RC_init+0xb0>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d1f0      	bne.n	8001d30 <RC_init+0x40>
    }
    hdma_usart3_rx.Instance->PAR = (uint32_t) & (USART3->DR);                   //memory buffer 1
 8001d4e:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <RC_init+0xb0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a14      	ldr	r2, [pc, #80]	@ (8001da4 <RC_init+0xb4>)
 8001d54:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Instance->M0AR = (uint32_t)(rx1_buf);                 //memory buffer 2
 8001d56:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <RC_init+0xb0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Instance->M1AR = (uint32_t)(rx2_buf);                  //data length
 8001d5e:	4b10      	ldr	r3, [pc, #64]	@ (8001da0 <RC_init+0xb0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Instance->NDTR = dma_buf_num;                 //enable double memory buffer
 8001d66:	4b0e      	ldr	r3, [pc, #56]	@ (8001da0 <RC_init+0xb0>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	88fa      	ldrh	r2, [r7, #6]
 8001d6c:	605a      	str	r2, [r3, #4]
    SET_BIT(hdma_usart3_rx.Instance->CR, DMA_SxCR_DBM);
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <RC_init+0xb0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <RC_init+0xb0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001d7c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(&hdma_usart3_rx);                 //enable DMA
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <RC_init+0xb0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <RC_init+0xb0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f042 0201 	orr.w	r2, r2, #1
 8001d8c:	601a      	str	r2, [r3, #0]
}
 8001d8e:	bf00      	nop
 8001d90:	3714      	adds	r7, #20
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000a84 	.word	0x20000a84
 8001da0:	20000bd4 	.word	0x20000bd4
 8001da4:	40004804 	.word	0x40004804

08001da8 <imu_temp_control_task>:
  * @brief          bmi088�¶ȿ���
  * @param[in]      argument: NULL
  * @retval         none
  */
void imu_temp_control_task(void const * argument)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
    osDelay(500);
 8001db0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001db4:	f008 fcb0 	bl	800a718 <osDelay>
    //PID init
    PID_init(&imu_temp_pid, PID_POSITION, imu_temp_PID, TEMPERATURE_PID_MAX_OUT, TEMPERATURE_PID_MAX_IOUT);
 8001db8:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001e5c <imu_temp_control_task+0xb4>
 8001dbc:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8001e60 <imu_temp_control_task+0xb8>
 8001dc0:	4a28      	ldr	r2, [pc, #160]	@ (8001e64 <imu_temp_control_task+0xbc>)
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	4828      	ldr	r0, [pc, #160]	@ (8001e68 <imu_temp_control_task+0xc0>)
 8001dc6:	f001 f99d 	bl	8003104 <PID_init>

    //set spi frequency
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001dca:	4b28      	ldr	r3, [pc, #160]	@ (8001e6c <imu_temp_control_task+0xc4>)
 8001dcc:	2210      	movs	r2, #16
 8001dce:	61da      	str	r2, [r3, #28]
    
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dd0:	4826      	ldr	r0, [pc, #152]	@ (8001e6c <imu_temp_control_task+0xc4>)
 8001dd2:	f005 feb8 	bl	8007b46 <HAL_SPI_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <imu_temp_control_task+0x38>
    {
        Error_Handler();
 8001ddc:	f001 f98c 	bl	80030f8 <Error_Handler>
    }
    //get task handle, must enable 'xTaskGetHandle' in cubeMX
    INS_task_local_handler = xTaskGetHandle(pcTaskGetName(NULL));
 8001de0:	2000      	movs	r0, #0
 8001de2:	f009 fdb7 	bl	800b954 <pcTaskGetName>
 8001de6:	4603      	mov	r3, r0
 8001de8:	4618      	mov	r0, r3
 8001dea:	f009 fe47 	bl	800ba7c <xTaskGetHandle>
 8001dee:	4603      	mov	r3, r0
 8001df0:	4a1f      	ldr	r2, [pc, #124]	@ (8001e70 <imu_temp_control_task+0xc8>)
 8001df2:	6013      	str	r3, [r2, #0]
    imu_start_flag = 1;
 8001df4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e74 <imu_temp_control_task+0xcc>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	701a      	strb	r2, [r3, #0]
    while(1)
    {

        //wait for task waked up
        while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS) {
 8001dfa:	bf00      	nop
 8001dfc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e00:	2001      	movs	r0, #1
 8001e02:	f00a fa67 	bl	800c2d4 <ulTaskNotifyTake>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d1f7      	bne.n	8001dfc <imu_temp_control_task+0x54>

        }
        uint16_t tempPWM;
        //calculate PID
        PID_calc(&imu_temp_pid, IMU_get_temp(), 40.0f);
 8001e0c:	f7fe fffc 	bl	8000e08 <IMU_get_temp>
 8001e10:	eef0 7a40 	vmov.f32	s15, s0
 8001e14:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8001e78 <imu_temp_control_task+0xd0>
 8001e18:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1c:	4812      	ldr	r0, [pc, #72]	@ (8001e68 <imu_temp_control_task+0xc0>)
 8001e1e:	f001 f9c8 	bl	80031b2 <PID_calc>
        if (imu_temp_pid.out < 0.0f)
 8001e22:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <imu_temp_control_task+0xc0>)
 8001e24:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e30:	d503      	bpl.n	8001e3a <imu_temp_control_task+0x92>
        {
            imu_temp_pid.out = 0.0f;
 8001e32:	4b0d      	ldr	r3, [pc, #52]	@ (8001e68 <imu_temp_control_task+0xc0>)
 8001e34:	f04f 0200 	mov.w	r2, #0
 8001e38:	621a      	str	r2, [r3, #32]
        }
        tempPWM = (uint16_t)imu_temp_pid.out;
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e68 <imu_temp_control_task+0xc0>)
 8001e3c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e44:	ee17 3a90 	vmov	r3, s15
 8001e48:	81fb      	strh	r3, [r7, #14]
        IMU_temp_PWM(tempPWM);
 8001e4a:	89fb      	ldrh	r3, [r7, #14]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff3f 	bl	8001cd0 <imu_pwm_set>
        osDelay(5);
 8001e52:	2005      	movs	r0, #5
 8001e54:	f008 fc60 	bl	800a718 <osDelay>
    {
 8001e58:	e7cf      	b.n	8001dfa <imu_temp_control_task+0x52>
 8001e5a:	bf00      	nop
 8001e5c:	45898000 	.word	0x45898000
 8001e60:	458ca000 	.word	0x458ca000
 8001e64:	0800dee0 	.word	0x0800dee0
 8001e68:	20000660 	.word	0x20000660
 8001e6c:	2000075c 	.word	0x2000075c
 8001e70:	20000658 	.word	0x20000658
 8001e74:	2000065c 	.word	0x2000065c
 8001e78:	42200000 	.word	0x42200000

08001e7c <HAL_GPIO_EXTI_Callback>:
    }
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == INT1_ACCEL_Pin)
 8001e86:	4b12      	ldr	r3, [pc, #72]	@ (8001ed0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	88fa      	ldrh	r2, [r7, #6]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d11b      	bne.n	8001ec8 <HAL_GPIO_EXTI_Callback+0x4c>
    {

        if(imu_start_flag)
 8001e90:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d016      	beq.n	8001ec8 <HAL_GPIO_EXTI_Callback+0x4c>
        {
            //wake up the task
            if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001e9a:	f00a f98d 	bl	800c1b8 <xTaskGetSchedulerState>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d011      	beq.n	8001ec8 <HAL_GPIO_EXTI_Callback+0x4c>
            {
                static BaseType_t xHigherPriorityTaskWoken;
                vTaskNotifyGiveFromISR(INS_task_local_handler, &xHigherPriorityTaskWoken);
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	490c      	ldr	r1, [pc, #48]	@ (8001edc <HAL_GPIO_EXTI_Callback+0x60>)
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f00a fa5e 	bl	800c36c <vTaskNotifyGiveFromISR>
                portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <HAL_GPIO_EXTI_Callback+0x60>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d007      	beq.n	8001ec8 <HAL_GPIO_EXTI_Callback+0x4c>
 8001eb8:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <HAL_GPIO_EXTI_Callback+0x64>)
 8001eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	f3bf 8f4f 	dsb	sy
 8001ec4:	f3bf 8f6f 	isb	sy
    }
    else if (GPIO_Pin == INT1_GRYO_Pin)
    {

    }
}
 8001ec8:	bf00      	nop
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	2000000e 	.word	0x2000000e
 8001ed4:	2000065c 	.word	0x2000065c
 8001ed8:	20000658 	.word	0x20000658
 8001edc:	200006a8 	.word	0x200006a8
 8001ee0:	e000ed04 	.word	0xe000ed04

08001ee4 <ist8310_read_mag>:
/**
  * @brief          read mag magnetic field strength data of IST8310 by I2C
  * @param[out]     mag variable
  * @retval         none
  */
void ist8310_read_mag(float mag[3]) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];
    int16_t temp_ist8310_data = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	81fb      	strh	r3, [r7, #14]
    //read the "DATAXL" register (0x03)
    ist8310_IIC_read_muli_reg(0x03, buf, 6);
 8001ef0:	f107 0308 	add.w	r3, r7, #8
 8001ef4:	2206      	movs	r2, #6
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	2003      	movs	r0, #3
 8001efa:	f000 f845 	bl	8001f88 <ist8310_IIC_read_muli_reg>

    temp_ist8310_data = (int16_t)((buf[1] << 8) | buf[0]);
 8001efe:	7a7b      	ldrb	r3, [r7, #9]
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	b21a      	sxth	r2, r3
 8001f04:	7a3b      	ldrb	r3, [r7, #8]
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	81fb      	strh	r3, [r7, #14]
    mag[0] = MAG_SEN * temp_ist8310_data;
 8001f0c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f10:	ee07 3a90 	vmov	s15, r3
 8001f14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f18:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001f84 <ist8310_read_mag+0xa0>
 8001f1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[3] << 8) | buf[2]);
 8001f26:	7afb      	ldrb	r3, [r7, #11]
 8001f28:	021b      	lsls	r3, r3, #8
 8001f2a:	b21a      	sxth	r2, r3
 8001f2c:	7abb      	ldrb	r3, [r7, #10]
 8001f2e:	b21b      	sxth	r3, r3
 8001f30:	4313      	orrs	r3, r2
 8001f32:	81fb      	strh	r3, [r7, #14]
    mag[1] = MAG_SEN * temp_ist8310_data;
 8001f34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f38:	ee07 3a90 	vmov	s15, r3
 8001f3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3304      	adds	r3, #4
 8001f44:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001f84 <ist8310_read_mag+0xa0>
 8001f48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f4c:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[5] << 8) | buf[4]);
 8001f50:	7b7b      	ldrb	r3, [r7, #13]
 8001f52:	021b      	lsls	r3, r3, #8
 8001f54:	b21a      	sxth	r2, r3
 8001f56:	7b3b      	ldrb	r3, [r7, #12]
 8001f58:	b21b      	sxth	r3, r3
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	81fb      	strh	r3, [r7, #14]
    mag[2] = MAG_SEN * temp_ist8310_data;
 8001f5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f62:	ee07 3a90 	vmov	s15, r3
 8001f66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	3308      	adds	r3, #8
 8001f6e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001f84 <ist8310_read_mag+0xa0>
 8001f72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f76:	edc3 7a00 	vstr	s15, [r3]
}
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	3e99999a 	.word	0x3e99999a

08001f88 <ist8310_IIC_read_muli_reg>:
  * @param[out]     read buffer
  * @param[in]      Size Amount of data to be read
  * @retval         none
  */
void ist8310_IIC_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af04      	add	r7, sp, #16
 8001f8e:	4603      	mov	r3, r0
 8001f90:	6039      	str	r1, [r7, #0]
 8001f92:	71fb      	strb	r3, [r7, #7]
 8001f94:	4613      	mov	r3, r2
 8001f96:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,buf,len,10);
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	79bb      	ldrb	r3, [r7, #6]
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	210a      	movs	r1, #10
 8001fa2:	9102      	str	r1, [sp, #8]
 8001fa4:	9301      	str	r3, [sp, #4]
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2301      	movs	r3, #1
 8001fac:	211c      	movs	r1, #28
 8001fae:	4803      	ldr	r0, [pc, #12]	@ (8001fbc <ist8310_IIC_read_muli_reg+0x34>)
 8001fb0:	f004 fc42 	bl	8006838 <HAL_I2C_Mem_Read>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000708 	.word	0x20000708

08001fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fc4:	f002 fd38 	bl	8004a38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fc8:	f000 f868 	bl	800209c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fcc:	f000 fd02 	bl	80029d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001fd0:	f000 fc9a 	bl	8002908 <MX_DMA_Init>
  MX_CAN1_Init();
 8001fd4:	f000 f8ce 	bl	8002174 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001fd8:	f000 f902 	bl	80021e0 <MX_CAN2_Init>
  MX_SPI1_Init();
 8001fdc:	f000 f964 	bl	80022a8 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001fe0:	f000 fa40 	bl	8002464 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001fe4:	f000 fc10 	bl	8002808 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001fe8:	f000 fc64 	bl	80028b4 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001fec:	f000 f992 	bl	8002314 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001ff0:	f000 fb20 	bl	8002634 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8001ff4:	f000 fc32 	bl	800285c <MX_USART3_UART_Init>
  MX_TIM10_Init();
 8001ff8:	f000 fbb8 	bl	800276c <MX_TIM10_Init>
  MX_I2C3_Init();
 8001ffc:	f000 f926 	bl	800224c <MX_I2C3_Init>
  MX_TIM5_Init();
 8002000:	f000 faa8 	bl	8002554 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  can_filter_init();
 8002004:	f7ff fe2a 	bl	8001c5c <can_filter_init>
  remote_control_init();
 8002008:	f001 fb5c 	bl	80036c4 <remote_control_init>
  usart_Init();
 800200c:	f7ff fddc 	bl	8001bc8 <usart_Init>
  local_rc_ctrl = get_remote_control_point();
 8002010:	f001 fb66 	bl	80036e0 <get_remote_control_point>
 8002014:	4603      	mov	r3, r0
 8002016:	4a14      	ldr	r2, [pc, #80]	@ (8002068 <main+0xa8>)
 8002018:	6013      	str	r3, [r2, #0]
  //__HAL_UART_ENABLE_IT(&huart1,UART_IT_IDLE);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800201a:	f008 faa1 	bl	800a560 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(TaskMain, NULL, &defaultTask_attributes);
 800201e:	4a13      	ldr	r2, [pc, #76]	@ (800206c <main+0xac>)
 8002020:	2100      	movs	r1, #0
 8002022:	4813      	ldr	r0, [pc, #76]	@ (8002070 <main+0xb0>)
 8002024:	f008 fae6 	bl	800a5f4 <osThreadNew>
 8002028:	4603      	mov	r3, r0
 800202a:	4a12      	ldr	r2, [pc, #72]	@ (8002074 <main+0xb4>)
 800202c:	6013      	str	r3, [r2, #0]

  /* creation of chassisTask */
  chassisTaskHandle = osThreadNew(TaskChassis, NULL, &chassisTask_attributes);
 800202e:	4a12      	ldr	r2, [pc, #72]	@ (8002078 <main+0xb8>)
 8002030:	2100      	movs	r1, #0
 8002032:	4812      	ldr	r0, [pc, #72]	@ (800207c <main+0xbc>)
 8002034:	f008 fade 	bl	800a5f4 <osThreadNew>
 8002038:	4603      	mov	r3, r0
 800203a:	4a11      	ldr	r2, [pc, #68]	@ (8002080 <main+0xc0>)
 800203c:	6013      	str	r3, [r2, #0]

  /* creation of IMUtempPIDtask */
  IMUtempPIDtaskHandle = osThreadNew(imu_temp_control_task, NULL, &IMUtempPIDtask_attributes);
 800203e:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <main+0xc4>)
 8002040:	2100      	movs	r1, #0
 8002042:	4811      	ldr	r0, [pc, #68]	@ (8002088 <main+0xc8>)
 8002044:	f008 fad6 	bl	800a5f4 <osThreadNew>
 8002048:	4603      	mov	r3, r0
 800204a:	4a10      	ldr	r2, [pc, #64]	@ (800208c <main+0xcc>)
 800204c:	6013      	str	r3, [r2, #0]

  /* creation of turretTask */
  turretTaskHandle = osThreadNew(TaskTurret, NULL, &turretTask_attributes);
 800204e:	4a10      	ldr	r2, [pc, #64]	@ (8002090 <main+0xd0>)
 8002050:	2100      	movs	r1, #0
 8002052:	4810      	ldr	r0, [pc, #64]	@ (8002094 <main+0xd4>)
 8002054:	f008 face 	bl	800a5f4 <osThreadNew>
 8002058:	4603      	mov	r3, r0
 800205a:	4a0f      	ldr	r2, [pc, #60]	@ (8002098 <main+0xd8>)
 800205c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800205e:	f008 faa3 	bl	800a5a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002062:	bf00      	nop
 8002064:	e7fd      	b.n	8002062 <main+0xa2>
 8002066:	bf00      	nop
 8002068:	20000d04 	.word	0x20000d04
 800206c:	0800deec 	.word	0x0800deec
 8002070:	08002e09 	.word	0x08002e09
 8002074:	20000cf4 	.word	0x20000cf4
 8002078:	0800df10 	.word	0x0800df10
 800207c:	08002e19 	.word	0x08002e19
 8002080:	20000cf8 	.word	0x20000cf8
 8002084:	0800df34 	.word	0x0800df34
 8002088:	08001da9 	.word	0x08001da9
 800208c:	20000cfc 	.word	0x20000cfc
 8002090:	0800df58 	.word	0x0800df58
 8002094:	080030e9 	.word	0x080030e9
 8002098:	20000d00 	.word	0x20000d00

0800209c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b094      	sub	sp, #80	@ 0x50
 80020a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a2:	f107 0320 	add.w	r3, r7, #32
 80020a6:	2230      	movs	r2, #48	@ 0x30
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f00b fa04 	bl	800d4b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b0:	f107 030c 	add.w	r3, r7, #12
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	4b29      	ldr	r3, [pc, #164]	@ (800216c <SystemClock_Config+0xd0>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c8:	4a28      	ldr	r2, [pc, #160]	@ (800216c <SystemClock_Config+0xd0>)
 80020ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d0:	4b26      	ldr	r3, [pc, #152]	@ (800216c <SystemClock_Config+0xd0>)
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020dc:	2300      	movs	r3, #0
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	4b23      	ldr	r3, [pc, #140]	@ (8002170 <SystemClock_Config+0xd4>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a22      	ldr	r2, [pc, #136]	@ (8002170 <SystemClock_Config+0xd4>)
 80020e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	4b20      	ldr	r3, [pc, #128]	@ (8002170 <SystemClock_Config+0xd4>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020f4:	607b      	str	r3, [r7, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020f8:	2301      	movs	r3, #1
 80020fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002102:	2302      	movs	r3, #2
 8002104:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002106:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800210a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800210c:	2306      	movs	r3, #6
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002110:	23a8      	movs	r3, #168	@ 0xa8
 8002112:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002114:	2302      	movs	r3, #2
 8002116:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002118:	2304      	movs	r3, #4
 800211a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800211c:	f107 0320 	add.w	r3, r7, #32
 8002120:	4618      	mov	r0, r3
 8002122:	f005 f891 	bl	8007248 <HAL_RCC_OscConfig>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800212c:	f000 ffe4 	bl	80030f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002130:	230f      	movs	r3, #15
 8002132:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002134:	2302      	movs	r3, #2
 8002136:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800213c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002140:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	2105      	movs	r1, #5
 800214e:	4618      	mov	r0, r3
 8002150:	f005 faf2 	bl	8007738 <HAL_RCC_ClockConfig>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800215a:	f000 ffcd 	bl	80030f8 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800215e:	f005 fbd1 	bl	8007904 <HAL_RCC_EnableCSS>
}
 8002162:	bf00      	nop
 8002164:	3750      	adds	r7, #80	@ 0x50
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800
 8002170:	40007000 	.word	0x40007000

08002174 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002178:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <MX_CAN1_Init+0x64>)
 800217a:	4a18      	ldr	r2, [pc, #96]	@ (80021dc <MX_CAN1_Init+0x68>)
 800217c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 800217e:	4b16      	ldr	r3, [pc, #88]	@ (80021d8 <MX_CAN1_Init+0x64>)
 8002180:	2203      	movs	r2, #3
 8002182:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002184:	4b14      	ldr	r3, [pc, #80]	@ (80021d8 <MX_CAN1_Init+0x64>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <MX_CAN1_Init+0x64>)
 800218c:	2200      	movs	r2, #0
 800218e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8002190:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <MX_CAN1_Init+0x64>)
 8002192:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8002196:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002198:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <MX_CAN1_Init+0x64>)
 800219a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800219e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80021a0:	4b0d      	ldr	r3, [pc, #52]	@ (80021d8 <MX_CAN1_Init+0x64>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80021a6:	4b0c      	ldr	r3, [pc, #48]	@ (80021d8 <MX_CAN1_Init+0x64>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80021ac:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <MX_CAN1_Init+0x64>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80021b2:	4b09      	ldr	r3, [pc, #36]	@ (80021d8 <MX_CAN1_Init+0x64>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80021b8:	4b07      	ldr	r3, [pc, #28]	@ (80021d8 <MX_CAN1_Init+0x64>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <MX_CAN1_Init+0x64>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80021c4:	4804      	ldr	r0, [pc, #16]	@ (80021d8 <MX_CAN1_Init+0x64>)
 80021c6:	f002 fca9 	bl	8004b1c <HAL_CAN_Init>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80021d0:	f000 ff92 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80021d4:	bf00      	nop
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	200006b8 	.word	0x200006b8
 80021dc:	40006400 	.word	0x40006400

080021e0 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80021e4:	4b17      	ldr	r3, [pc, #92]	@ (8002244 <MX_CAN2_Init+0x64>)
 80021e6:	4a18      	ldr	r2, [pc, #96]	@ (8002248 <MX_CAN2_Init+0x68>)
 80021e8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 80021ea:	4b16      	ldr	r3, [pc, #88]	@ (8002244 <MX_CAN2_Init+0x64>)
 80021ec:	2203      	movs	r2, #3
 80021ee:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80021f0:	4b14      	ldr	r3, [pc, #80]	@ (8002244 <MX_CAN2_Init+0x64>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80021f6:	4b13      	ldr	r3, [pc, #76]	@ (8002244 <MX_CAN2_Init+0x64>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 80021fc:	4b11      	ldr	r3, [pc, #68]	@ (8002244 <MX_CAN2_Init+0x64>)
 80021fe:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8002202:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002204:	4b0f      	ldr	r3, [pc, #60]	@ (8002244 <MX_CAN2_Init+0x64>)
 8002206:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800220a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800220c:	4b0d      	ldr	r3, [pc, #52]	@ (8002244 <MX_CAN2_Init+0x64>)
 800220e:	2200      	movs	r2, #0
 8002210:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002212:	4b0c      	ldr	r3, [pc, #48]	@ (8002244 <MX_CAN2_Init+0x64>)
 8002214:	2200      	movs	r2, #0
 8002216:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002218:	4b0a      	ldr	r3, [pc, #40]	@ (8002244 <MX_CAN2_Init+0x64>)
 800221a:	2200      	movs	r2, #0
 800221c:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800221e:	4b09      	ldr	r3, [pc, #36]	@ (8002244 <MX_CAN2_Init+0x64>)
 8002220:	2200      	movs	r2, #0
 8002222:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002224:	4b07      	ldr	r3, [pc, #28]	@ (8002244 <MX_CAN2_Init+0x64>)
 8002226:	2200      	movs	r2, #0
 8002228:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800222a:	4b06      	ldr	r3, [pc, #24]	@ (8002244 <MX_CAN2_Init+0x64>)
 800222c:	2200      	movs	r2, #0
 800222e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002230:	4804      	ldr	r0, [pc, #16]	@ (8002244 <MX_CAN2_Init+0x64>)
 8002232:	f002 fc73 	bl	8004b1c <HAL_CAN_Init>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 800223c:	f000 ff5c 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}
 8002244:	200006e0 	.word	0x200006e0
 8002248:	40006800 	.word	0x40006800

0800224c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002250:	4b12      	ldr	r3, [pc, #72]	@ (800229c <MX_I2C3_Init+0x50>)
 8002252:	4a13      	ldr	r2, [pc, #76]	@ (80022a0 <MX_I2C3_Init+0x54>)
 8002254:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8002256:	4b11      	ldr	r3, [pc, #68]	@ (800229c <MX_I2C3_Init+0x50>)
 8002258:	4a12      	ldr	r2, [pc, #72]	@ (80022a4 <MX_I2C3_Init+0x58>)
 800225a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800225c:	4b0f      	ldr	r3, [pc, #60]	@ (800229c <MX_I2C3_Init+0x50>)
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002262:	4b0e      	ldr	r3, [pc, #56]	@ (800229c <MX_I2C3_Init+0x50>)
 8002264:	2200      	movs	r2, #0
 8002266:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002268:	4b0c      	ldr	r3, [pc, #48]	@ (800229c <MX_I2C3_Init+0x50>)
 800226a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800226e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002270:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <MX_I2C3_Init+0x50>)
 8002272:	2200      	movs	r2, #0
 8002274:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002276:	4b09      	ldr	r3, [pc, #36]	@ (800229c <MX_I2C3_Init+0x50>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800227c:	4b07      	ldr	r3, [pc, #28]	@ (800229c <MX_I2C3_Init+0x50>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <MX_I2C3_Init+0x50>)
 8002284:	2200      	movs	r2, #0
 8002286:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002288:	4804      	ldr	r0, [pc, #16]	@ (800229c <MX_I2C3_Init+0x50>)
 800228a:	f004 f991 	bl	80065b0 <HAL_I2C_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002294:	f000 ff30 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002298:	bf00      	nop
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000708 	.word	0x20000708
 80022a0:	40005c00 	.word	0x40005c00
 80022a4:	00061a80 	.word	0x00061a80

080022a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80022ac:	4b17      	ldr	r3, [pc, #92]	@ (800230c <MX_SPI1_Init+0x64>)
 80022ae:	4a18      	ldr	r2, [pc, #96]	@ (8002310 <MX_SPI1_Init+0x68>)
 80022b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022b2:	4b16      	ldr	r3, [pc, #88]	@ (800230c <MX_SPI1_Init+0x64>)
 80022b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022ba:	4b14      	ldr	r3, [pc, #80]	@ (800230c <MX_SPI1_Init+0x64>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <MX_SPI1_Init+0x64>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80022c6:	4b11      	ldr	r3, [pc, #68]	@ (800230c <MX_SPI1_Init+0x64>)
 80022c8:	2202      	movs	r2, #2
 80022ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <MX_SPI1_Init+0x64>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	@ (800230c <MX_SPI1_Init+0x64>)
 80022d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80022da:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <MX_SPI1_Init+0x64>)
 80022dc:	2238      	movs	r2, #56	@ 0x38
 80022de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022e0:	4b0a      	ldr	r3, [pc, #40]	@ (800230c <MX_SPI1_Init+0x64>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022e6:	4b09      	ldr	r3, [pc, #36]	@ (800230c <MX_SPI1_Init+0x64>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022ec:	4b07      	ldr	r3, [pc, #28]	@ (800230c <MX_SPI1_Init+0x64>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022f2:	4b06      	ldr	r3, [pc, #24]	@ (800230c <MX_SPI1_Init+0x64>)
 80022f4:	220a      	movs	r2, #10
 80022f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022f8:	4804      	ldr	r0, [pc, #16]	@ (800230c <MX_SPI1_Init+0x64>)
 80022fa:	f005 fc24 	bl	8007b46 <HAL_SPI_Init>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002304:	f000 fef8 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	2000075c 	.word	0x2000075c
 8002310:	40013000 	.word	0x40013000

08002314 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b092      	sub	sp, #72	@ 0x48
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002324:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
 8002334:	615a      	str	r2, [r3, #20]
 8002336:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002338:	1d3b      	adds	r3, r7, #4
 800233a:	2220      	movs	r2, #32
 800233c:	2100      	movs	r1, #0
 800233e:	4618      	mov	r0, r3
 8002340:	f00b f8ba 	bl	800d4b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002344:	4b45      	ldr	r3, [pc, #276]	@ (800245c <MX_TIM1_Init+0x148>)
 8002346:	4a46      	ldr	r2, [pc, #280]	@ (8002460 <MX_TIM1_Init+0x14c>)
 8002348:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 800234a:	4b44      	ldr	r3, [pc, #272]	@ (800245c <MX_TIM1_Init+0x148>)
 800234c:	2253      	movs	r2, #83	@ 0x53
 800234e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002350:	4b42      	ldr	r3, [pc, #264]	@ (800245c <MX_TIM1_Init+0x148>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8002356:	4b41      	ldr	r3, [pc, #260]	@ (800245c <MX_TIM1_Init+0x148>)
 8002358:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800235c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800235e:	4b3f      	ldr	r3, [pc, #252]	@ (800245c <MX_TIM1_Init+0x148>)
 8002360:	2200      	movs	r2, #0
 8002362:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002364:	4b3d      	ldr	r3, [pc, #244]	@ (800245c <MX_TIM1_Init+0x148>)
 8002366:	2200      	movs	r2, #0
 8002368:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800236a:	4b3c      	ldr	r3, [pc, #240]	@ (800245c <MX_TIM1_Init+0x148>)
 800236c:	2200      	movs	r2, #0
 800236e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002370:	483a      	ldr	r0, [pc, #232]	@ (800245c <MX_TIM1_Init+0x148>)
 8002372:	f005 ffb5 	bl	80082e0 <HAL_TIM_PWM_Init>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800237c:	f000 febc 	bl	80030f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002380:	2300      	movs	r3, #0
 8002382:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002384:	2300      	movs	r3, #0
 8002386:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002388:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800238c:	4619      	mov	r1, r3
 800238e:	4833      	ldr	r0, [pc, #204]	@ (800245c <MX_TIM1_Init+0x148>)
 8002390:	f006 fdd4 	bl	8008f3c <HAL_TIMEx_MasterConfigSynchronization>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800239a:	f000 fead 	bl	80030f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800239e:	2360      	movs	r3, #96	@ 0x60
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023aa:	2300      	movs	r3, #0
 80023ac:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023ae:	2300      	movs	r3, #0
 80023b0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023b6:	2300      	movs	r3, #0
 80023b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023be:	2200      	movs	r2, #0
 80023c0:	4619      	mov	r1, r3
 80023c2:	4826      	ldr	r0, [pc, #152]	@ (800245c <MX_TIM1_Init+0x148>)
 80023c4:	f006 f914 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80023ce:	f000 fe93 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d6:	2204      	movs	r2, #4
 80023d8:	4619      	mov	r1, r3
 80023da:	4820      	ldr	r0, [pc, #128]	@ (800245c <MX_TIM1_Init+0x148>)
 80023dc:	f006 f908 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80023e6:	f000 fe87 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023ee:	2208      	movs	r2, #8
 80023f0:	4619      	mov	r1, r3
 80023f2:	481a      	ldr	r0, [pc, #104]	@ (800245c <MX_TIM1_Init+0x148>)
 80023f4:	f006 f8fc 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80023fe:	f000 fe7b 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002406:	220c      	movs	r2, #12
 8002408:	4619      	mov	r1, r3
 800240a:	4814      	ldr	r0, [pc, #80]	@ (800245c <MX_TIM1_Init+0x148>)
 800240c:	f006 f8f0 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002416:	f000 fe6f 	bl	80030f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800241e:	2300      	movs	r3, #0
 8002420:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800242e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002432:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002434:	2300      	movs	r3, #0
 8002436:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002438:	1d3b      	adds	r3, r7, #4
 800243a:	4619      	mov	r1, r3
 800243c:	4807      	ldr	r0, [pc, #28]	@ (800245c <MX_TIM1_Init+0x148>)
 800243e:	f006 fdf9 	bl	8009034 <HAL_TIMEx_ConfigBreakDeadTime>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002448:	f000 fe56 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800244c:	4803      	ldr	r0, [pc, #12]	@ (800245c <MX_TIM1_Init+0x148>)
 800244e:	f001 fedb 	bl	8004208 <HAL_TIM_MspPostInit>

}
 8002452:	bf00      	nop
 8002454:	3748      	adds	r7, #72	@ 0x48
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	200007b4 	.word	0x200007b4
 8002460:	40010000 	.word	0x40010000

08002464 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b08e      	sub	sp, #56	@ 0x38
 8002468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800246a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	605a      	str	r2, [r3, #4]
 8002474:	609a      	str	r2, [r3, #8]
 8002476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002478:	f107 0320 	add.w	r3, r7, #32
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002482:	1d3b      	adds	r3, r7, #4
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	605a      	str	r2, [r3, #4]
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	60da      	str	r2, [r3, #12]
 800248e:	611a      	str	r2, [r3, #16]
 8002490:	615a      	str	r2, [r3, #20]
 8002492:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002494:	4b2d      	ldr	r3, [pc, #180]	@ (800254c <MX_TIM4_Init+0xe8>)
 8002496:	4a2e      	ldr	r2, [pc, #184]	@ (8002550 <MX_TIM4_Init+0xec>)
 8002498:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 800249a:	4b2c      	ldr	r3, [pc, #176]	@ (800254c <MX_TIM4_Init+0xe8>)
 800249c:	2253      	movs	r2, #83	@ 0x53
 800249e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a0:	4b2a      	ldr	r3, [pc, #168]	@ (800254c <MX_TIM4_Init+0xe8>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20999;
 80024a6:	4b29      	ldr	r3, [pc, #164]	@ (800254c <MX_TIM4_Init+0xe8>)
 80024a8:	f245 2207 	movw	r2, #20999	@ 0x5207
 80024ac:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ae:	4b27      	ldr	r3, [pc, #156]	@ (800254c <MX_TIM4_Init+0xe8>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024b4:	4b25      	ldr	r3, [pc, #148]	@ (800254c <MX_TIM4_Init+0xe8>)
 80024b6:	2280      	movs	r2, #128	@ 0x80
 80024b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024ba:	4824      	ldr	r0, [pc, #144]	@ (800254c <MX_TIM4_Init+0xe8>)
 80024bc:	f005 fe58 	bl	8008170 <HAL_TIM_Base_Init>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80024c6:	f000 fe17 	bl	80030f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024d4:	4619      	mov	r1, r3
 80024d6:	481d      	ldr	r0, [pc, #116]	@ (800254c <MX_TIM4_Init+0xe8>)
 80024d8:	f006 f94c 	bl	8008774 <HAL_TIM_ConfigClockSource>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80024e2:	f000 fe09 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80024e6:	4819      	ldr	r0, [pc, #100]	@ (800254c <MX_TIM4_Init+0xe8>)
 80024e8:	f005 fefa 	bl	80082e0 <HAL_TIM_PWM_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80024f2:	f000 fe01 	bl	80030f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f6:	2300      	movs	r3, #0
 80024f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024fa:	2300      	movs	r3, #0
 80024fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024fe:	f107 0320 	add.w	r3, r7, #32
 8002502:	4619      	mov	r1, r3
 8002504:	4811      	ldr	r0, [pc, #68]	@ (800254c <MX_TIM4_Init+0xe8>)
 8002506:	f006 fd19 	bl	8008f3c <HAL_TIMEx_MasterConfigSynchronization>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002510:	f000 fdf2 	bl	80030f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002514:	2360      	movs	r3, #96	@ 0x60
 8002516:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10499;
 8002518:	f642 1303 	movw	r3, #10499	@ 0x2903
 800251c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002526:	1d3b      	adds	r3, r7, #4
 8002528:	2208      	movs	r2, #8
 800252a:	4619      	mov	r1, r3
 800252c:	4807      	ldr	r0, [pc, #28]	@ (800254c <MX_TIM4_Init+0xe8>)
 800252e:	f006 f85f 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002538:	f000 fdde 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800253c:	4803      	ldr	r0, [pc, #12]	@ (800254c <MX_TIM4_Init+0xe8>)
 800253e:	f001 fe63 	bl	8004208 <HAL_TIM_MspPostInit>

}
 8002542:	bf00      	nop
 8002544:	3738      	adds	r7, #56	@ 0x38
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	200007fc 	.word	0x200007fc
 8002550:	40000800 	.word	0x40000800

08002554 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08a      	sub	sp, #40	@ 0x28
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800255a:	f107 0320 	add.w	r3, r7, #32
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002564:	1d3b      	adds	r3, r7, #4
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	605a      	str	r2, [r3, #4]
 800256c:	609a      	str	r2, [r3, #8]
 800256e:	60da      	str	r2, [r3, #12]
 8002570:	611a      	str	r2, [r3, #16]
 8002572:	615a      	str	r2, [r3, #20]
 8002574:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002576:	4b2d      	ldr	r3, [pc, #180]	@ (800262c <MX_TIM5_Init+0xd8>)
 8002578:	4a2d      	ldr	r2, [pc, #180]	@ (8002630 <MX_TIM5_Init+0xdc>)
 800257a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 800257c:	4b2b      	ldr	r3, [pc, #172]	@ (800262c <MX_TIM5_Init+0xd8>)
 800257e:	2253      	movs	r2, #83	@ 0x53
 8002580:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002582:	4b2a      	ldr	r3, [pc, #168]	@ (800262c <MX_TIM5_Init+0xd8>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 8002588:	4b28      	ldr	r3, [pc, #160]	@ (800262c <MX_TIM5_Init+0xd8>)
 800258a:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800258e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002590:	4b26      	ldr	r3, [pc, #152]	@ (800262c <MX_TIM5_Init+0xd8>)
 8002592:	2200      	movs	r2, #0
 8002594:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002596:	4b25      	ldr	r3, [pc, #148]	@ (800262c <MX_TIM5_Init+0xd8>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800259c:	4823      	ldr	r0, [pc, #140]	@ (800262c <MX_TIM5_Init+0xd8>)
 800259e:	f005 fe9f 	bl	80082e0 <HAL_TIM_PWM_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80025a8:	f000 fda6 	bl	80030f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ac:	2300      	movs	r3, #0
 80025ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b0:	2300      	movs	r3, #0
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80025b4:	f107 0320 	add.w	r3, r7, #32
 80025b8:	4619      	mov	r1, r3
 80025ba:	481c      	ldr	r0, [pc, #112]	@ (800262c <MX_TIM5_Init+0xd8>)
 80025bc:	f006 fcbe 	bl	8008f3c <HAL_TIMEx_MasterConfigSynchronization>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80025c6:	f000 fd97 	bl	80030f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ca:	2360      	movs	r3, #96	@ 0x60
 80025cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025d2:	2300      	movs	r3, #0
 80025d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025d6:	2300      	movs	r3, #0
 80025d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025da:	1d3b      	adds	r3, r7, #4
 80025dc:	2200      	movs	r2, #0
 80025de:	4619      	mov	r1, r3
 80025e0:	4812      	ldr	r0, [pc, #72]	@ (800262c <MX_TIM5_Init+0xd8>)
 80025e2:	f006 f805 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80025ec:	f000 fd84 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025f0:	1d3b      	adds	r3, r7, #4
 80025f2:	2204      	movs	r2, #4
 80025f4:	4619      	mov	r1, r3
 80025f6:	480d      	ldr	r0, [pc, #52]	@ (800262c <MX_TIM5_Init+0xd8>)
 80025f8:	f005 fffa 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002602:	f000 fd79 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002606:	1d3b      	adds	r3, r7, #4
 8002608:	2208      	movs	r2, #8
 800260a:	4619      	mov	r1, r3
 800260c:	4807      	ldr	r0, [pc, #28]	@ (800262c <MX_TIM5_Init+0xd8>)
 800260e:	f005 ffef 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MX_TIM5_Init+0xc8>
  {
    Error_Handler();
 8002618:	f000 fd6e 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800261c:	4803      	ldr	r0, [pc, #12]	@ (800262c <MX_TIM5_Init+0xd8>)
 800261e:	f001 fdf3 	bl	8004208 <HAL_TIM_MspPostInit>

}
 8002622:	bf00      	nop
 8002624:	3728      	adds	r7, #40	@ 0x28
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20000844 	.word	0x20000844
 8002630:	40000c00 	.word	0x40000c00

08002634 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b092      	sub	sp, #72	@ 0x48
 8002638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800263a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
 8002654:	615a      	str	r2, [r3, #20]
 8002656:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	2220      	movs	r2, #32
 800265c:	2100      	movs	r1, #0
 800265e:	4618      	mov	r0, r3
 8002660:	f00a ff2a 	bl	800d4b8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002664:	4b3f      	ldr	r3, [pc, #252]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002666:	4a40      	ldr	r2, [pc, #256]	@ (8002768 <MX_TIM8_Init+0x134>)
 8002668:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 800266a:	4b3e      	ldr	r3, [pc, #248]	@ (8002764 <MX_TIM8_Init+0x130>)
 800266c:	2253      	movs	r2, #83	@ 0x53
 800266e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002670:	4b3c      	ldr	r3, [pc, #240]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002672:	2200      	movs	r2, #0
 8002674:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8002676:	4b3b      	ldr	r3, [pc, #236]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002678:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800267c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800267e:	4b39      	ldr	r3, [pc, #228]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002680:	2200      	movs	r2, #0
 8002682:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002684:	4b37      	ldr	r3, [pc, #220]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002686:	2200      	movs	r2, #0
 8002688:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800268a:	4b36      	ldr	r3, [pc, #216]	@ (8002764 <MX_TIM8_Init+0x130>)
 800268c:	2280      	movs	r2, #128	@ 0x80
 800268e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002690:	4834      	ldr	r0, [pc, #208]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002692:	f005 fe25 	bl	80082e0 <HAL_TIM_PWM_Init>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 800269c:	f000 fd2c 	bl	80030f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a0:	2300      	movs	r3, #0
 80026a2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026a4:	2300      	movs	r3, #0
 80026a6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80026a8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80026ac:	4619      	mov	r1, r3
 80026ae:	482d      	ldr	r0, [pc, #180]	@ (8002764 <MX_TIM8_Init+0x130>)
 80026b0:	f006 fc44 	bl	8008f3c <HAL_TIMEx_MasterConfigSynchronization>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80026ba:	f000 fd1d 	bl	80030f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026be:	2360      	movs	r3, #96	@ 0x60
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026c6:	2300      	movs	r3, #0
 80026c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026ca:	2300      	movs	r3, #0
 80026cc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ce:	2300      	movs	r3, #0
 80026d0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026d2:	2300      	movs	r3, #0
 80026d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026d6:	2300      	movs	r3, #0
 80026d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026de:	2200      	movs	r2, #0
 80026e0:	4619      	mov	r1, r3
 80026e2:	4820      	ldr	r0, [pc, #128]	@ (8002764 <MX_TIM8_Init+0x130>)
 80026e4:	f005 ff84 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 80026ee:	f000 fd03 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026f6:	2204      	movs	r2, #4
 80026f8:	4619      	mov	r1, r3
 80026fa:	481a      	ldr	r0, [pc, #104]	@ (8002764 <MX_TIM8_Init+0x130>)
 80026fc:	f005 ff78 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002706:	f000 fcf7 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800270a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800270e:	2208      	movs	r2, #8
 8002710:	4619      	mov	r1, r3
 8002712:	4814      	ldr	r0, [pc, #80]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002714:	f005 ff6c 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 800271e:	f000 fceb 	bl	80030f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002722:	2300      	movs	r3, #0
 8002724:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002726:	2300      	movs	r3, #0
 8002728:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800272a:	2300      	movs	r3, #0
 800272c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002732:	2300      	movs	r3, #0
 8002734:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002736:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800273a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800273c:	2300      	movs	r3, #0
 800273e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002740:	1d3b      	adds	r3, r7, #4
 8002742:	4619      	mov	r1, r3
 8002744:	4807      	ldr	r0, [pc, #28]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002746:	f006 fc75 	bl	8009034 <HAL_TIMEx_ConfigBreakDeadTime>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 8002750:	f000 fcd2 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002754:	4803      	ldr	r0, [pc, #12]	@ (8002764 <MX_TIM8_Init+0x130>)
 8002756:	f001 fd57 	bl	8004208 <HAL_TIM_MspPostInit>

}
 800275a:	bf00      	nop
 800275c:	3748      	adds	r7, #72	@ 0x48
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	2000088c 	.word	0x2000088c
 8002768:	40010400 	.word	0x40010400

0800276c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002772:	1d3b      	adds	r3, r7, #4
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
 800277e:	611a      	str	r2, [r3, #16]
 8002780:	615a      	str	r2, [r3, #20]
 8002782:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002784:	4b1e      	ldr	r3, [pc, #120]	@ (8002800 <MX_TIM10_Init+0x94>)
 8002786:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <MX_TIM10_Init+0x98>)
 8002788:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800278a:	4b1d      	ldr	r3, [pc, #116]	@ (8002800 <MX_TIM10_Init+0x94>)
 800278c:	2200      	movs	r2, #0
 800278e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002790:	4b1b      	ldr	r3, [pc, #108]	@ (8002800 <MX_TIM10_Init+0x94>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 8002796:	4b1a      	ldr	r3, [pc, #104]	@ (8002800 <MX_TIM10_Init+0x94>)
 8002798:	f241 3287 	movw	r2, #4999	@ 0x1387
 800279c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800279e:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <MX_TIM10_Init+0x94>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a4:	4b16      	ldr	r3, [pc, #88]	@ (8002800 <MX_TIM10_Init+0x94>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80027aa:	4815      	ldr	r0, [pc, #84]	@ (8002800 <MX_TIM10_Init+0x94>)
 80027ac:	f005 fce0 	bl	8008170 <HAL_TIM_Base_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80027b6:	f000 fc9f 	bl	80030f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80027ba:	4811      	ldr	r0, [pc, #68]	@ (8002800 <MX_TIM10_Init+0x94>)
 80027bc:	f005 fd90 	bl	80082e0 <HAL_TIM_PWM_Init>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80027c6:	f000 fc97 	bl	80030f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027ca:	2360      	movs	r3, #96	@ 0x60
 80027cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027da:	1d3b      	adds	r3, r7, #4
 80027dc:	2200      	movs	r2, #0
 80027de:	4619      	mov	r1, r3
 80027e0:	4807      	ldr	r0, [pc, #28]	@ (8002800 <MX_TIM10_Init+0x94>)
 80027e2:	f005 ff05 	bl	80085f0 <HAL_TIM_PWM_ConfigChannel>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80027ec:	f000 fc84 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80027f0:	4803      	ldr	r0, [pc, #12]	@ (8002800 <MX_TIM10_Init+0x94>)
 80027f2:	f001 fd09 	bl	8004208 <HAL_TIM_MspPostInit>

}
 80027f6:	bf00      	nop
 80027f8:	3720      	adds	r7, #32
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	200008d4 	.word	0x200008d4
 8002804:	40014400 	.word	0x40014400

08002808 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800280c:	4b11      	ldr	r3, [pc, #68]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800280e:	4a12      	ldr	r2, [pc, #72]	@ (8002858 <MX_USART1_UART_Init+0x50>)
 8002810:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002812:	4b10      	ldr	r3, [pc, #64]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002814:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002818:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800281a:	4b0e      	ldr	r3, [pc, #56]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002820:	4b0c      	ldr	r3, [pc, #48]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002822:	2200      	movs	r2, #0
 8002824:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002826:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800282c:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800282e:	220c      	movs	r2, #12
 8002830:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002832:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002838:	4b06      	ldr	r3, [pc, #24]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800283a:	2200      	movs	r2, #0
 800283c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800283e:	4805      	ldr	r0, [pc, #20]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002840:	f006 fc4a 	bl	80090d8 <HAL_UART_Init>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800284a:	f000 fc55 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000a3c 	.word	0x20000a3c
 8002858:	40011000 	.word	0x40011000

0800285c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002860:	4b11      	ldr	r3, [pc, #68]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002862:	4a12      	ldr	r2, [pc, #72]	@ (80028ac <MX_USART3_UART_Init+0x50>)
 8002864:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8002866:	4b10      	ldr	r3, [pc, #64]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002868:	4a11      	ldr	r2, [pc, #68]	@ (80028b0 <MX_USART3_UART_Init+0x54>)
 800286a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 800286e:	2200      	movs	r2, #0
 8002870:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002872:	4b0d      	ldr	r3, [pc, #52]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002874:	2200      	movs	r2, #0
 8002876:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 800287a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800287e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002880:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002882:	220c      	movs	r2, #12
 8002884:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002886:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002888:	2200      	movs	r2, #0
 800288a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800288c:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 800288e:	2200      	movs	r2, #0
 8002890:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002892:	4805      	ldr	r0, [pc, #20]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002894:	f006 fc20 	bl	80090d8 <HAL_UART_Init>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800289e:	f000 fc2b 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	20000a84 	.word	0x20000a84
 80028ac:	40004800 	.word	0x40004800
 80028b0:	000186a0 	.word	0x000186a0

080028b4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80028b8:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028ba:	4a12      	ldr	r2, [pc, #72]	@ (8002904 <MX_USART6_UART_Init+0x50>)
 80028bc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80028be:	4b10      	ldr	r3, [pc, #64]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028c4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80028c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80028cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80028d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80028d8:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028da:	220c      	movs	r2, #12
 80028dc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028de:	4b08      	ldr	r3, [pc, #32]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e4:	4b06      	ldr	r3, [pc, #24]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80028ea:	4805      	ldr	r0, [pc, #20]	@ (8002900 <MX_USART6_UART_Init+0x4c>)
 80028ec:	f006 fbf4 	bl	80090d8 <HAL_UART_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80028f6:	f000 fbff 	bl	80030f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	20000acc 	.word	0x20000acc
 8002904:	40011400 	.word	0x40011400

08002908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	607b      	str	r3, [r7, #4]
 8002912:	4b2f      	ldr	r3, [pc, #188]	@ (80029d0 <MX_DMA_Init+0xc8>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	4a2e      	ldr	r2, [pc, #184]	@ (80029d0 <MX_DMA_Init+0xc8>)
 8002918:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800291c:	6313      	str	r3, [r2, #48]	@ 0x30
 800291e:	4b2c      	ldr	r3, [pc, #176]	@ (80029d0 <MX_DMA_Init+0xc8>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002926:	607b      	str	r3, [r7, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	603b      	str	r3, [r7, #0]
 800292e:	4b28      	ldr	r3, [pc, #160]	@ (80029d0 <MX_DMA_Init+0xc8>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002932:	4a27      	ldr	r2, [pc, #156]	@ (80029d0 <MX_DMA_Init+0xc8>)
 8002934:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002938:	6313      	str	r3, [r2, #48]	@ 0x30
 800293a:	4b25      	ldr	r3, [pc, #148]	@ (80029d0 <MX_DMA_Init+0xc8>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002946:	2200      	movs	r2, #0
 8002948:	2105      	movs	r1, #5
 800294a:	200c      	movs	r0, #12
 800294c:	f003 f829 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002950:	200c      	movs	r0, #12
 8002952:	f003 f842 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8002956:	2200      	movs	r2, #0
 8002958:	2105      	movs	r1, #5
 800295a:	200d      	movs	r0, #13
 800295c:	f003 f821 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002960:	200d      	movs	r0, #13
 8002962:	f003 f83a 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002966:	2200      	movs	r2, #0
 8002968:	2105      	movs	r1, #5
 800296a:	200f      	movs	r0, #15
 800296c:	f003 f819 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002970:	200f      	movs	r0, #15
 8002972:	f003 f832 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8002976:	2200      	movs	r2, #0
 8002978:	2105      	movs	r1, #5
 800297a:	202f      	movs	r0, #47	@ 0x2f
 800297c:	f003 f811 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002980:	202f      	movs	r0, #47	@ 0x2f
 8002982:	f003 f82a 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8002986:	2200      	movs	r2, #0
 8002988:	2105      	movs	r1, #5
 800298a:	2039      	movs	r0, #57	@ 0x39
 800298c:	f003 f809 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002990:	2039      	movs	r0, #57	@ 0x39
 8002992:	f003 f822 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002996:	2200      	movs	r2, #0
 8002998:	2105      	movs	r1, #5
 800299a:	203a      	movs	r0, #58	@ 0x3a
 800299c:	f003 f801 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80029a0:	203a      	movs	r0, #58	@ 0x3a
 80029a2:	f003 f81a 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80029a6:	2200      	movs	r2, #0
 80029a8:	2105      	movs	r1, #5
 80029aa:	2045      	movs	r0, #69	@ 0x45
 80029ac:	f002 fff9 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80029b0:	2045      	movs	r0, #69	@ 0x45
 80029b2:	f003 f812 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80029b6:	2200      	movs	r2, #0
 80029b8:	2105      	movs	r1, #5
 80029ba:	2046      	movs	r0, #70	@ 0x46
 80029bc:	f002 fff1 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80029c0:	2046      	movs	r0, #70	@ 0x46
 80029c2:	f003 f80a 	bl	80059da <HAL_NVIC_EnableIRQ>

}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	40023800 	.word	0x40023800

080029d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08e      	sub	sp, #56	@ 0x38
 80029d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
 80029e2:	605a      	str	r2, [r3, #4]
 80029e4:	609a      	str	r2, [r3, #8]
 80029e6:	60da      	str	r2, [r3, #12]
 80029e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	623b      	str	r3, [r7, #32]
 80029ee:	4b71      	ldr	r3, [pc, #452]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	4a70      	ldr	r2, [pc, #448]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 80029f4:	f043 0302 	orr.w	r3, r3, #2
 80029f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fa:	4b6e      	ldr	r3, [pc, #440]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	623b      	str	r3, [r7, #32]
 8002a04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	61fb      	str	r3, [r7, #28]
 8002a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	4a69      	ldr	r2, [pc, #420]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a16:	4b67      	ldr	r3, [pc, #412]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a1e:	61fb      	str	r3, [r7, #28]
 8002a20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	61bb      	str	r3, [r7, #24]
 8002a26:	4b63      	ldr	r3, [pc, #396]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	4a62      	ldr	r2, [pc, #392]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a32:	4b60      	ldr	r3, [pc, #384]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	61bb      	str	r3, [r7, #24]
 8002a3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	4b5c      	ldr	r3, [pc, #368]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a46:	4a5b      	ldr	r2, [pc, #364]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a48:	f043 0308 	orr.w	r3, r3, #8
 8002a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a4e:	4b59      	ldr	r3, [pc, #356]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a52:	f003 0308 	and.w	r3, r3, #8
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	4b55      	ldr	r3, [pc, #340]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a62:	4a54      	ldr	r2, [pc, #336]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a64:	f043 0304 	orr.w	r3, r3, #4
 8002a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a6a:	4b52      	ldr	r3, [pc, #328]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	4b4e      	ldr	r3, [pc, #312]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7e:	4a4d      	ldr	r2, [pc, #308]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a86:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	4b47      	ldr	r3, [pc, #284]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	4a46      	ldr	r2, [pc, #280]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002a9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa2:	4b44      	ldr	r3, [pc, #272]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aaa:	60bb      	str	r3, [r7, #8]
 8002aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	607b      	str	r3, [r7, #4]
 8002ab2:	4b40      	ldr	r3, [pc, #256]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002ab8:	f043 0320 	orr.w	r3, r3, #32
 8002abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002abe:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	f003 0320 	and.w	r3, r3, #32
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	603b      	str	r3, [r7, #0]
 8002ace:	4b39      	ldr	r3, [pc, #228]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad2:	4a38      	ldr	r2, [pc, #224]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002ad4:	f043 0310 	orr.w	r3, r3, #16
 8002ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ada:	4b36      	ldr	r3, [pc, #216]	@ (8002bb4 <MX_GPIO_Init+0x1e0>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	f003 0310 	and.w	r3, r3, #16
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2140      	movs	r1, #64	@ 0x40
 8002aea:	4833      	ldr	r0, [pc, #204]	@ (8002bb8 <MX_GPIO_Init+0x1e4>)
 8002aec:	f003 fd2e 	bl	800654c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002af0:	2200      	movs	r2, #0
 8002af2:	2110      	movs	r1, #16
 8002af4:	4831      	ldr	r0, [pc, #196]	@ (8002bbc <MX_GPIO_Init+0x1e8>)
 8002af6:	f003 fd29 	bl	800654c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2101      	movs	r1, #1
 8002afe:	4830      	ldr	r0, [pc, #192]	@ (8002bc0 <MX_GPIO_Init+0x1ec>)
 8002b00:	f003 fd24 	bl	800654c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b04:	2340      	movs	r3, #64	@ 0x40
 8002b06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b10:	2300      	movs	r3, #0
 8002b12:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4827      	ldr	r0, [pc, #156]	@ (8002bb8 <MX_GPIO_Init+0x1e4>)
 8002b1c:	f003 fb7a 	bl	8006214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b20:	2308      	movs	r3, #8
 8002b22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b24:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b32:	4619      	mov	r1, r3
 8002b34:	4820      	ldr	r0, [pc, #128]	@ (8002bb8 <MX_GPIO_Init+0x1e4>)
 8002b36:	f003 fb6d 	bl	8006214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b3a:	2310      	movs	r3, #16
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	2300      	movs	r3, #0
 8002b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b46:	2300      	movs	r3, #0
 8002b48:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b4e:	4619      	mov	r1, r3
 8002b50:	481a      	ldr	r0, [pc, #104]	@ (8002bbc <MX_GPIO_Init+0x1e8>)
 8002b52:	f003 fb5f 	bl	8006214 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_ACCEL_Pin_Pin INT1_GRYO_Pin_Pin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin_Pin|INT1_GRYO_Pin_Pin;
 8002b56:	2330      	movs	r3, #48	@ 0x30
 8002b58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b5a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4816      	ldr	r0, [pc, #88]	@ (8002bc4 <MX_GPIO_Init+0x1f0>)
 8002b6c:	f003 fb52 	bl	8006214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b70:	2301      	movs	r3, #1
 8002b72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b74:	2301      	movs	r3, #1
 8002b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b84:	4619      	mov	r1, r3
 8002b86:	480e      	ldr	r0, [pc, #56]	@ (8002bc0 <MX_GPIO_Init+0x1ec>)
 8002b88:	f003 fb44 	bl	8006214 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2105      	movs	r1, #5
 8002b90:	2009      	movs	r0, #9
 8002b92:	f002 ff06 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002b96:	2009      	movs	r0, #9
 8002b98:	f002 ff1f 	bl	80059da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2105      	movs	r1, #5
 8002ba0:	200a      	movs	r0, #10
 8002ba2:	f002 fefe 	bl	80059a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002ba6:	200a      	movs	r0, #10
 8002ba8:	f002 ff17 	bl	80059da <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002bac:	bf00      	nop
 8002bae:	3738      	adds	r7, #56	@ 0x38
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40021800 	.word	0x40021800
 8002bbc:	40020000 	.word	0x40020000
 8002bc0:	40020400 	.word	0x40020400
 8002bc4:	40020800 	.word	0x40020800

08002bc8 <fondlerAutoReverse>:
int16_t PD (MotorType_ID motorType, int16_t *previousDelta, int16_t currentDelta, float kP, float kD) {

	return applyCtrlLimit(motorType, (currentDelta*kP + (*previousDelta - currentDelta)*kD));
}

void fondlerAutoReverse (int8_t allVars[5], int8_t RCSwitch, int8_t M2006IDX, int8_t reverseRotation, PID_preset_t indexerPreset) {
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6178      	str	r0, [r7, #20]
 8002bd0:	4608      	mov	r0, r1
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	eef0 6a40 	vmov.f32	s13, s0
 8002bda:	eeb0 7a60 	vmov.f32	s14, s1
 8002bde:	eef0 7a41 	vmov.f32	s15, s2
 8002be2:	4603      	mov	r3, r0
 8002be4:	74fb      	strb	r3, [r7, #19]
 8002be6:	460b      	mov	r3, r1
 8002be8:	74bb      	strb	r3, [r7, #18]
 8002bea:	4613      	mov	r3, r2
 8002bec:	747b      	strb	r3, [r7, #17]
 8002bee:	edc7 6a01 	vstr	s13, [r7, #4]
 8002bf2:	ed87 7a02 	vstr	s14, [r7, #8]
 8002bf6:	edc7 7a03 	vstr	s15, [r7, #12]
	int16_t flywheelSpeed = getMotorRPM(Bus2, M3508, 1);
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	2002      	movs	r0, #2
 8002c00:	f7fe ff90 	bl	8001b24 <getMotorRPM>
 8002c04:	4603      	mov	r3, r0
 8002c06:	83fb      	strh	r3, [r7, #30]
    if (((pc_control.left_button_down == 1) && (flywheelSpeed > 7000) && (allVars[4] == 0)) || (RCSwitch == 1)) {
 8002c08:	4b7e      	ldr	r3, [pc, #504]	@ (8002e04 <fondlerAutoReverse+0x23c>)
 8002c0a:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d10b      	bne.n	8002c2a <fondlerAutoReverse+0x62>
 8002c12:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002c16:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	dd05      	ble.n	8002c2a <fondlerAutoReverse+0x62>
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	3304      	adds	r3, #4
 8002c22:	f993 3000 	ldrsb.w	r3, [r3]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d004      	beq.n	8002c34 <fondlerAutoReverse+0x6c>
 8002c2a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	f040 80c3 	bne.w	8002dba <fondlerAutoReverse+0x1f2>
    	// setMotorRPM(Bus2, M2006, 6, (100), indexerPreset);
    	allVars[0] = 1;
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	2201      	movs	r2, #1
 8002c38:	701a      	strb	r2, [r3, #0]

		if (allVars[3] > 0 && allVars[2] == 0) {
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	3303      	adds	r3, #3
 8002c3e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	dd2f      	ble.n	8002ca6 <fondlerAutoReverse+0xde>
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	3302      	adds	r3, #2
 8002c4a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d129      	bne.n	8002ca6 <fondlerAutoReverse+0xde>
			setMotorRPM(Bus2, M3508, M2006IDX, reverseRotation*15000, indexerPreset);
 8002c52:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	461a      	mov	r2, r3
 8002c5a:	0152      	lsls	r2, r2, #5
 8002c5c:	1ad2      	subs	r2, r2, r3
 8002c5e:	0092      	lsls	r2, r2, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	461a      	mov	r2, r3
 8002c64:	0112      	lsls	r2, r2, #4
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	b21b      	sxth	r3, r3
 8002c6e:	edd7 6a01 	vldr	s13, [r7, #4]
 8002c72:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c76:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c7a:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8002c7e:	eeb0 0a66 	vmov.f32	s0, s13
 8002c82:	eef0 0a47 	vmov.f32	s1, s14
 8002c86:	eeb0 1a67 	vmov.f32	s2, s15
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	2002      	movs	r0, #2
 8002c8e:	f7fe ff0d 	bl	8001aac <setMotorRPM>
			allVars[3]--;
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	3303      	adds	r3, #3
 8002c96:	f993 2000 	ldrsb.w	r2, [r3]
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	3a01      	subs	r2, #1
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	b252      	sxtb	r2, r2
 8002ca2:	701a      	strb	r2, [r3, #0]
 8002ca4:	e088      	b.n	8002db8 <fondlerAutoReverse+0x1f0>
		} else {
			allVars[2] = 0;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	3302      	adds	r3, #2
 8002caa:	2200      	movs	r2, #0
 8002cac:	701a      	strb	r2, [r3, #0]
			// usart_printf("BeansOutput1\r\n");
			setMotorRPM(Bus2, M3508, M2006IDX, -270*6*reverseRotation, indexerPreset);
 8002cae:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	0052      	lsls	r2, r2, #1
 8002cb8:	4413      	add	r3, r2
 8002cba:	461a      	mov	r2, r3
 8002cbc:	00d1      	lsls	r1, r2, #3
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	4413      	add	r3, r2
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	0112      	lsls	r2, r2, #4
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	425b      	negs	r3, r3
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	b21b      	sxth	r3, r3
 8002cd2:	edd7 6a01 	vldr	s13, [r7, #4]
 8002cd6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002cda:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cde:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8002ce2:	eeb0 0a66 	vmov.f32	s0, s13
 8002ce6:	eef0 0a47 	vmov.f32	s1, s14
 8002cea:	eeb0 1a67 	vmov.f32	s2, s15
 8002cee:	2101      	movs	r1, #1
 8002cf0:	2002      	movs	r0, #2
 8002cf2:	f7fe fedb 	bl	8001aac <setMotorRPM>
			if (reverseRotation == 1) {
 8002cf6:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d12e      	bne.n	8002d5c <fondlerAutoReverse+0x194>
				if (allVars[1] == 0 && getMotorRPM(Bus2, M3508, M2006IDX) <= -10) {
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	3301      	adds	r3, #1
 8002d02:	f993 3000 	ldrsb.w	r3, [r3]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10f      	bne.n	8002d2a <fondlerAutoReverse+0x162>
 8002d0a:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	2101      	movs	r1, #1
 8002d12:	2002      	movs	r0, #2
 8002d14:	f7fe ff06 	bl	8001b24 <getMotorRPM>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	f113 0f09 	cmn.w	r3, #9
 8002d1e:	da04      	bge.n	8002d2a <fondlerAutoReverse+0x162>
					allVars[1] = 1;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	3301      	adds	r3, #1
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
 8002d28:	e046      	b.n	8002db8 <fondlerAutoReverse+0x1f0>
				} else if (getMotorRPM(Bus2, M3508, M2006IDX) > -1 && allVars[1] == 1) {         // jammed
 8002d2a:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	2101      	movs	r1, #1
 8002d32:	2002      	movs	r0, #2
 8002d34:	f7fe fef6 	bl	8001b24 <getMotorRPM>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	db5c      	blt.n	8002df8 <fondlerAutoReverse+0x230>
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	3301      	adds	r3, #1
 8002d42:	f993 3000 	ldrsb.w	r3, [r3]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d156      	bne.n	8002df8 <fondlerAutoReverse+0x230>
					allVars[3] = 12;
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	3303      	adds	r3, #3
 8002d4e:	220c      	movs	r2, #12
 8002d50:	701a      	strb	r2, [r3, #0]
					allVars[1] = 0;
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	3301      	adds	r3, #1
 8002d56:	2200      	movs	r2, #0
 8002d58:	701a      	strb	r2, [r3, #0]
		if (allVars[3] > 0 && allVars[2] == 0) {
 8002d5a:	e04d      	b.n	8002df8 <fondlerAutoReverse+0x230>
				}
			} else {
				if (allVars[1] == 0 && getMotorRPM(Bus2, M3508, M2006IDX) >= 10) {
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	f993 3000 	ldrsb.w	r3, [r3]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10e      	bne.n	8002d86 <fondlerAutoReverse+0x1be>
 8002d68:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	2101      	movs	r1, #1
 8002d70:	2002      	movs	r0, #2
 8002d72:	f7fe fed7 	bl	8001b24 <getMotorRPM>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b09      	cmp	r3, #9
 8002d7a:	dd04      	ble.n	8002d86 <fondlerAutoReverse+0x1be>
					allVars[1] = 1;
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	2201      	movs	r2, #1
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	e018      	b.n	8002db8 <fondlerAutoReverse+0x1f0>
				} else if (getMotorRPM(Bus2, M3508, M2006IDX) < 1 && allVars[1] == 1) {         // jammed
 8002d86:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	2002      	movs	r0, #2
 8002d90:	f7fe fec8 	bl	8001b24 <getMotorRPM>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	dc2e      	bgt.n	8002df8 <fondlerAutoReverse+0x230>
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	f993 3000 	ldrsb.w	r3, [r3]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d128      	bne.n	8002df8 <fondlerAutoReverse+0x230>
					allVars[3] = 12;
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	3303      	adds	r3, #3
 8002daa:	220c      	movs	r2, #12
 8002dac:	701a      	strb	r2, [r3, #0]
					allVars[1] = 0;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	3301      	adds	r3, #1
 8002db2:	2200      	movs	r2, #0
 8002db4:	701a      	strb	r2, [r3, #0]
		if (allVars[3] > 0 && allVars[2] == 0) {
 8002db6:	e01f      	b.n	8002df8 <fondlerAutoReverse+0x230>
 8002db8:	e01e      	b.n	8002df8 <fondlerAutoReverse+0x230>
				}
			}
		}
    } else {
    	allVars[0] = 0;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	701a      	strb	r2, [r3, #0]
    	allVars[2] = 1;
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	3302      	adds	r3, #2
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	701a      	strb	r2, [r3, #0]
    	allVars[1] = 0;
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	2200      	movs	r2, #0
 8002dce:	701a      	strb	r2, [r3, #0]
    	setMotorRPM(Bus2, M3508, M2006IDX, 0, indexerPreset);
 8002dd0:	edd7 6a01 	vldr	s13, [r7, #4]
 8002dd4:	ed97 7a02 	vldr	s14, [r7, #8]
 8002dd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ddc:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8002de0:	eeb0 0a66 	vmov.f32	s0, s13
 8002de4:	eef0 0a47 	vmov.f32	s1, s14
 8002de8:	eeb0 1a67 	vmov.f32	s2, s15
 8002dec:	2300      	movs	r3, #0
 8002dee:	2101      	movs	r1, #1
 8002df0:	2002      	movs	r0, #2
 8002df2:	f7fe fe5b 	bl	8001aac <setMotorRPM>
    }
}
 8002df6:	e000      	b.n	8002dfa <fondlerAutoReverse+0x232>
		if (allVars[3] > 0 && allVars[2] == 0) {
 8002df8:	bf00      	nop
}
 8002dfa:	bf00      	nop
 8002dfc:	3720      	adds	r7, #32
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000534 	.word	0x20000534

08002e08 <TaskMain>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TaskMain */
void TaskMain(void *argument)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	for(;;) {
		osDelay(5);
 8002e10:	2005      	movs	r0, #5
 8002e12:	f007 fc81 	bl	800a718 <osDelay>
 8002e16:	e7fb      	b.n	8002e10 <TaskMain+0x8>

08002e18 <TaskChassis>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskChassis */
void TaskChassis(void *argument)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b092      	sub	sp, #72	@ 0x48
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskChassis */

	PWMInit(&htim1, &htim4, &htim5, &htim8);
 8002e20:	4ba7      	ldr	r3, [pc, #668]	@ (80030c0 <TaskChassis+0x2a8>)
 8002e22:	4aa8      	ldr	r2, [pc, #672]	@ (80030c4 <TaskChassis+0x2ac>)
 8002e24:	49a8      	ldr	r1, [pc, #672]	@ (80030c8 <TaskChassis+0x2b0>)
 8002e26:	48a9      	ldr	r0, [pc, #676]	@ (80030cc <TaskChassis+0x2b4>)
 8002e28:	f000 fb0c 	bl	8003444 <PWMInit>
	PID_preset_t fondler = {12.0, 0.0, 0.0};
 8002e2c:	4ba8      	ldr	r3, [pc, #672]	@ (80030d0 <TaskChassis+0x2b8>)
 8002e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e36:	f04f 0300 	mov.w	r3, #0
 8002e3a:	633b      	str	r3, [r7, #48]	@ 0x30
	PID_preset_t driveWheel = {8.0, 0.0, 0.0};
 8002e3c:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8002e40:	61fb      	str	r3, [r7, #28]
 8002e42:	f04f 0300 	mov.w	r3, #0
 8002e46:	623b      	str	r3, [r7, #32]
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
	PID_preset_t turretRotation = {100.0, 0.0, 0.0};
 8002e4e:	4ba1      	ldr	r3, [pc, #644]	@ (80030d4 <TaskChassis+0x2bc>)
 8002e50:	613b      	str	r3, [r7, #16]
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	f04f 0300 	mov.w	r3, #0
 8002e5c:	61bb      	str	r3, [r7, #24]
	int8_t fondlerVars[5] = {0, 0, 0, 0, 0};
 8002e5e:	4a9e      	ldr	r2, [pc, #632]	@ (80030d8 <TaskChassis+0x2c0>)
 8002e60:	f107 0308 	add.w	r3, r7, #8
 8002e64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e68:	6018      	str	r0, [r3, #0]
 8002e6a:	3304      	adds	r3, #4
 8002e6c:	7019      	strb	r1, [r3, #0]


  /* Infinite loop */
    for(;;) {
		int16_t FB = getRCfakechannel(0);
 8002e6e:	2000      	movs	r0, #0
 8002e70:	f7fe fa40 	bl	80012f4 <getRCfakechannel>
 8002e74:	4603      	mov	r3, r0
 8002e76:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		int16_t LR = getRCfakechannel(1);
 8002e7a:	2001      	movs	r0, #1
 8002e7c:	f7fe fa3a 	bl	80012f4 <getRCfakechannel>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
		int16_t Rotate = getRCfakechannel(3);
 8002e86:	2003      	movs	r0, #3
 8002e88:	f7fe fa34 	bl	80012f4 <getRCfakechannel>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

		float wheelScaler = 6.8;
 8002e92:	4b92      	ldr	r3, [pc, #584]	@ (80030dc <TaskChassis+0x2c4>)
 8002e94:	63fb      	str	r3, [r7, #60]	@ 0x3c

		 BACK
		 */


		int16_t M1 = wheelScaler*((-1*FB)+(1*LR)+(1*Rotate));
 8002e96:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	@ 0x44
 8002e9a:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8002e9e:	1ad2      	subs	r2, r2, r3
 8002ea0:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002ea4:	4413      	add	r3, r2
 8002ea6:	ee07 3a90 	vmov	s15, r3
 8002eaa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eae:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eba:	ee17 3a90 	vmov	r3, s15
 8002ebe:	877b      	strh	r3, [r7, #58]	@ 0x3a
		int16_t M2 = wheelScaler*((-1*FB)+(-1*LR)+(1*Rotate));
 8002ec0:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8002ec4:	425a      	negs	r2, r3
 8002ec6:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8002eca:	1ad2      	subs	r2, r2, r3
 8002ecc:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002ed0:	4413      	add	r3, r2
 8002ed2:	ee07 3a90 	vmov	s15, r3
 8002ed6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eda:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ee2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ee6:	ee17 3a90 	vmov	r3, s15
 8002eea:	873b      	strh	r3, [r7, #56]	@ 0x38
		int16_t M3 = wheelScaler*((1*FB)+(-1*LR)+(1*Rotate));
 8002eec:	f9b7 2046 	ldrsh.w	r2, [r7, #70]	@ 0x46
 8002ef0:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8002ef4:	1ad2      	subs	r2, r2, r3
 8002ef6:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002efa:	4413      	add	r3, r2
 8002efc:	ee07 3a90 	vmov	s15, r3
 8002f00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f04:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f10:	ee17 3a90 	vmov	r3, s15
 8002f14:	86fb      	strh	r3, [r7, #54]	@ 0x36
		int16_t M4 = wheelScaler*((1*FB)+(1*LR)+(1*Rotate));
 8002f16:	f9b7 2046 	ldrsh.w	r2, [r7, #70]	@ 0x46
 8002f1a:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8002f1e:	441a      	add	r2, r3
 8002f20:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002f24:	4413      	add	r3, r2
 8002f26:	ee07 3a90 	vmov	s15, r3
 8002f2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f2e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f3a:	ee17 3a90 	vmov	r3, s15
 8002f3e:	86bb      	strh	r3, [r7, #52]	@ 0x34

		setMotorRPM(Bus2, M3508, 1, M1, driveWheel);
 8002f40:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f44:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f48:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f4c:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002f50:	eeb0 0a66 	vmov.f32	s0, s13
 8002f54:	eef0 0a47 	vmov.f32	s1, s14
 8002f58:	eeb0 1a67 	vmov.f32	s2, s15
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	2101      	movs	r1, #1
 8002f60:	2002      	movs	r0, #2
 8002f62:	f7fe fda3 	bl	8001aac <setMotorRPM>
		osDelay(1);
 8002f66:	2001      	movs	r0, #1
 8002f68:	f007 fbd6 	bl	800a718 <osDelay>
		setMotorRPM(Bus2, M3508, 2, M2, driveWheel);
 8002f6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f70:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f74:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f78:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8002f7c:	eeb0 0a66 	vmov.f32	s0, s13
 8002f80:	eef0 0a47 	vmov.f32	s1, s14
 8002f84:	eeb0 1a67 	vmov.f32	s2, s15
 8002f88:	2202      	movs	r2, #2
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	2002      	movs	r0, #2
 8002f8e:	f7fe fd8d 	bl	8001aac <setMotorRPM>
		osDelay(1);
 8002f92:	2001      	movs	r0, #1
 8002f94:	f007 fbc0 	bl	800a718 <osDelay>
		setMotorRPM(Bus2, M3508, 3, M3, driveWheel);
 8002f98:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f9c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002fa0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002fa4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002fa8:	eeb0 0a66 	vmov.f32	s0, s13
 8002fac:	eef0 0a47 	vmov.f32	s1, s14
 8002fb0:	eeb0 1a67 	vmov.f32	s2, s15
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	2002      	movs	r0, #2
 8002fba:	f7fe fd77 	bl	8001aac <setMotorRPM>
		osDelay(1);
 8002fbe:	2001      	movs	r0, #1
 8002fc0:	f007 fbaa 	bl	800a718 <osDelay>
		setMotorRPM(Bus2, M3508, 4, M4, driveWheel);
 8002fc4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002fc8:	ed97 7a08 	vldr	s14, [r7, #32]
 8002fcc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002fd0:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8002fd4:	eeb0 0a66 	vmov.f32	s0, s13
 8002fd8:	eef0 0a47 	vmov.f32	s1, s14
 8002fdc:	eeb0 1a67 	vmov.f32	s2, s15
 8002fe0:	2204      	movs	r2, #4
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	2002      	movs	r0, #2
 8002fe6:	f7fe fd61 	bl	8001aac <setMotorRPM>
		osDelay(1);
 8002fea:	2001      	movs	r0, #1
 8002fec:	f007 fb94 	bl	800a718 <osDelay>


		setMotorRPM(Bus2, GM6020, 4, getRCfakechannel(4)*0.5, turretRotation);
 8002ff0:	2004      	movs	r0, #4
 8002ff2:	f7fe f97f 	bl	80012f4 <getRCfakechannel>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7fd fa93 	bl	8000524 <__aeabi_i2d>
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	4b37      	ldr	r3, [pc, #220]	@ (80030e0 <TaskChassis+0x2c8>)
 8003004:	f7fd faf8 	bl	80005f8 <__aeabi_dmul>
 8003008:	4602      	mov	r2, r0
 800300a:	460b      	mov	r3, r1
 800300c:	4610      	mov	r0, r2
 800300e:	4619      	mov	r1, r3
 8003010:	f7fd fd04 	bl	8000a1c <__aeabi_d2iz>
 8003014:	4603      	mov	r3, r0
 8003016:	b21b      	sxth	r3, r3
 8003018:	edd7 6a04 	vldr	s13, [r7, #16]
 800301c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003020:	edd7 7a06 	vldr	s15, [r7, #24]
 8003024:	eeb0 0a66 	vmov.f32	s0, s13
 8003028:	eef0 0a47 	vmov.f32	s1, s14
 800302c:	eeb0 1a67 	vmov.f32	s2, s15
 8003030:	2204      	movs	r2, #4
 8003032:	2103      	movs	r1, #3
 8003034:	2002      	movs	r0, #2
 8003036:	f7fe fd39 	bl	8001aac <setMotorRPM>

		usart_printf("%d\r\n", getMotorRPM(Bus2, M3508, 5));
 800303a:	2205      	movs	r2, #5
 800303c:	2101      	movs	r1, #1
 800303e:	2002      	movs	r0, #2
 8003040:	f7fe fd70 	bl	8001b24 <getMotorRPM>
 8003044:	4603      	mov	r3, r0
 8003046:	4619      	mov	r1, r3
 8003048:	4826      	ldr	r0, [pc, #152]	@ (80030e4 <TaskChassis+0x2cc>)
 800304a:	f7fe fdd5 	bl	8001bf8 <usart_printf>
        if (getRCfakechannel(5) == 2) {
 800304e:	2005      	movs	r0, #5
 8003050:	f7fe f950 	bl	80012f4 <getRCfakechannel>
 8003054:	4603      	mov	r3, r0
 8003056:	2b02      	cmp	r3, #2
 8003058:	d113      	bne.n	8003082 <TaskChassis+0x26a>
        	// setMotorRPM(Bus2, M3508, 5, -1000, fondler);
        	fondlerAutoReverse(fondlerVars, 1, 5, 1, fondler);
 800305a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800305e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003062:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003066:	f107 0008 	add.w	r0, r7, #8
 800306a:	eeb0 0a66 	vmov.f32	s0, s13
 800306e:	eef0 0a47 	vmov.f32	s1, s14
 8003072:	eeb0 1a67 	vmov.f32	s2, s15
 8003076:	2301      	movs	r3, #1
 8003078:	2205      	movs	r2, #5
 800307a:	2101      	movs	r1, #1
 800307c:	f7ff fda4 	bl	8002bc8 <fondlerAutoReverse>
 8003080:	e012      	b.n	80030a8 <TaskChassis+0x290>
        } else {
        	fondlerAutoReverse(fondlerVars, 0, 5, 1, fondler);
 8003082:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8003086:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800308a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800308e:	f107 0008 	add.w	r0, r7, #8
 8003092:	eeb0 0a66 	vmov.f32	s0, s13
 8003096:	eef0 0a47 	vmov.f32	s1, s14
 800309a:	eeb0 1a67 	vmov.f32	s2, s15
 800309e:	2301      	movs	r3, #1
 80030a0:	2205      	movs	r2, #5
 80030a2:	2100      	movs	r1, #0
 80030a4:	f7ff fd90 	bl	8002bc8 <fondlerAutoReverse>
        	// setMotorRPM(Bus2, M3508, 5, 0, fondler);
        }

        osDelay(1);
 80030a8:	2001      	movs	r0, #1
 80030aa:	f007 fb35 	bl	800a718 <osDelay>

		PWMTimerStarter();
 80030ae:	f000 f9fd 	bl	80034ac <PWMTimerStarter>
		RCkeysRefresh();
 80030b2:	f000 fccb 	bl	8003a4c <RCkeysRefresh>
        osDelay(10);
 80030b6:	200a      	movs	r0, #10
 80030b8:	f007 fb2e 	bl	800a718 <osDelay>
    for(;;) {
 80030bc:	e6d7      	b.n	8002e6e <TaskChassis+0x56>
 80030be:	bf00      	nop
 80030c0:	2000088c 	.word	0x2000088c
 80030c4:	20000844 	.word	0x20000844
 80030c8:	200007fc 	.word	0x200007fc
 80030cc:	200007b4 	.word	0x200007b4
 80030d0:	41400000 	.word	0x41400000
 80030d4:	42c80000 	.word	0x42c80000
 80030d8:	0800dec0 	.word	0x0800dec0
 80030dc:	40d9999a 	.word	0x40d9999a
 80030e0:	3fe00000 	.word	0x3fe00000
 80030e4:	0800deb8 	.word	0x0800deb8

080030e8 <TaskTurret>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskTurret */
void TaskTurret(void *argument)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskTurret */
	// JoulesBuffer = 60;
  /* Infinite loop */
	for(;;)
	{
		osDelay(5);
 80030f0:	2005      	movs	r0, #5
 80030f2:	f007 fb11 	bl	800a718 <osDelay>
 80030f6:	e7fb      	b.n	80030f0 <TaskTurret+0x8>

080030f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030fc:	b672      	cpsid	i
}
 80030fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003100:	bf00      	nop
 8003102:	e7fd      	b.n	8003100 <Error_Handler+0x8>

08003104 <PID_init>:
  * @param[in]      max_out: pid������
  * @param[in]      max_iout: pid���������
  * @retval         none
  */
void PID_init(pid_type_def *pid, uint8_t mode, const float PID[3], float max_out, float max_iout)
{
 8003104:	b480      	push	{r7}
 8003106:	b087      	sub	sp, #28
 8003108:	af00      	add	r7, sp, #0
 800310a:	6178      	str	r0, [r7, #20]
 800310c:	460b      	mov	r3, r1
 800310e:	60fa      	str	r2, [r7, #12]
 8003110:	ed87 0a02 	vstr	s0, [r7, #8]
 8003114:	edc7 0a01 	vstr	s1, [r7, #4]
 8003118:	74fb      	strb	r3, [r7, #19]
    if (pid == NULL || PID == NULL)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d042      	beq.n	80031a6 <PID_init+0xa2>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d03f      	beq.n	80031a6 <PID_init+0xa2>
    {
        return;
    }
    pid->mode = mode;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	7cfa      	ldrb	r2, [r7, #19]
 800312a:	701a      	strb	r2, [r3, #0]
    pid->Kp = PID[0];
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	605a      	str	r2, [r3, #4]
    pid->Ki = PID[1];
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	3304      	adds	r3, #4
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	609a      	str	r2, [r3, #8]
    pid->Kd = PID[2];
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3308      	adds	r3, #8
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	60da      	str	r2, [r3, #12]
    pid->max_out = max_out;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	611a      	str	r2, [r3, #16]
    pid->max_iout = max_iout;
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	615a      	str	r2, [r3, #20]
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	639a      	str	r2, [r3, #56]	@ 0x38
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	635a      	str	r2, [r3, #52]	@ 0x34
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	631a      	str	r2, [r3, #48]	@ 0x30
    pid->error[0] = pid->error[1] = pid->error[2] = pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	621a      	str	r2, [r3, #32]
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	6a1a      	ldr	r2, [r3, #32]
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	629a      	str	r2, [r3, #40]	@ 0x28
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	625a      	str	r2, [r3, #36]	@ 0x24
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	645a      	str	r2, [r3, #68]	@ 0x44
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	641a      	str	r2, [r3, #64]	@ 0x40
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031a4:	e000      	b.n	80031a8 <PID_init+0xa4>
        return;
 80031a6:	bf00      	nop
}
 80031a8:	371c      	adds	r7, #28
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <PID_calc>:
  * @param[in]      ref: ��������
  * @param[in]      set: �趨ֵ
  * @retval         pid���
  */
float PID_calc(pid_type_def *pid, float ref, float set)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	60f8      	str	r0, [r7, #12]
 80031ba:	ed87 0a02 	vstr	s0, [r7, #8]
 80031be:	edc7 0a01 	vstr	s1, [r7, #4]
    if (pid == NULL)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d102      	bne.n	80031ce <PID_calc+0x1c>
    {
        return 0.0f;
 80031c8:	f04f 0300 	mov.w	r3, #0
 80031cc:	e130      	b.n	8003430 <PID_calc+0x27e>
    }

    pid->error[2] = pid->error[1];
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->error[1] = pid->error[0];
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->set = set;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	619a      	str	r2, [r3, #24]
    pid->fdb = ref;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	61da      	str	r2, [r3, #28]
    pid->error[0] = set - ref;
 80031ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80031ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80031f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    if (pid->mode == PID_POSITION)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	f040 8095 	bne.w	8003330 <PID_calc+0x17e>
    {
        pid->Pout = pid->Kp * pid->error[0];
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	ed93 7a01 	vldr	s14, [r3, #4]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout += pid->Ki * pid->error[0];
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	edd3 6a02 	vldr	s13, [r3, #8]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800322e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003232:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - pid->error[1]);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003258:	ee77 7a67 	vsub.f32	s15, s14, s15
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	ed93 7a03 	vldr	s14, [r3, #12]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800326e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        LimitMax(pid->Iout, pid->max_iout);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	edd3 7a05 	vldr	s15, [r3, #20]
 8003284:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328c:	dd04      	ble.n	8003298 <PID_calc+0xe6>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	695a      	ldr	r2, [r3, #20]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	629a      	str	r2, [r3, #40]	@ 0x28
 8003296:	e014      	b.n	80032c2 <PID_calc+0x110>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	edd3 7a05 	vldr	s15, [r3, #20]
 80032a4:	eef1 7a67 	vneg.f32	s15, s15
 80032a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b0:	d507      	bpl.n	80032c2 <PID_calc+0x110>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	edd3 7a05 	vldr	s15, [r3, #20]
 80032b8:	eef1 7a67 	vneg.f32	s15, s15
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->out = pid->Pout + pid->Iout + pid->Dout;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80032ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80032d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	ed93 7a08 	vldr	s14, [r3, #32]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80032ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f6:	dd04      	ble.n	8003302 <PID_calc+0x150>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	691a      	ldr	r2, [r3, #16]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	621a      	str	r2, [r3, #32]
 8003300:	e094      	b.n	800342c <PID_calc+0x27a>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	ed93 7a08 	vldr	s14, [r3, #32]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	edd3 7a04 	vldr	s15, [r3, #16]
 800330e:	eef1 7a67 	vneg.f32	s15, s15
 8003312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800331a:	f140 8087 	bpl.w	800342c <PID_calc+0x27a>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	edd3 7a04 	vldr	s15, [r3, #16]
 8003324:	eef1 7a67 	vneg.f32	s15, s15
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	edc3 7a08 	vstr	s15, [r3, #32]
 800332e:	e07d      	b.n	800342c <PID_calc+0x27a>
    }
    else if (pid->mode == PID_DELTA)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d179      	bne.n	800342c <PID_calc+0x27a>
    {
        pid->Pout = pid->Kp * (pid->error[0] - pid->error[1]);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	ed93 7a01 	vldr	s14, [r3, #4]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800334a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800334e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout = pid->Ki * pid->error[0];
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	ed93 7a02 	vldr	s14, [r3, #8]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003364:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800338a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800338e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003398:	ee77 7a27 	vadd.f32	s15, s14, s15
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80033ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        pid->out += pid->Pout + pid->Iout + pid->Dout;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	ed93 7a08 	vldr	s14, [r3, #32]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80033ca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80033d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	ed93 7a08 	vldr	s14, [r3, #32]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80033ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f6:	dd04      	ble.n	8003402 <PID_calc+0x250>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	621a      	str	r2, [r3, #32]
 8003400:	e014      	b.n	800342c <PID_calc+0x27a>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	ed93 7a08 	vldr	s14, [r3, #32]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	edd3 7a04 	vldr	s15, [r3, #16]
 800340e:	eef1 7a67 	vneg.f32	s15, s15
 8003412:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341a:	d507      	bpl.n	800342c <PID_calc+0x27a>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003422:	eef1 7a67 	vneg.f32	s15, s15
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	edc3 7a08 	vstr	s15, [r3, #32]
    }
    return pid->out;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6a1b      	ldr	r3, [r3, #32]
}
 8003430:	ee07 3a90 	vmov	s15, r3
 8003434:	eeb0 0a67 	vmov.f32	s0, s15
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
	...

08003444 <PWMInit>:
uint32_t period[11] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};

// struct individualTracker PWMS[11];

// Initializes the variables in this library :<
void PWMInit (TIM_HandleTypeDef *t1, TIM_HandleTypeDef *t4, TIM_HandleTypeDef *t5, TIM_HandleTypeDef *t8) {
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
 8003450:	603b      	str	r3, [r7, #0]
	tim1 = t1;
 8003452:	4a12      	ldr	r2, [pc, #72]	@ (800349c <PWMInit+0x58>)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6013      	str	r3, [r2, #0]
	tim4 = t4;
 8003458:	4a11      	ldr	r2, [pc, #68]	@ (80034a0 <PWMInit+0x5c>)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	6013      	str	r3, [r2, #0]
	tim5 = t5;
 800345e:	4a11      	ldr	r2, [pc, #68]	@ (80034a4 <PWMInit+0x60>)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6013      	str	r3, [r2, #0]
	tim8 = t8;
 8003464:	4a10      	ldr	r2, [pc, #64]	@ (80034a8 <PWMInit+0x64>)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(tim1);
 800346a:	4b0c      	ldr	r3, [pc, #48]	@ (800349c <PWMInit+0x58>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f004 fece 	bl	8008210 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim4);
 8003474:	4b0a      	ldr	r3, [pc, #40]	@ (80034a0 <PWMInit+0x5c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f004 fec9 	bl	8008210 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim5);
 800347e:	4b09      	ldr	r3, [pc, #36]	@ (80034a4 <PWMInit+0x60>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f004 fec4 	bl	8008210 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim8);
 8003488:	4b07      	ldr	r3, [pc, #28]	@ (80034a8 <PWMInit+0x64>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4618      	mov	r0, r3
 800348e:	f004 febf 	bl	8008210 <HAL_TIM_Base_Start>
}
 8003492:	bf00      	nop
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	20000d08 	.word	0x20000d08
 80034a0:	20000d0c 	.word	0x20000d0c
 80034a4:	20000d10 	.word	0x20000d10
 80034a8:	20000d14 	.word	0x20000d14

080034ac <PWMTimerStarter>:
	// usart_printf("Is it on? |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |  ‰d  |\r\n", whichPWMisOn[0], whichPWMisOn[1], whichPWMisOn[2], whichPWMisOn[3], whichPWMisOn[4], whichPWMisOn[5], whichPWMisOn[6], whichPWMisOn[7], whichPWMisOn[8], whichPWMisOn[9], whichPWMisOn[10]);

	// usart_printf("||| %d | %d | %d \r\n", whichPWMisOn[10], period[10], subPeriod[10]);
}

void PWMTimerStarter() {
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
	for (int i = 0; i < 11; i++) {
 80034b2:	2300      	movs	r3, #0
 80034b4:	607b      	str	r3, [r7, #4]
 80034b6:	e0f1      	b.n	800369c <PWMTimerStarter+0x1f0>
		switch (i) {
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b0a      	cmp	r3, #10
 80034bc:	f200 80eb 	bhi.w	8003696 <PWMTimerStarter+0x1ea>
 80034c0:	a201      	add	r2, pc, #4	@ (adr r2, 80034c8 <PWMTimerStarter+0x1c>)
 80034c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c6:	bf00      	nop
 80034c8:	080034f5 	.word	0x080034f5
 80034cc:	0800351b 	.word	0x0800351b
 80034d0:	08003541 	.word	0x08003541
 80034d4:	08003567 	.word	0x08003567
 80034d8:	0800358d 	.word	0x0800358d
 80034dc:	080035b3 	.word	0x080035b3
 80034e0:	080035d9 	.word	0x080035d9
 80034e4:	080035ff 	.word	0x080035ff
 80034e8:	08003625 	.word	0x08003625
 80034ec:	0800364b 	.word	0x0800364b
 80034f0:	08003671 	.word	0x08003671
		case 0:
			if (whichPWMisOn[0] == 1) {
 80034f4:	4b6e      	ldr	r3, [pc, #440]	@ (80036b0 <PWMTimerStarter+0x204>)
 80034f6:	f993 3000 	ldrsb.w	r3, [r3]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d106      	bne.n	800350c <PWMTimerStarter+0x60>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_1);
 80034fe:	4b6d      	ldr	r3, [pc, #436]	@ (80036b4 <PWMTimerStarter+0x208>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2100      	movs	r1, #0
 8003504:	4618      	mov	r0, r3
 8003506:	f004 ff3b 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_1);
			}
			break;
 800350a:	e0c4      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_1);
 800350c:	4b69      	ldr	r3, [pc, #420]	@ (80036b4 <PWMTimerStarter+0x208>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2100      	movs	r1, #0
 8003512:	4618      	mov	r0, r3
 8003514:	f004 fffc 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 8003518:	e0bd      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 1:
			if (whichPWMisOn[1] == 1) {
 800351a:	4b65      	ldr	r3, [pc, #404]	@ (80036b0 <PWMTimerStarter+0x204>)
 800351c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d106      	bne.n	8003532 <PWMTimerStarter+0x86>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_2);
 8003524:	4b63      	ldr	r3, [pc, #396]	@ (80036b4 <PWMTimerStarter+0x208>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2104      	movs	r1, #4
 800352a:	4618      	mov	r0, r3
 800352c:	f004 ff28 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_2);
			}
			break;
 8003530:	e0b1      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_2);
 8003532:	4b60      	ldr	r3, [pc, #384]	@ (80036b4 <PWMTimerStarter+0x208>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2104      	movs	r1, #4
 8003538:	4618      	mov	r0, r3
 800353a:	f004 ffe9 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 800353e:	e0aa      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 2:
			if (whichPWMisOn[2] == 1) {
 8003540:	4b5b      	ldr	r3, [pc, #364]	@ (80036b0 <PWMTimerStarter+0x204>)
 8003542:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d106      	bne.n	8003558 <PWMTimerStarter+0xac>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_3);
 800354a:	4b5a      	ldr	r3, [pc, #360]	@ (80036b4 <PWMTimerStarter+0x208>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2108      	movs	r1, #8
 8003550:	4618      	mov	r0, r3
 8003552:	f004 ff15 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_3);
			}
			break;
 8003556:	e09e      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_3);
 8003558:	4b56      	ldr	r3, [pc, #344]	@ (80036b4 <PWMTimerStarter+0x208>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2108      	movs	r1, #8
 800355e:	4618      	mov	r0, r3
 8003560:	f004 ffd6 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 8003564:	e097      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 3:
			if (whichPWMisOn[3] == 1) {
 8003566:	4b52      	ldr	r3, [pc, #328]	@ (80036b0 <PWMTimerStarter+0x204>)
 8003568:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d106      	bne.n	800357e <PWMTimerStarter+0xd2>
				HAL_TIM_PWM_Start(tim1, TIM_CHANNEL_4);
 8003570:	4b50      	ldr	r3, [pc, #320]	@ (80036b4 <PWMTimerStarter+0x208>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	210c      	movs	r1, #12
 8003576:	4618      	mov	r0, r3
 8003578:	f004 ff02 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_4);
			}
			break;
 800357c:	e08b      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim1, TIM_CHANNEL_4);
 800357e:	4b4d      	ldr	r3, [pc, #308]	@ (80036b4 <PWMTimerStarter+0x208>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	210c      	movs	r1, #12
 8003584:	4618      	mov	r0, r3
 8003586:	f004 ffc3 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 800358a:	e084      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 4:
			if (whichPWMisOn[4] == 1) {
 800358c:	4b48      	ldr	r3, [pc, #288]	@ (80036b0 <PWMTimerStarter+0x204>)
 800358e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d106      	bne.n	80035a4 <PWMTimerStarter+0xf8>
				HAL_TIM_PWM_Start(tim8, TIM_CHANNEL_1);
 8003596:	4b48      	ldr	r3, [pc, #288]	@ (80036b8 <PWMTimerStarter+0x20c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2100      	movs	r1, #0
 800359c:	4618      	mov	r0, r3
 800359e:	f004 feef 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_1);
			}
			break;
 80035a2:	e078      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_1);
 80035a4:	4b44      	ldr	r3, [pc, #272]	@ (80036b8 <PWMTimerStarter+0x20c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2100      	movs	r1, #0
 80035aa:	4618      	mov	r0, r3
 80035ac:	f004 ffb0 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 80035b0:	e071      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 5:
			if (whichPWMisOn[5] == 1) {
 80035b2:	4b3f      	ldr	r3, [pc, #252]	@ (80036b0 <PWMTimerStarter+0x204>)
 80035b4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d106      	bne.n	80035ca <PWMTimerStarter+0x11e>
				HAL_TIM_PWM_Start(tim8, TIM_CHANNEL_2);
 80035bc:	4b3e      	ldr	r3, [pc, #248]	@ (80036b8 <PWMTimerStarter+0x20c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2104      	movs	r1, #4
 80035c2:	4618      	mov	r0, r3
 80035c4:	f004 fedc 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_2);
			}
			break;
 80035c8:	e065      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_2);
 80035ca:	4b3b      	ldr	r3, [pc, #236]	@ (80036b8 <PWMTimerStarter+0x20c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2104      	movs	r1, #4
 80035d0:	4618      	mov	r0, r3
 80035d2:	f004 ff9d 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 80035d6:	e05e      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 6:
			if (whichPWMisOn[6] == 1) {
 80035d8:	4b35      	ldr	r3, [pc, #212]	@ (80036b0 <PWMTimerStarter+0x204>)
 80035da:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d106      	bne.n	80035f0 <PWMTimerStarter+0x144>
				HAL_TIM_PWM_Start(tim8, TIM_CHANNEL_3);
 80035e2:	4b35      	ldr	r3, [pc, #212]	@ (80036b8 <PWMTimerStarter+0x20c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2108      	movs	r1, #8
 80035e8:	4618      	mov	r0, r3
 80035ea:	f004 fec9 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_3);
			}
			break;
 80035ee:	e052      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim8, TIM_CHANNEL_3);
 80035f0:	4b31      	ldr	r3, [pc, #196]	@ (80036b8 <PWMTimerStarter+0x20c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2108      	movs	r1, #8
 80035f6:	4618      	mov	r0, r3
 80035f8:	f004 ff8a 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 80035fc:	e04b      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 7:
			if (whichPWMisOn[7] == 1) {
 80035fe:	4b2c      	ldr	r3, [pc, #176]	@ (80036b0 <PWMTimerStarter+0x204>)
 8003600:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d106      	bne.n	8003616 <PWMTimerStarter+0x16a>
				HAL_TIM_PWM_Start(tim5, TIM_CHANNEL_1);
 8003608:	4b2c      	ldr	r3, [pc, #176]	@ (80036bc <PWMTimerStarter+0x210>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2100      	movs	r1, #0
 800360e:	4618      	mov	r0, r3
 8003610:	f004 feb6 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_1);
			}
			break;
 8003614:	e03f      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_1);
 8003616:	4b29      	ldr	r3, [pc, #164]	@ (80036bc <PWMTimerStarter+0x210>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2100      	movs	r1, #0
 800361c:	4618      	mov	r0, r3
 800361e:	f004 ff77 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 8003622:	e038      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 8:
			if (whichPWMisOn[8] == 1) {
 8003624:	4b22      	ldr	r3, [pc, #136]	@ (80036b0 <PWMTimerStarter+0x204>)
 8003626:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d106      	bne.n	800363c <PWMTimerStarter+0x190>
				HAL_TIM_PWM_Start(tim5, TIM_CHANNEL_2);
 800362e:	4b23      	ldr	r3, [pc, #140]	@ (80036bc <PWMTimerStarter+0x210>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2104      	movs	r1, #4
 8003634:	4618      	mov	r0, r3
 8003636:	f004 fea3 	bl	8008380 <HAL_TIM_PWM_Start>

			} else {
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_2);
				// usart_printf("beanis\r\n");
			}
			break;
 800363a:	e02c      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_2);
 800363c:	4b1f      	ldr	r3, [pc, #124]	@ (80036bc <PWMTimerStarter+0x210>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2104      	movs	r1, #4
 8003642:	4618      	mov	r0, r3
 8003644:	f004 ff64 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 8003648:	e025      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 9:
			if (whichPWMisOn[9] == 1) {
 800364a:	4b19      	ldr	r3, [pc, #100]	@ (80036b0 <PWMTimerStarter+0x204>)
 800364c:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d106      	bne.n	8003662 <PWMTimerStarter+0x1b6>
				HAL_TIM_PWM_Start(tim5, TIM_CHANNEL_3);
 8003654:	4b19      	ldr	r3, [pc, #100]	@ (80036bc <PWMTimerStarter+0x210>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2108      	movs	r1, #8
 800365a:	4618      	mov	r0, r3
 800365c:	f004 fe90 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_3);
			}
			// usart_printf("Returned1\r\n");
			break;
 8003660:	e019      	b.n	8003696 <PWMTimerStarter+0x1ea>
				HAL_TIM_PWM_Stop(tim5, TIM_CHANNEL_3);
 8003662:	4b16      	ldr	r3, [pc, #88]	@ (80036bc <PWMTimerStarter+0x210>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2108      	movs	r1, #8
 8003668:	4618      	mov	r0, r3
 800366a:	f004 ff51 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 800366e:	e012      	b.n	8003696 <PWMTimerStarter+0x1ea>
		case 10:
			if (whichPWMisOn[10] == 1) {
 8003670:	4b0f      	ldr	r3, [pc, #60]	@ (80036b0 <PWMTimerStarter+0x204>)
 8003672:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d106      	bne.n	8003688 <PWMTimerStarter+0x1dc>
				HAL_TIM_PWM_Start(tim4, TIM_CHANNEL_3);
 800367a:	4b11      	ldr	r3, [pc, #68]	@ (80036c0 <PWMTimerStarter+0x214>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2108      	movs	r1, #8
 8003680:	4618      	mov	r0, r3
 8003682:	f004 fe7d 	bl	8008380 <HAL_TIM_PWM_Start>
			} else {
				HAL_TIM_PWM_Stop(tim4, TIM_CHANNEL_3);
			}
			// usart_printf("Returned2\r\n");
			break;
 8003686:	e005      	b.n	8003694 <PWMTimerStarter+0x1e8>
				HAL_TIM_PWM_Stop(tim4, TIM_CHANNEL_3);
 8003688:	4b0d      	ldr	r3, [pc, #52]	@ (80036c0 <PWMTimerStarter+0x214>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2108      	movs	r1, #8
 800368e:	4618      	mov	r0, r3
 8003690:	f004 ff3e 	bl	8008510 <HAL_TIM_PWM_Stop>
			break;
 8003694:	bf00      	nop
	for (int i = 0; i < 11; i++) {
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	3301      	adds	r3, #1
 800369a:	607b      	str	r3, [r7, #4]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b0a      	cmp	r3, #10
 80036a0:	f77f af0a 	ble.w	80034b8 <PWMTimerStarter+0xc>
		}
	}
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3708      	adds	r7, #8
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	20000d18 	.word	0x20000d18
 80036b4:	20000d08 	.word	0x20000d08
 80036b8:	20000d14 	.word	0x20000d14
 80036bc:	20000d10 	.word	0x20000d10
 80036c0:	20000d0c 	.word	0x20000d0c

080036c4 <remote_control_init>:
/**
  * @brief          remote control init
  * @param[in]      none
  * @retval         none
  */
void remote_control_init(void) {
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
    RC_init(sbus_rx_buf[0], sbus_rx_buf[1], SBUS_RX_BUF_NUM);
 80036c8:	2224      	movs	r2, #36	@ 0x24
 80036ca:	4903      	ldr	r1, [pc, #12]	@ (80036d8 <remote_control_init+0x14>)
 80036cc:	4803      	ldr	r0, [pc, #12]	@ (80036dc <remote_control_init+0x18>)
 80036ce:	f7fe fb0f 	bl	8001cf0 <RC_init>
}
 80036d2:	bf00      	nop
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20000d60 	.word	0x20000d60
 80036dc:	20000d3c 	.word	0x20000d3c

080036e0 <get_remote_control_point>:
/**
  * @brief          get remote control data point
  * @param[in]      none
  * @retval         remote control data point
  */
const RC_ctrl_t *get_remote_control_point(void) {
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
    return &rc_ctrl;
 80036e4:	4b02      	ldr	r3, [pc, #8]	@ (80036f0 <get_remote_control_point+0x10>)
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	20000d24 	.word	0x20000d24

080036f4 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
    if(huart3.Instance->SR & UART_FLAG_RXNE) {
 80036fa:	4b44      	ldr	r3, [pc, #272]	@ (800380c <USART3_IRQHandler+0x118>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0320 	and.w	r3, r3, #32
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00b      	beq.n	8003720 <USART3_IRQHandler+0x2c>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 8003708:	2300      	movs	r3, #0
 800370a:	607b      	str	r3, [r7, #4]
 800370c:	4b3f      	ldr	r3, [pc, #252]	@ (800380c <USART3_IRQHandler+0x118>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	607b      	str	r3, [r7, #4]
 8003714:	4b3d      	ldr	r3, [pc, #244]	@ (800380c <USART3_IRQHandler+0x118>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	607b      	str	r3, [r7, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
            {
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
            }
        }
    }
}
 800371e:	e070      	b.n	8003802 <USART3_IRQHandler+0x10e>
    else if(USART3->SR & UART_FLAG_IDLE) {
 8003720:	4b3b      	ldr	r3, [pc, #236]	@ (8003810 <USART3_IRQHandler+0x11c>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0310 	and.w	r3, r3, #16
 8003728:	2b00      	cmp	r3, #0
 800372a:	d06a      	beq.n	8003802 <USART3_IRQHandler+0x10e>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 800372c:	2300      	movs	r3, #0
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	4b36      	ldr	r3, [pc, #216]	@ (800380c <USART3_IRQHandler+0x118>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	4b34      	ldr	r3, [pc, #208]	@ (800380c <USART3_IRQHandler+0x118>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	683b      	ldr	r3, [r7, #0]
        if ((hdma_usart3_rx.Instance->CR & DMA_SxCR_CT) == RESET) {
 8003742:	4b34      	ldr	r3, [pc, #208]	@ (8003814 <USART3_IRQHandler+0x120>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d12d      	bne.n	80037ac <USART3_IRQHandler+0xb8>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8003750:	4b30      	ldr	r3, [pc, #192]	@ (8003814 <USART3_IRQHandler+0x120>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	4b2f      	ldr	r3, [pc, #188]	@ (8003814 <USART3_IRQHandler+0x120>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 0201 	bic.w	r2, r2, #1
 800375e:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 8003760:	4b2c      	ldr	r3, [pc, #176]	@ (8003814 <USART3_IRQHandler+0x120>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	b29b      	uxth	r3, r3
 8003768:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 800376c:	b29a      	uxth	r2, r3
 800376e:	4b2a      	ldr	r3, [pc, #168]	@ (8003818 <USART3_IRQHandler+0x124>)
 8003770:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 8003772:	4b28      	ldr	r3, [pc, #160]	@ (8003814 <USART3_IRQHandler+0x120>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2224      	movs	r2, #36	@ 0x24
 8003778:	605a      	str	r2, [r3, #4]
            hdma_usart3_rx.Instance->CR |= DMA_SxCR_CT;
 800377a:	4b26      	ldr	r3, [pc, #152]	@ (8003814 <USART3_IRQHandler+0x120>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	4b24      	ldr	r3, [pc, #144]	@ (8003814 <USART3_IRQHandler+0x120>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003788:	601a      	str	r2, [r3, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 800378a:	4b22      	ldr	r3, [pc, #136]	@ (8003814 <USART3_IRQHandler+0x120>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4b20      	ldr	r3, [pc, #128]	@ (8003814 <USART3_IRQHandler+0x120>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 0201 	orr.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH) {
 800379a:	4b1f      	ldr	r3, [pc, #124]	@ (8003818 <USART3_IRQHandler+0x124>)
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	2b12      	cmp	r3, #18
 80037a0:	d12f      	bne.n	8003802 <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[0], &rc_ctrl);
 80037a2:	491e      	ldr	r1, [pc, #120]	@ (800381c <USART3_IRQHandler+0x128>)
 80037a4:	481e      	ldr	r0, [pc, #120]	@ (8003820 <USART3_IRQHandler+0x12c>)
 80037a6:	f000 f841 	bl	800382c <sbus_to_rc>
}
 80037aa:	e02a      	b.n	8003802 <USART3_IRQHandler+0x10e>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 80037ac:	4b19      	ldr	r3, [pc, #100]	@ (8003814 <USART3_IRQHandler+0x120>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	4b18      	ldr	r3, [pc, #96]	@ (8003814 <USART3_IRQHandler+0x120>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0201 	bic.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 80037bc:	4b15      	ldr	r3, [pc, #84]	@ (8003814 <USART3_IRQHandler+0x120>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	4b13      	ldr	r3, [pc, #76]	@ (8003818 <USART3_IRQHandler+0x124>)
 80037cc:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 80037ce:	4b11      	ldr	r3, [pc, #68]	@ (8003814 <USART3_IRQHandler+0x120>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2224      	movs	r2, #36	@ 0x24
 80037d4:	605a      	str	r2, [r3, #4]
            DMA1_Stream1->CR &= ~(DMA_SxCR_CT);
 80037d6:	4b13      	ldr	r3, [pc, #76]	@ (8003824 <USART3_IRQHandler+0x130>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a12      	ldr	r2, [pc, #72]	@ (8003824 <USART3_IRQHandler+0x130>)
 80037dc:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80037e0:	6013      	str	r3, [r2, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 80037e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003814 <USART3_IRQHandler+0x120>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003814 <USART3_IRQHandler+0x120>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f042 0201 	orr.w	r2, r2, #1
 80037f0:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH)
 80037f2:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <USART3_IRQHandler+0x124>)
 80037f4:	881b      	ldrh	r3, [r3, #0]
 80037f6:	2b12      	cmp	r3, #18
 80037f8:	d103      	bne.n	8003802 <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
 80037fa:	4908      	ldr	r1, [pc, #32]	@ (800381c <USART3_IRQHandler+0x128>)
 80037fc:	480a      	ldr	r0, [pc, #40]	@ (8003828 <USART3_IRQHandler+0x134>)
 80037fe:	f000 f815 	bl	800382c <sbus_to_rc>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	20000a84 	.word	0x20000a84
 8003810:	40004800 	.word	0x40004800
 8003814:	20000bd4 	.word	0x20000bd4
 8003818:	20000d84 	.word	0x20000d84
 800381c:	20000d24 	.word	0x20000d24
 8003820:	20000d3c 	.word	0x20000d3c
 8003824:	40026028 	.word	0x40026028
 8003828:	20000d60 	.word	0x20000d60

0800382c <sbus_to_rc>:
  * @brief          remote control protocol resolution
  * @param[in]      sbus_buf: raw data point
  * @param[out]     rc_ctrl: remote control data struct point
  * @retval         none
  */
static void sbus_to_rc(volatile const uint8_t *sbus_buf, RC_ctrl_t *rc_ctrl) {
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
    if (sbus_buf == NULL || rc_ctrl == NULL) {
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 8101 	beq.w	8003a40 <sbus_to_rc+0x214>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 80fd 	beq.w	8003a40 <sbus_to_rc+0x214>
        return;
    }

    rc_ctrl->rc.ch[0] = (sbus_buf[0] | (sbus_buf[1] << 8)) & 0x07ff;        //!< Channel 0
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	b21a      	sxth	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	3301      	adds	r3, #1
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	021b      	lsls	r3, r3, #8
 8003858:	b21b      	sxth	r3, r3
 800385a:	4313      	orrs	r3, r2
 800385c:	b21b      	sxth	r3, r3
 800385e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003862:	b21a      	sxth	r2, r3
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] = ((sbus_buf[1] >> 3) | (sbus_buf[2] << 5)) & 0x07ff; //!< Channel 1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3301      	adds	r3, #1
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	b2db      	uxtb	r3, r3
 8003870:	08db      	lsrs	r3, r3, #3
 8003872:	b2db      	uxtb	r3, r3
 8003874:	b21a      	sxth	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3302      	adds	r3, #2
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	015b      	lsls	r3, r3, #5
 8003880:	b21b      	sxth	r3, r3
 8003882:	4313      	orrs	r3, r2
 8003884:	b21b      	sxth	r3, r3
 8003886:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800388a:	b21a      	sxth	r2, r3
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3302      	adds	r3, #2
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	b2db      	uxtb	r3, r3
 8003898:	099b      	lsrs	r3, r3, #6
 800389a:	b2db      	uxtb	r3, r3
 800389c:	b21a      	sxth	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	3303      	adds	r3, #3
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	b21b      	sxth	r3, r3
 80038aa:	4313      	orrs	r3, r2
 80038ac:	b21a      	sxth	r2, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3304      	adds	r3, #4
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	029b      	lsls	r3, r3, #10
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 80038b8:	b21b      	sxth	r3, r3
 80038ba:	4313      	orrs	r3, r2
 80038bc:	b21b      	sxth	r3, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 80038be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038c2:	b21a      	sxth	r2, r3
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] = ((sbus_buf[4] >> 1) | (sbus_buf[5] << 7)) & 0x07ff; //!< Channel 3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3304      	adds	r3, #4
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	085b      	lsrs	r3, r3, #1
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	b21a      	sxth	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	3305      	adds	r3, #5
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	01db      	lsls	r3, r3, #7
 80038e0:	b21b      	sxth	r3, r3
 80038e2:	4313      	orrs	r3, r2
 80038e4:	b21b      	sxth	r3, r3
 80038e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038ea:	b21a      	sxth	r2, r3
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.s[0] = ((sbus_buf[5] >> 4) & 0x0003);                  //!< Switch left
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3305      	adds	r3, #5
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	091b      	lsrs	r3, r3, #4
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	f003 0303 	and.w	r3, r3, #3
 8003900:	b2da      	uxtb	r2, r3
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	729a      	strb	r2, [r3, #10]
    rc_ctrl->rc.s[1] = ((sbus_buf[5] >> 4) & 0x000C) >> 2;                       //!< Switch right
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	3305      	adds	r3, #5
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	b2db      	uxtb	r3, r3
 800390e:	091b      	lsrs	r3, r3, #4
 8003910:	b2db      	uxtb	r3, r3
 8003912:	109b      	asrs	r3, r3, #2
 8003914:	b2db      	uxtb	r3, r3
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	b2da      	uxtb	r2, r3
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	72da      	strb	r2, [r3, #11]
    rc_ctrl->mouse.x = sbus_buf[6] | (sbus_buf[7] << 8);                    //!< Mouse X axis
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3306      	adds	r3, #6
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	b2db      	uxtb	r3, r3
 8003928:	b21a      	sxth	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	3307      	adds	r3, #7
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	b2db      	uxtb	r3, r3
 8003932:	021b      	lsls	r3, r3, #8
 8003934:	b21b      	sxth	r3, r3
 8003936:	4313      	orrs	r3, r2
 8003938:	b21a      	sxth	r2, r3
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	819a      	strh	r2, [r3, #12]
    rc_ctrl->mouse.y = sbus_buf[8] | (sbus_buf[9] << 8);                    //!< Mouse Y axis
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	3308      	adds	r3, #8
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	b21a      	sxth	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3309      	adds	r3, #9
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	b2db      	uxtb	r3, r3
 8003950:	021b      	lsls	r3, r3, #8
 8003952:	b21b      	sxth	r3, r3
 8003954:	4313      	orrs	r3, r2
 8003956:	b21a      	sxth	r2, r3
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	81da      	strh	r2, [r3, #14]
    rc_ctrl->mouse.z = sbus_buf[10] | (sbus_buf[11] << 8);                  //!< Mouse Z axis
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	330a      	adds	r3, #10
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	b2db      	uxtb	r3, r3
 8003964:	b21a      	sxth	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	330b      	adds	r3, #11
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	b2db      	uxtb	r3, r3
 800396e:	021b      	lsls	r3, r3, #8
 8003970:	b21b      	sxth	r3, r3
 8003972:	4313      	orrs	r3, r2
 8003974:	b21a      	sxth	r2, r3
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	821a      	strh	r2, [r3, #16]
    rc_ctrl->mouse.press_l = sbus_buf[12];                                  //!< Mouse Left Is Pressed ?
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	330c      	adds	r3, #12
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	b2da      	uxtb	r2, r3
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	749a      	strb	r2, [r3, #18]
    rc_ctrl->mouse.press_r = sbus_buf[13];                                  //!< Mouse Right Is Pressed ?
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	330d      	adds	r3, #13
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	b2da      	uxtb	r2, r3
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	74da      	strb	r2, [r3, #19]
    rc_ctrl->key.v = sbus_buf[14] | (sbus_buf[15] << 8);                    //!< KeyBoard value
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	330e      	adds	r3, #14
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	b21a      	sxth	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	330f      	adds	r3, #15
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	021b      	lsls	r3, r3, #8
 80039a6:	b21b      	sxth	r3, r3
 80039a8:	4313      	orrs	r3, r2
 80039aa:	b21b      	sxth	r3, r3
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	829a      	strh	r2, [r3, #20]
    rc_ctrl->rc.ch[4] = sbus_buf[16] | (sbus_buf[17] << 8);                 //NULL
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3310      	adds	r3, #16
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	b21a      	sxth	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3311      	adds	r3, #17
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	021b      	lsls	r3, r3, #8
 80039c6:	b21b      	sxth	r3, r3
 80039c8:	4313      	orrs	r3, r2
 80039ca:	b21a      	sxth	r2, r3
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	811a      	strh	r2, [r3, #8]

    rc_ctrl->rc.ch[0] -= RC_CH_VALUE_OFFSET;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039d6:	b21b      	sxth	r3, r3
 80039d8:	b29b      	uxth	r3, r3
 80039da:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80039de:	b29b      	uxth	r3, r3
 80039e0:	b21a      	sxth	r2, r3
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] -= RC_CH_VALUE_OFFSET;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80039ec:	b21b      	sxth	r3, r3
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	b21a      	sxth	r2, r3
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] -= RC_CH_VALUE_OFFSET;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003a02:	b21b      	sxth	r3, r3
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	b21a      	sxth	r2, r3
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] -= RC_CH_VALUE_OFFSET;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003a18:	b21b      	sxth	r3, r3
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	b21a      	sxth	r2, r3
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.ch[4] -= RC_CH_VALUE_OFFSET;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003a2e:	b21b      	sxth	r3, r3
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	b21a      	sxth	r2, r3
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	811a      	strh	r2, [r3, #8]
 8003a3e:	e000      	b.n	8003a42 <sbus_to_rc+0x216>
        return;
 8003a40:	bf00      	nop
}
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <RCkeysRefresh>:
	} else {
		return 0;
	}
}

void RCkeysRefresh(void) {//temporary until uart fixed
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
	uint16_t key = rc_ptr->key.v;
 8003a52:	4b85      	ldr	r3, [pc, #532]	@ (8003c68 <RCkeysRefresh+0x21c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	7d1a      	ldrb	r2, [r3, #20]
 8003a58:	7d5b      	ldrb	r3, [r3, #21]
 8003a5a:	021b      	lsls	r3, r3, #8
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	80fb      	strh	r3, [r7, #6]
	if(key > 32767){
 8003a60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	da07      	bge.n	8003a78 <RCkeysRefresh+0x2c>
		pc_control.b = 1;
 8003a68:	4b80      	ldr	r3, [pc, #512]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	76da      	strb	r2, [r3, #27]
		key= key - 32768;
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8003a74:	80fb      	strh	r3, [r7, #6]
 8003a76:	e002      	b.n	8003a7e <RCkeysRefresh+0x32>
	}else{
		pc_control.b = 0;
 8003a78:	4b7c      	ldr	r3, [pc, #496]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	76da      	strb	r2, [r3, #27]
	}
	if(key>16383){
 8003a7e:	88fb      	ldrh	r3, [r7, #6]
 8003a80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a84:	d307      	bcc.n	8003a96 <RCkeysRefresh+0x4a>
		pc_control.v = 1;
 8003a86:	4b79      	ldr	r3, [pc, #484]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003a88:	2201      	movs	r2, #1
 8003a8a:	769a      	strb	r2, [r3, #26]
		key= key - 16384;
 8003a8c:	88fb      	ldrh	r3, [r7, #6]
 8003a8e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8003a92:	80fb      	strh	r3, [r7, #6]
 8003a94:	e002      	b.n	8003a9c <RCkeysRefresh+0x50>
	}else{
		pc_control.v = 0;
 8003a96:	4b75      	ldr	r3, [pc, #468]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	769a      	strb	r2, [r3, #26]
	}
	if(key>8191){
 8003a9c:	88fb      	ldrh	r3, [r7, #6]
 8003a9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aa2:	d307      	bcc.n	8003ab4 <RCkeysRefresh+0x68>
		pc_control.c = 1;
 8003aa4:	4b71      	ldr	r3, [pc, #452]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	765a      	strb	r2, [r3, #25]
		key= key - 8192;
 8003aaa:	88fb      	ldrh	r3, [r7, #6]
 8003aac:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8003ab0:	80fb      	strh	r3, [r7, #6]
 8003ab2:	e002      	b.n	8003aba <RCkeysRefresh+0x6e>
	}else{
		pc_control.c = 0;
 8003ab4:	4b6d      	ldr	r3, [pc, #436]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	765a      	strb	r2, [r3, #25]
	}
	if(key>4095){
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ac0:	d307      	bcc.n	8003ad2 <RCkeysRefresh+0x86>
		pc_control.x = 1;
 8003ac2:	4b6a      	ldr	r3, [pc, #424]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	761a      	strb	r2, [r3, #24]
		key= key - 4096;
 8003ac8:	88fb      	ldrh	r3, [r7, #6]
 8003aca:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8003ace:	80fb      	strh	r3, [r7, #6]
 8003ad0:	e002      	b.n	8003ad8 <RCkeysRefresh+0x8c>
	}else{
		pc_control.x = 0;
 8003ad2:	4b66      	ldr	r3, [pc, #408]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	761a      	strb	r2, [r3, #24]
	}
	if(key>2047){
 8003ad8:	88fb      	ldrh	r3, [r7, #6]
 8003ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ade:	d307      	bcc.n	8003af0 <RCkeysRefresh+0xa4>
		pc_control.z = 1;
 8003ae0:	4b62      	ldr	r3, [pc, #392]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	75da      	strb	r2, [r3, #23]
		key= key - 2048;
 8003ae6:	88fb      	ldrh	r3, [r7, #6]
 8003ae8:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8003aec:	80fb      	strh	r3, [r7, #6]
 8003aee:	e002      	b.n	8003af6 <RCkeysRefresh+0xaa>
	}else{
		pc_control.z = 0;
 8003af0:	4b5e      	ldr	r3, [pc, #376]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	75da      	strb	r2, [r3, #23]
	}
	if(key>1023){
 8003af6:	88fb      	ldrh	r3, [r7, #6]
 8003af8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003afc:	d307      	bcc.n	8003b0e <RCkeysRefresh+0xc2>
		pc_control.g = 1;
 8003afe:	4b5b      	ldr	r3, [pc, #364]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b00:	2201      	movs	r2, #1
 8003b02:	759a      	strb	r2, [r3, #22]
		key= key - 1024;
 8003b04:	88fb      	ldrh	r3, [r7, #6]
 8003b06:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b0a:	80fb      	strh	r3, [r7, #6]
 8003b0c:	e002      	b.n	8003b14 <RCkeysRefresh+0xc8>
	}else{
		pc_control.g = 0;
 8003b0e:	4b57      	ldr	r3, [pc, #348]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	759a      	strb	r2, [r3, #22]
	}
	if(key>511){
 8003b14:	88fb      	ldrh	r3, [r7, #6]
 8003b16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b1a:	d307      	bcc.n	8003b2c <RCkeysRefresh+0xe0>
		pc_control.f = 1;
 8003b1c:	4b53      	ldr	r3, [pc, #332]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	755a      	strb	r2, [r3, #21]
		key= key - 512;
 8003b22:	88fb      	ldrh	r3, [r7, #6]
 8003b24:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8003b28:	80fb      	strh	r3, [r7, #6]
 8003b2a:	e002      	b.n	8003b32 <RCkeysRefresh+0xe6>
	}else{
		pc_control.f = 0;
 8003b2c:	4b4f      	ldr	r3, [pc, #316]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	755a      	strb	r2, [r3, #21]
	}
	if(key > 255){
 8003b32:	88fb      	ldrh	r3, [r7, #6]
 8003b34:	2bff      	cmp	r3, #255	@ 0xff
 8003b36:	d907      	bls.n	8003b48 <RCkeysRefresh+0xfc>
		pc_control.r = 1;
 8003b38:	4b4c      	ldr	r3, [pc, #304]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	751a      	strb	r2, [r3, #20]
		key = key - 256;
 8003b3e:	88fb      	ldrh	r3, [r7, #6]
 8003b40:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003b44:	80fb      	strh	r3, [r7, #6]
 8003b46:	e002      	b.n	8003b4e <RCkeysRefresh+0x102>
	}else{
		pc_control.r = 0;
 8003b48:	4b48      	ldr	r3, [pc, #288]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	751a      	strb	r2, [r3, #20]
	}


	if(key > 127){
 8003b4e:	88fb      	ldrh	r3, [r7, #6]
 8003b50:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b52:	d906      	bls.n	8003b62 <RCkeysRefresh+0x116>
		pc_control.e = 1;
 8003b54:	4b45      	ldr	r3, [pc, #276]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b56:	2201      	movs	r2, #1
 8003b58:	74da      	strb	r2, [r3, #19]
		key = key - 128;
 8003b5a:	88fb      	ldrh	r3, [r7, #6]
 8003b5c:	3b80      	subs	r3, #128	@ 0x80
 8003b5e:	80fb      	strh	r3, [r7, #6]
 8003b60:	e002      	b.n	8003b68 <RCkeysRefresh+0x11c>
	}else{
		pc_control.e = 0;
 8003b62:	4b42      	ldr	r3, [pc, #264]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	74da      	strb	r2, [r3, #19]

	}
	if(key>63){
 8003b68:	88fb      	ldrh	r3, [r7, #6]
 8003b6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b6c:	d906      	bls.n	8003b7c <RCkeysRefresh+0x130>
		pc_control.q = 1;
 8003b6e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	749a      	strb	r2, [r3, #18]
		key= key - 64;
 8003b74:	88fb      	ldrh	r3, [r7, #6]
 8003b76:	3b40      	subs	r3, #64	@ 0x40
 8003b78:	80fb      	strh	r3, [r7, #6]
 8003b7a:	e002      	b.n	8003b82 <RCkeysRefresh+0x136>
	}else{
		pc_control.q = 0;
 8003b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	749a      	strb	r2, [r3, #18]
	}
	if(key>31){
 8003b82:	88fb      	ldrh	r3, [r7, #6]
 8003b84:	2b1f      	cmp	r3, #31
 8003b86:	d906      	bls.n	8003b96 <RCkeysRefresh+0x14a>
		pc_control.ctrl = 1;
 8003b88:	4b38      	ldr	r3, [pc, #224]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	745a      	strb	r2, [r3, #17]
		key =key - 32;
 8003b8e:	88fb      	ldrh	r3, [r7, #6]
 8003b90:	3b20      	subs	r3, #32
 8003b92:	80fb      	strh	r3, [r7, #6]
 8003b94:	e002      	b.n	8003b9c <RCkeysRefresh+0x150>
	}else{
		pc_control.ctrl = 0;
 8003b96:	4b35      	ldr	r3, [pc, #212]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	745a      	strb	r2, [r3, #17]
	}
	if(key>15){
 8003b9c:	88fb      	ldrh	r3, [r7, #6]
 8003b9e:	2b0f      	cmp	r3, #15
 8003ba0:	d906      	bls.n	8003bb0 <RCkeysRefresh+0x164>
		pc_control.shift = 1;
 8003ba2:	4b32      	ldr	r3, [pc, #200]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	741a      	strb	r2, [r3, #16]
		key= key - 16;
 8003ba8:	88fb      	ldrh	r3, [r7, #6]
 8003baa:	3b10      	subs	r3, #16
 8003bac:	80fb      	strh	r3, [r7, #6]
 8003bae:	e002      	b.n	8003bb6 <RCkeysRefresh+0x16a>
	}else{
		pc_control.shift = 0;
 8003bb0:	4b2e      	ldr	r3, [pc, #184]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	741a      	strb	r2, [r3, #16]
	}
	if(key>7){
 8003bb6:	88fb      	ldrh	r3, [r7, #6]
 8003bb8:	2b07      	cmp	r3, #7
 8003bba:	d906      	bls.n	8003bca <RCkeysRefresh+0x17e>
		pc_control.d = 1;
 8003bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	73da      	strb	r2, [r3, #15]
		key= key - 8;
 8003bc2:	88fb      	ldrh	r3, [r7, #6]
 8003bc4:	3b08      	subs	r3, #8
 8003bc6:	80fb      	strh	r3, [r7, #6]
 8003bc8:	e002      	b.n	8003bd0 <RCkeysRefresh+0x184>
	}else{
		pc_control.d = 0;
 8003bca:	4b28      	ldr	r3, [pc, #160]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	73da      	strb	r2, [r3, #15]
	}
	if(key>3){
 8003bd0:	88fb      	ldrh	r3, [r7, #6]
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d906      	bls.n	8003be4 <RCkeysRefresh+0x198>
		pc_control.a = 1;
 8003bd6:	4b25      	ldr	r3, [pc, #148]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003bd8:	2201      	movs	r2, #1
 8003bda:	739a      	strb	r2, [r3, #14]
		key= key - 4;
 8003bdc:	88fb      	ldrh	r3, [r7, #6]
 8003bde:	3b04      	subs	r3, #4
 8003be0:	80fb      	strh	r3, [r7, #6]
 8003be2:	e002      	b.n	8003bea <RCkeysRefresh+0x19e>
	}else{
		pc_control.a = 0;
 8003be4:	4b21      	ldr	r3, [pc, #132]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	739a      	strb	r2, [r3, #14]
	}
	if(key>1){
 8003bea:	88fb      	ldrh	r3, [r7, #6]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d906      	bls.n	8003bfe <RCkeysRefresh+0x1b2>
		pc_control.s = 1;
 8003bf0:	4b1e      	ldr	r3, [pc, #120]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	735a      	strb	r2, [r3, #13]
		key= key - 2;
 8003bf6:	88fb      	ldrh	r3, [r7, #6]
 8003bf8:	3b02      	subs	r3, #2
 8003bfa:	80fb      	strh	r3, [r7, #6]
 8003bfc:	e002      	b.n	8003c04 <RCkeysRefresh+0x1b8>
	}else{
		pc_control.s = 0;
 8003bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	735a      	strb	r2, [r3, #13]
	}
	if(key > 0){
 8003c04:	88fb      	ldrh	r3, [r7, #6]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <RCkeysRefresh+0x1c6>
		pc_control.w = 1;
 8003c0a:	4b18      	ldr	r3, [pc, #96]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	731a      	strb	r2, [r3, #12]
 8003c10:	e002      	b.n	8003c18 <RCkeysRefresh+0x1cc>
	}else{
		pc_control.w = 0;
 8003c12:	4b16      	ldr	r3, [pc, #88]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	731a      	strb	r2, [r3, #12]
	}

	pc_control.mouse_x = rc_ptr->mouse.x;
 8003c18:	4b13      	ldr	r3, [pc, #76]	@ (8003c68 <RCkeysRefresh+0x21c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003c20:	b21a      	sxth	r2, r3
 8003c22:	4b12      	ldr	r3, [pc, #72]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c24:	801a      	strh	r2, [r3, #0]
	pc_control.mouse_y = rc_ptr->mouse.y;
 8003c26:	4b10      	ldr	r3, [pc, #64]	@ (8003c68 <RCkeysRefresh+0x21c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003c2e:	b21a      	sxth	r2, r3
 8003c30:	4b0e      	ldr	r3, [pc, #56]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c32:	805a      	strh	r2, [r3, #2]
	pc_control.mouse_z = rc_ptr->mouse.z;
 8003c34:	4b0c      	ldr	r3, [pc, #48]	@ (8003c68 <RCkeysRefresh+0x21c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003c3c:	b21a      	sxth	r2, r3
 8003c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c40:	809a      	strh	r2, [r3, #4]

	pc_control.left_button_down = rc_ptr->mouse.press_l;
 8003c42:	4b09      	ldr	r3, [pc, #36]	@ (8003c68 <RCkeysRefresh+0x21c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	7c9b      	ldrb	r3, [r3, #18]
 8003c48:	b25a      	sxtb	r2, r3
 8003c4a:	4b08      	ldr	r3, [pc, #32]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c4c:	719a      	strb	r2, [r3, #6]
	pc_control.right_button_down = rc_ptr->mouse.press_r;
 8003c4e:	4b06      	ldr	r3, [pc, #24]	@ (8003c68 <RCkeysRefresh+0x21c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	7cdb      	ldrb	r3, [r3, #19]
 8003c54:	b25a      	sxtb	r2, r3
 8003c56:	4b05      	ldr	r3, [pc, #20]	@ (8003c6c <RCkeysRefresh+0x220>)
 8003c58:	71da      	strb	r2, [r3, #7]
}
 8003c5a:	bf00      	nop
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	20000018 	.word	0x20000018
 8003c6c:	20000534 	.word	0x20000534

08003c70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	607b      	str	r3, [r7, #4]
 8003c7a:	4b12      	ldr	r3, [pc, #72]	@ (8003cc4 <HAL_MspInit+0x54>)
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7e:	4a11      	ldr	r2, [pc, #68]	@ (8003cc4 <HAL_MspInit+0x54>)
 8003c80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c86:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc4 <HAL_MspInit+0x54>)
 8003c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c8e:	607b      	str	r3, [r7, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c92:	2300      	movs	r3, #0
 8003c94:	603b      	str	r3, [r7, #0]
 8003c96:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc4 <HAL_MspInit+0x54>)
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8003cc4 <HAL_MspInit+0x54>)
 8003c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ca2:	4b08      	ldr	r3, [pc, #32]	@ (8003cc4 <HAL_MspInit+0x54>)
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003cae:	2200      	movs	r2, #0
 8003cb0:	210f      	movs	r1, #15
 8003cb2:	f06f 0001 	mvn.w	r0, #1
 8003cb6:	f001 fe74 	bl	80059a2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cba:	bf00      	nop
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	40023800 	.word	0x40023800

08003cc8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08c      	sub	sp, #48	@ 0x30
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cd0:	f107 031c 	add.w	r3, r7, #28
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	601a      	str	r2, [r3, #0]
 8003cd8:	605a      	str	r2, [r3, #4]
 8003cda:	609a      	str	r2, [r3, #8]
 8003cdc:	60da      	str	r2, [r3, #12]
 8003cde:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a4a      	ldr	r2, [pc, #296]	@ (8003e10 <HAL_CAN_MspInit+0x148>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d13d      	bne.n	8003d66 <HAL_CAN_MspInit+0x9e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003cea:	4b4a      	ldr	r3, [pc, #296]	@ (8003e14 <HAL_CAN_MspInit+0x14c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	4a48      	ldr	r2, [pc, #288]	@ (8003e14 <HAL_CAN_MspInit+0x14c>)
 8003cf2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003cf4:	4b47      	ldr	r3, [pc, #284]	@ (8003e14 <HAL_CAN_MspInit+0x14c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d10d      	bne.n	8003d18 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	4b45      	ldr	r3, [pc, #276]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	4a44      	ldr	r2, [pc, #272]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d0c:	4b42      	ldr	r3, [pc, #264]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d14:	61bb      	str	r3, [r7, #24]
 8003d16:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d18:	2300      	movs	r3, #0
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	4b3e      	ldr	r3, [pc, #248]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d20:	4a3d      	ldr	r2, [pc, #244]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d22:	f043 0308 	orr.w	r3, r3, #8
 8003d26:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d28:	4b3b      	ldr	r3, [pc, #236]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2c:	f003 0308 	and.w	r3, r3, #8
 8003d30:	617b      	str	r3, [r7, #20]
 8003d32:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d34:	2303      	movs	r3, #3
 8003d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d38:	2302      	movs	r3, #2
 8003d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d40:	2303      	movs	r3, #3
 8003d42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003d44:	2309      	movs	r3, #9
 8003d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d48:	f107 031c 	add.w	r3, r7, #28
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4833      	ldr	r0, [pc, #204]	@ (8003e1c <HAL_CAN_MspInit+0x154>)
 8003d50:	f002 fa60 	bl	8006214 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8003d54:	2200      	movs	r2, #0
 8003d56:	2105      	movs	r1, #5
 8003d58:	2014      	movs	r0, #20
 8003d5a:	f001 fe22 	bl	80059a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003d5e:	2014      	movs	r0, #20
 8003d60:	f001 fe3b 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003d64:	e04f      	b.n	8003e06 <HAL_CAN_MspInit+0x13e>
  else if(hcan->Instance==CAN2)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a2d      	ldr	r2, [pc, #180]	@ (8003e20 <HAL_CAN_MspInit+0x158>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d14a      	bne.n	8003e06 <HAL_CAN_MspInit+0x13e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003d70:	2300      	movs	r3, #0
 8003d72:	613b      	str	r3, [r7, #16]
 8003d74:	4b28      	ldr	r3, [pc, #160]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	4a27      	ldr	r2, [pc, #156]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d80:	4b25      	ldr	r3, [pc, #148]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d88:	613b      	str	r3, [r7, #16]
 8003d8a:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003d8c:	4b21      	ldr	r3, [pc, #132]	@ (8003e14 <HAL_CAN_MspInit+0x14c>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3301      	adds	r3, #1
 8003d92:	4a20      	ldr	r2, [pc, #128]	@ (8003e14 <HAL_CAN_MspInit+0x14c>)
 8003d94:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003d96:	4b1f      	ldr	r3, [pc, #124]	@ (8003e14 <HAL_CAN_MspInit+0x14c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d10d      	bne.n	8003dba <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	60fb      	str	r3, [r7, #12]
 8003da2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	4a1c      	ldr	r2, [pc, #112]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003da8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dae:	4b1a      	ldr	r3, [pc, #104]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60bb      	str	r3, [r7, #8]
 8003dbe:	4b16      	ldr	r3, [pc, #88]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	4a15      	ldr	r2, [pc, #84]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003dc4:	f043 0302 	orr.w	r3, r3, #2
 8003dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dca:	4b13      	ldr	r3, [pc, #76]	@ (8003e18 <HAL_CAN_MspInit+0x150>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	60bb      	str	r3, [r7, #8]
 8003dd4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003dd6:	2360      	movs	r3, #96	@ 0x60
 8003dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dda:	2302      	movs	r3, #2
 8003ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dde:	2300      	movs	r3, #0
 8003de0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003de2:	2303      	movs	r3, #3
 8003de4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8003de6:	2309      	movs	r3, #9
 8003de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dea:	f107 031c 	add.w	r3, r7, #28
 8003dee:	4619      	mov	r1, r3
 8003df0:	480c      	ldr	r0, [pc, #48]	@ (8003e24 <HAL_CAN_MspInit+0x15c>)
 8003df2:	f002 fa0f 	bl	8006214 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8003df6:	2200      	movs	r2, #0
 8003df8:	2105      	movs	r1, #5
 8003dfa:	2040      	movs	r0, #64	@ 0x40
 8003dfc:	f001 fdd1 	bl	80059a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8003e00:	2040      	movs	r0, #64	@ 0x40
 8003e02:	f001 fdea 	bl	80059da <HAL_NVIC_EnableIRQ>
}
 8003e06:	bf00      	nop
 8003e08:	3730      	adds	r7, #48	@ 0x30
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40006400 	.word	0x40006400
 8003e14:	20000d88 	.word	0x20000d88
 8003e18:	40023800 	.word	0x40023800
 8003e1c:	40020c00 	.word	0x40020c00
 8003e20:	40006800 	.word	0x40006800
 8003e24:	40020400 	.word	0x40020400

08003e28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08a      	sub	sp, #40	@ 0x28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e30:	f107 0314 	add.w	r3, r7, #20
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	605a      	str	r2, [r3, #4]
 8003e3a:	609a      	str	r2, [r3, #8]
 8003e3c:	60da      	str	r2, [r3, #12]
 8003e3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a29      	ldr	r2, [pc, #164]	@ (8003eec <HAL_I2C_MspInit+0xc4>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d14b      	bne.n	8003ee2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	613b      	str	r3, [r7, #16]
 8003e4e:	4b28      	ldr	r3, [pc, #160]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e52:	4a27      	ldr	r2, [pc, #156]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003e54:	f043 0304 	orr.w	r3, r3, #4
 8003e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e5a:	4b25      	ldr	r3, [pc, #148]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	613b      	str	r3, [r7, #16]
 8003e64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e66:	2300      	movs	r3, #0
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	4b21      	ldr	r3, [pc, #132]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	4a20      	ldr	r2, [pc, #128]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e76:	4b1e      	ldr	r3, [pc, #120]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	60fb      	str	r3, [r7, #12]
 8003e80:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003e82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e88:	2312      	movs	r3, #18
 8003e8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e90:	2303      	movs	r3, #3
 8003e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003e94:	2304      	movs	r3, #4
 8003e96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e98:	f107 0314 	add.w	r3, r7, #20
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4815      	ldr	r0, [pc, #84]	@ (8003ef4 <HAL_I2C_MspInit+0xcc>)
 8003ea0:	f002 f9b8 	bl	8006214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ea4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003eaa:	2312      	movs	r3, #18
 8003eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003eb6:	2304      	movs	r3, #4
 8003eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eba:	f107 0314 	add.w	r3, r7, #20
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	480d      	ldr	r0, [pc, #52]	@ (8003ef8 <HAL_I2C_MspInit+0xd0>)
 8003ec2:	f002 f9a7 	bl	8006214 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60bb      	str	r3, [r7, #8]
 8003eca:	4b09      	ldr	r3, [pc, #36]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ece:	4a08      	ldr	r2, [pc, #32]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003ed0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ed6:	4b06      	ldr	r3, [pc, #24]	@ (8003ef0 <HAL_I2C_MspInit+0xc8>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003ee2:	bf00      	nop
 8003ee4:	3728      	adds	r7, #40	@ 0x28
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	40005c00 	.word	0x40005c00
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	40020800 	.word	0x40020800
 8003ef8:	40020000 	.word	0x40020000

08003efc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08a      	sub	sp, #40	@ 0x28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f04:	f107 0314 	add.w	r3, r7, #20
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	605a      	str	r2, [r3, #4]
 8003f0e:	609a      	str	r2, [r3, #8]
 8003f10:	60da      	str	r2, [r3, #12]
 8003f12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a28      	ldr	r2, [pc, #160]	@ (8003fbc <HAL_SPI_MspInit+0xc0>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d149      	bne.n	8003fb2 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	4b27      	ldr	r3, [pc, #156]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	4a26      	ldr	r2, [pc, #152]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f2e:	4b24      	ldr	r3, [pc, #144]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
 8003f3e:	4b20      	ldr	r3, [pc, #128]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f42:	4a1f      	ldr	r2, [pc, #124]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f44:	f043 0302 	orr.w	r3, r3, #2
 8003f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	60fb      	str	r3, [r7, #12]
 8003f54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f56:	2300      	movs	r3, #0
 8003f58:	60bb      	str	r3, [r7, #8]
 8003f5a:	4b19      	ldr	r3, [pc, #100]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	4a18      	ldr	r2, [pc, #96]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f60:	f043 0301 	orr.w	r3, r3, #1
 8003f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f66:	4b16      	ldr	r3, [pc, #88]	@ (8003fc0 <HAL_SPI_MspInit+0xc4>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8003f72:	2318      	movs	r3, #24
 8003f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f76:	2302      	movs	r3, #2
 8003f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003f82:	2305      	movs	r3, #5
 8003f84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f86:	f107 0314 	add.w	r3, r7, #20
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	480d      	ldr	r0, [pc, #52]	@ (8003fc4 <HAL_SPI_MspInit+0xc8>)
 8003f8e:	f002 f941 	bl	8006214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003f92:	2380      	movs	r3, #128	@ 0x80
 8003f94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f96:	2302      	movs	r3, #2
 8003f98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003fa2:	2305      	movs	r3, #5
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa6:	f107 0314 	add.w	r3, r7, #20
 8003faa:	4619      	mov	r1, r3
 8003fac:	4806      	ldr	r0, [pc, #24]	@ (8003fc8 <HAL_SPI_MspInit+0xcc>)
 8003fae:	f002 f931 	bl	8006214 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003fb2:	bf00      	nop
 8003fb4:	3728      	adds	r7, #40	@ 0x28
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40013000 	.word	0x40013000
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	40020400 	.word	0x40020400
 8003fc8:	40020000 	.word	0x40020000

08003fcc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a4e      	ldr	r2, [pc, #312]	@ (8004114 <HAL_TIM_PWM_MspInit+0x148>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d10e      	bne.n	8003ffc <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	617b      	str	r3, [r7, #20]
 8003fe2:	4b4d      	ldr	r3, [pc, #308]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe6:	4a4c      	ldr	r2, [pc, #304]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 8003fe8:	f043 0301 	orr.w	r3, r3, #1
 8003fec:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fee:	4b4a      	ldr	r3, [pc, #296]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	617b      	str	r3, [r7, #20]
 8003ff8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003ffa:	e086      	b.n	800410a <HAL_TIM_PWM_MspInit+0x13e>
  else if(htim_pwm->Instance==TIM5)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a46      	ldr	r2, [pc, #280]	@ (800411c <HAL_TIM_PWM_MspInit+0x150>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d16e      	bne.n	80040e4 <HAL_TIM_PWM_MspInit+0x118>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004006:	2300      	movs	r3, #0
 8004008:	613b      	str	r3, [r7, #16]
 800400a:	4b43      	ldr	r3, [pc, #268]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 800400c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400e:	4a42      	ldr	r2, [pc, #264]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 8004010:	f043 0308 	orr.w	r3, r3, #8
 8004014:	6413      	str	r3, [r2, #64]	@ 0x40
 8004016:	4b40      	ldr	r3, [pc, #256]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	613b      	str	r3, [r7, #16]
 8004020:	693b      	ldr	r3, [r7, #16]
    hdma_tim5_ch1.Instance = DMA1_Stream2;
 8004022:	4b3f      	ldr	r3, [pc, #252]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 8004024:	4a3f      	ldr	r2, [pc, #252]	@ (8004124 <HAL_TIM_PWM_MspInit+0x158>)
 8004026:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch1.Init.Channel = DMA_CHANNEL_6;
 8004028:	4b3d      	ldr	r3, [pc, #244]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 800402a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800402e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004030:	4b3b      	ldr	r3, [pc, #236]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 8004032:	2200      	movs	r2, #0
 8004034:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004036:	4b3a      	ldr	r3, [pc, #232]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 8004038:	2200      	movs	r2, #0
 800403a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800403c:	4b38      	ldr	r3, [pc, #224]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 800403e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004042:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004044:	4b36      	ldr	r3, [pc, #216]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 8004046:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800404a:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800404c:	4b34      	ldr	r3, [pc, #208]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 800404e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004052:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch1.Init.Mode = DMA_NORMAL;
 8004054:	4b32      	ldr	r3, [pc, #200]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 8004056:	2200      	movs	r2, #0
 8004058:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800405a:	4b31      	ldr	r3, [pc, #196]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 800405c:	2200      	movs	r2, #0
 800405e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004060:	4b2f      	ldr	r3, [pc, #188]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 8004062:	2200      	movs	r2, #0
 8004064:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 8004066:	482e      	ldr	r0, [pc, #184]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 8004068:	f001 fcd2 	bl	8005a10 <HAL_DMA_Init>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <HAL_TIM_PWM_MspInit+0xaa>
      Error_Handler();
 8004072:	f7ff f841 	bl	80030f8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a29      	ldr	r2, [pc, #164]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 800407a:	625a      	str	r2, [r3, #36]	@ 0x24
 800407c:	4a28      	ldr	r2, [pc, #160]	@ (8004120 <HAL_TIM_PWM_MspInit+0x154>)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 8004082:	4b29      	ldr	r3, [pc, #164]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 8004084:	4a29      	ldr	r2, [pc, #164]	@ (800412c <HAL_TIM_PWM_MspInit+0x160>)
 8004086:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8004088:	4b27      	ldr	r3, [pc, #156]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 800408a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800408e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004090:	4b25      	ldr	r3, [pc, #148]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 8004092:	2200      	movs	r2, #0
 8004094:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004096:	4b24      	ldr	r3, [pc, #144]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 8004098:	2200      	movs	r2, #0
 800409a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800409c:	4b22      	ldr	r3, [pc, #136]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 800409e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040a2:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80040a4:	4b20      	ldr	r3, [pc, #128]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80040aa:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80040ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80040b2:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 80040b4:	4b1c      	ldr	r3, [pc, #112]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80040ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040bc:	2200      	movs	r2, #0
 80040be:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80040c0:	4b19      	ldr	r3, [pc, #100]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 80040c6:	4818      	ldr	r0, [pc, #96]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040c8:	f001 fca2 	bl	8005a10 <HAL_DMA_Init>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <HAL_TIM_PWM_MspInit+0x10a>
      Error_Handler();
 80040d2:	f7ff f811 	bl	80030f8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a13      	ldr	r2, [pc, #76]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040da:	629a      	str	r2, [r3, #40]	@ 0x28
 80040dc:	4a12      	ldr	r2, [pc, #72]	@ (8004128 <HAL_TIM_PWM_MspInit+0x15c>)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80040e2:	e012      	b.n	800410a <HAL_TIM_PWM_MspInit+0x13e>
  else if(htim_pwm->Instance==TIM8)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <HAL_TIM_PWM_MspInit+0x164>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d10d      	bne.n	800410a <HAL_TIM_PWM_MspInit+0x13e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80040ee:	2300      	movs	r3, #0
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	4b09      	ldr	r3, [pc, #36]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 80040f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f6:	4a08      	ldr	r2, [pc, #32]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 80040f8:	f043 0302 	orr.w	r3, r3, #2
 80040fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80040fe:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <HAL_TIM_PWM_MspInit+0x14c>)
 8004100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	60fb      	str	r3, [r7, #12]
 8004108:	68fb      	ldr	r3, [r7, #12]
}
 800410a:	bf00      	nop
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	40010000 	.word	0x40010000
 8004118:	40023800 	.word	0x40023800
 800411c:	40000c00 	.word	0x40000c00
 8004120:	2000097c 	.word	0x2000097c
 8004124:	40026040 	.word	0x40026040
 8004128:	200009dc 	.word	0x200009dc
 800412c:	40026070 	.word	0x40026070
 8004130:	40010400 	.word	0x40010400

08004134 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a2c      	ldr	r2, [pc, #176]	@ (80041f4 <HAL_TIM_Base_MspInit+0xc0>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d13e      	bne.n	80041c4 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004146:	2300      	movs	r3, #0
 8004148:	60fb      	str	r3, [r7, #12]
 800414a:	4b2b      	ldr	r3, [pc, #172]	@ (80041f8 <HAL_TIM_Base_MspInit+0xc4>)
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	4a2a      	ldr	r2, [pc, #168]	@ (80041f8 <HAL_TIM_Base_MspInit+0xc4>)
 8004150:	f043 0304 	orr.w	r3, r3, #4
 8004154:	6413      	str	r3, [r2, #64]	@ 0x40
 8004156:	4b28      	ldr	r3, [pc, #160]	@ (80041f8 <HAL_TIM_Base_MspInit+0xc4>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	f003 0304 	and.w	r3, r3, #4
 800415e:	60fb      	str	r3, [r7, #12]
 8004160:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8004162:	4b26      	ldr	r3, [pc, #152]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 8004164:	4a26      	ldr	r2, [pc, #152]	@ (8004200 <HAL_TIM_Base_MspInit+0xcc>)
 8004166:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 8004168:	4b24      	ldr	r3, [pc, #144]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 800416a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800416e:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004170:	4b22      	ldr	r3, [pc, #136]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 8004172:	2200      	movs	r2, #0
 8004174:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004176:	4b21      	ldr	r3, [pc, #132]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 8004178:	2200      	movs	r2, #0
 800417a:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800417c:	4b1f      	ldr	r3, [pc, #124]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 800417e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004182:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004184:	4b1d      	ldr	r3, [pc, #116]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 8004186:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800418a:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800418c:	4b1b      	ldr	r3, [pc, #108]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 800418e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004192:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8004194:	4b19      	ldr	r3, [pc, #100]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 8004196:	2200      	movs	r2, #0
 8004198:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800419a:	4b18      	ldr	r3, [pc, #96]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 800419c:	2200      	movs	r2, #0
 800419e:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041a0:	4b16      	ldr	r3, [pc, #88]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80041a6:	4815      	ldr	r0, [pc, #84]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 80041a8:	f001 fc32 	bl	8005a10 <HAL_DMA_Init>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 80041b2:	f7fe ffa1 	bl	80030f8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a10      	ldr	r2, [pc, #64]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 80041ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041bc:	4a0f      	ldr	r2, [pc, #60]	@ (80041fc <HAL_TIM_Base_MspInit+0xc8>)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80041c2:	e012      	b.n	80041ea <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM10)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a0e      	ldr	r2, [pc, #56]	@ (8004204 <HAL_TIM_Base_MspInit+0xd0>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d10d      	bne.n	80041ea <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80041ce:	2300      	movs	r3, #0
 80041d0:	60bb      	str	r3, [r7, #8]
 80041d2:	4b09      	ldr	r3, [pc, #36]	@ (80041f8 <HAL_TIM_Base_MspInit+0xc4>)
 80041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d6:	4a08      	ldr	r2, [pc, #32]	@ (80041f8 <HAL_TIM_Base_MspInit+0xc4>)
 80041d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80041de:	4b06      	ldr	r3, [pc, #24]	@ (80041f8 <HAL_TIM_Base_MspInit+0xc4>)
 80041e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e6:	60bb      	str	r3, [r7, #8]
 80041e8:	68bb      	ldr	r3, [r7, #8]
}
 80041ea:	bf00      	nop
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	40000800 	.word	0x40000800
 80041f8:	40023800 	.word	0x40023800
 80041fc:	2000091c 	.word	0x2000091c
 8004200:	400260b8 	.word	0x400260b8
 8004204:	40014400 	.word	0x40014400

08004208 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08e      	sub	sp, #56	@ 0x38
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004210:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	605a      	str	r2, [r3, #4]
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	60da      	str	r2, [r3, #12]
 800421e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a6a      	ldr	r2, [pc, #424]	@ (80043d0 <HAL_TIM_MspPostInit+0x1c8>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d11f      	bne.n	800426a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800422a:	2300      	movs	r3, #0
 800422c:	623b      	str	r3, [r7, #32]
 800422e:	4b69      	ldr	r3, [pc, #420]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004232:	4a68      	ldr	r2, [pc, #416]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004234:	f043 0310 	orr.w	r3, r3, #16
 8004238:	6313      	str	r3, [r2, #48]	@ 0x30
 800423a:	4b66      	ldr	r3, [pc, #408]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800423c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423e:	f003 0310 	and.w	r3, r3, #16
 8004242:	623b      	str	r3, [r7, #32]
 8004244:	6a3b      	ldr	r3, [r7, #32]
    PE13     ------> TIM1_CH3
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 8004246:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800424a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424c:	2302      	movs	r3, #2
 800424e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004250:	2300      	movs	r3, #0
 8004252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004254:	2300      	movs	r3, #0
 8004256:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004258:	2301      	movs	r3, #1
 800425a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800425c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004260:	4619      	mov	r1, r3
 8004262:	485d      	ldr	r0, [pc, #372]	@ (80043d8 <HAL_TIM_MspPostInit+0x1d0>)
 8004264:	f001 ffd6 	bl	8006214 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8004268:	e0ae      	b.n	80043c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM4)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a5b      	ldr	r2, [pc, #364]	@ (80043dc <HAL_TIM_MspPostInit+0x1d4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d11f      	bne.n	80042b4 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004274:	2300      	movs	r3, #0
 8004276:	61fb      	str	r3, [r7, #28]
 8004278:	4b56      	ldr	r3, [pc, #344]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800427a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427c:	4a55      	ldr	r2, [pc, #340]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800427e:	f043 0308 	orr.w	r3, r3, #8
 8004282:	6313      	str	r3, [r2, #48]	@ 0x30
 8004284:	4b53      	ldr	r3, [pc, #332]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004288:	f003 0308 	and.w	r3, r3, #8
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004290:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004294:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004296:	2302      	movs	r3, #2
 8004298:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429a:	2300      	movs	r3, #0
 800429c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800429e:	2300      	movs	r3, #0
 80042a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80042a2:	2302      	movs	r3, #2
 80042a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042aa:	4619      	mov	r1, r3
 80042ac:	484c      	ldr	r0, [pc, #304]	@ (80043e0 <HAL_TIM_MspPostInit+0x1d8>)
 80042ae:	f001 ffb1 	bl	8006214 <HAL_GPIO_Init>
}
 80042b2:	e089      	b.n	80043c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM5)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a4a      	ldr	r2, [pc, #296]	@ (80043e4 <HAL_TIM_MspPostInit+0x1dc>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d11f      	bne.n	80042fe <HAL_TIM_MspPostInit+0xf6>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80042be:	2300      	movs	r3, #0
 80042c0:	61bb      	str	r3, [r7, #24]
 80042c2:	4b44      	ldr	r3, [pc, #272]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c6:	4a43      	ldr	r2, [pc, #268]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 80042c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80042ce:	4b41      	ldr	r3, [pc, #260]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 80042d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d6:	61bb      	str	r3, [r7, #24]
 80042d8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 80042da:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80042de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e0:	2302      	movs	r3, #2
 80042e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e4:	2300      	movs	r3, #0
 80042e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042e8:	2300      	movs	r3, #0
 80042ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80042ec:	2302      	movs	r3, #2
 80042ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80042f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042f4:	4619      	mov	r1, r3
 80042f6:	483c      	ldr	r0, [pc, #240]	@ (80043e8 <HAL_TIM_MspPostInit+0x1e0>)
 80042f8:	f001 ff8c 	bl	8006214 <HAL_GPIO_Init>
}
 80042fc:	e064      	b.n	80043c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM8)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a3a      	ldr	r2, [pc, #232]	@ (80043ec <HAL_TIM_MspPostInit+0x1e4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d13c      	bne.n	8004382 <HAL_TIM_MspPostInit+0x17a>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004308:	2300      	movs	r3, #0
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	4b31      	ldr	r3, [pc, #196]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800430e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004310:	4a30      	ldr	r2, [pc, #192]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004316:	6313      	str	r3, [r2, #48]	@ 0x30
 8004318:	4b2e      	ldr	r3, [pc, #184]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800431a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004320:	617b      	str	r3, [r7, #20]
 8004322:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
 8004328:	4b2a      	ldr	r3, [pc, #168]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800432a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432c:	4a29      	ldr	r2, [pc, #164]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800432e:	f043 0304 	orr.w	r3, r3, #4
 8004332:	6313      	str	r3, [r2, #48]	@ 0x30
 8004334:	4b27      	ldr	r3, [pc, #156]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004338:	f003 0304 	and.w	r3, r3, #4
 800433c:	613b      	str	r3, [r7, #16]
 800433e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004340:	23c0      	movs	r3, #192	@ 0xc0
 8004342:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004344:	2302      	movs	r3, #2
 8004346:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004348:	2300      	movs	r3, #0
 800434a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800434c:	2300      	movs	r3, #0
 800434e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004350:	2303      	movs	r3, #3
 8004352:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004354:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004358:	4619      	mov	r1, r3
 800435a:	4825      	ldr	r0, [pc, #148]	@ (80043f0 <HAL_TIM_MspPostInit+0x1e8>)
 800435c:	f001 ff5a 	bl	8006214 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004360:	2340      	movs	r3, #64	@ 0x40
 8004362:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004364:	2302      	movs	r3, #2
 8004366:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004368:	2300      	movs	r3, #0
 800436a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800436c:	2300      	movs	r3, #0
 800436e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004370:	2303      	movs	r3, #3
 8004372:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004378:	4619      	mov	r1, r3
 800437a:	481e      	ldr	r0, [pc, #120]	@ (80043f4 <HAL_TIM_MspPostInit+0x1ec>)
 800437c:	f001 ff4a 	bl	8006214 <HAL_GPIO_Init>
}
 8004380:	e022      	b.n	80043c8 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM10)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a1c      	ldr	r2, [pc, #112]	@ (80043f8 <HAL_TIM_MspPostInit+0x1f0>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d11d      	bne.n	80043c8 <HAL_TIM_MspPostInit+0x1c0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800438c:	2300      	movs	r3, #0
 800438e:	60fb      	str	r3, [r7, #12]
 8004390:	4b10      	ldr	r3, [pc, #64]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004394:	4a0f      	ldr	r2, [pc, #60]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 8004396:	f043 0320 	orr.w	r3, r3, #32
 800439a:	6313      	str	r3, [r2, #48]	@ 0x30
 800439c:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <HAL_TIM_MspPostInit+0x1cc>)
 800439e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a0:	f003 0320 	and.w	r3, r3, #32
 80043a4:	60fb      	str	r3, [r7, #12]
 80043a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80043a8:	2340      	movs	r3, #64	@ 0x40
 80043aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ac:	2302      	movs	r3, #2
 80043ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043b0:	2301      	movs	r3, #1
 80043b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043b4:	2302      	movs	r3, #2
 80043b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80043b8:	2303      	movs	r3, #3
 80043ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80043bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043c0:	4619      	mov	r1, r3
 80043c2:	480e      	ldr	r0, [pc, #56]	@ (80043fc <HAL_TIM_MspPostInit+0x1f4>)
 80043c4:	f001 ff26 	bl	8006214 <HAL_GPIO_Init>
}
 80043c8:	bf00      	nop
 80043ca:	3738      	adds	r7, #56	@ 0x38
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40010000 	.word	0x40010000
 80043d4:	40023800 	.word	0x40023800
 80043d8:	40021000 	.word	0x40021000
 80043dc:	40000800 	.word	0x40000800
 80043e0:	40020c00 	.word	0x40020c00
 80043e4:	40000c00 	.word	0x40000c00
 80043e8:	40021c00 	.word	0x40021c00
 80043ec:	40010400 	.word	0x40010400
 80043f0:	40022000 	.word	0x40022000
 80043f4:	40020800 	.word	0x40020800
 80043f8:	40014400 	.word	0x40014400
 80043fc:	40021400 	.word	0x40021400

08004400 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08e      	sub	sp, #56	@ 0x38
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	605a      	str	r2, [r3, #4]
 8004412:	609a      	str	r2, [r3, #8]
 8004414:	60da      	str	r2, [r3, #12]
 8004416:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a90      	ldr	r2, [pc, #576]	@ (8004660 <HAL_UART_MspInit+0x260>)
 800441e:	4293      	cmp	r3, r2
 8004420:	f040 80b2 	bne.w	8004588 <HAL_UART_MspInit+0x188>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004424:	2300      	movs	r3, #0
 8004426:	623b      	str	r3, [r7, #32]
 8004428:	4b8e      	ldr	r3, [pc, #568]	@ (8004664 <HAL_UART_MspInit+0x264>)
 800442a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442c:	4a8d      	ldr	r2, [pc, #564]	@ (8004664 <HAL_UART_MspInit+0x264>)
 800442e:	f043 0310 	orr.w	r3, r3, #16
 8004432:	6453      	str	r3, [r2, #68]	@ 0x44
 8004434:	4b8b      	ldr	r3, [pc, #556]	@ (8004664 <HAL_UART_MspInit+0x264>)
 8004436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004438:	f003 0310 	and.w	r3, r3, #16
 800443c:	623b      	str	r3, [r7, #32]
 800443e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004440:	2300      	movs	r3, #0
 8004442:	61fb      	str	r3, [r7, #28]
 8004444:	4b87      	ldr	r3, [pc, #540]	@ (8004664 <HAL_UART_MspInit+0x264>)
 8004446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004448:	4a86      	ldr	r2, [pc, #536]	@ (8004664 <HAL_UART_MspInit+0x264>)
 800444a:	f043 0302 	orr.w	r3, r3, #2
 800444e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004450:	4b84      	ldr	r3, [pc, #528]	@ (8004664 <HAL_UART_MspInit+0x264>)
 8004452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	61fb      	str	r3, [r7, #28]
 800445a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800445c:	2300      	movs	r3, #0
 800445e:	61bb      	str	r3, [r7, #24]
 8004460:	4b80      	ldr	r3, [pc, #512]	@ (8004664 <HAL_UART_MspInit+0x264>)
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	4a7f      	ldr	r2, [pc, #508]	@ (8004664 <HAL_UART_MspInit+0x264>)
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	6313      	str	r3, [r2, #48]	@ 0x30
 800446c:	4b7d      	ldr	r3, [pc, #500]	@ (8004664 <HAL_UART_MspInit+0x264>)
 800446e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	61bb      	str	r3, [r7, #24]
 8004476:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004478:	2380      	movs	r3, #128	@ 0x80
 800447a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800447c:	2302      	movs	r3, #2
 800447e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004480:	2300      	movs	r3, #0
 8004482:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004484:	2303      	movs	r3, #3
 8004486:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004488:	2307      	movs	r3, #7
 800448a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800448c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004490:	4619      	mov	r1, r3
 8004492:	4875      	ldr	r0, [pc, #468]	@ (8004668 <HAL_UART_MspInit+0x268>)
 8004494:	f001 febe 	bl	8006214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004498:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800449c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800449e:	2302      	movs	r3, #2
 80044a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a2:	2300      	movs	r3, #0
 80044a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044a6:	2303      	movs	r3, #3
 80044a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80044aa:	2307      	movs	r3, #7
 80044ac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044b2:	4619      	mov	r1, r3
 80044b4:	486d      	ldr	r0, [pc, #436]	@ (800466c <HAL_UART_MspInit+0x26c>)
 80044b6:	f001 fead 	bl	8006214 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80044ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044bc:	4a6d      	ldr	r2, [pc, #436]	@ (8004674 <HAL_UART_MspInit+0x274>)
 80044be:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80044c0:	4b6b      	ldr	r3, [pc, #428]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044c2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80044c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044c8:	4b69      	ldr	r3, [pc, #420]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044ca:	2240      	movs	r2, #64	@ 0x40
 80044cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044ce:	4b68      	ldr	r3, [pc, #416]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80044d4:	4b66      	ldr	r3, [pc, #408]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044da:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044dc:	4b64      	ldr	r3, [pc, #400]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044de:	2200      	movs	r2, #0
 80044e0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044e2:	4b63      	ldr	r3, [pc, #396]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80044e8:	4b61      	ldr	r3, [pc, #388]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80044ee:	4b60      	ldr	r3, [pc, #384]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80044f4:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044f6:	4b5e      	ldr	r3, [pc, #376]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80044fc:	485c      	ldr	r0, [pc, #368]	@ (8004670 <HAL_UART_MspInit+0x270>)
 80044fe:	f001 fa87 	bl	8005a10 <HAL_DMA_Init>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8004508:	f7fe fdf6 	bl	80030f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a58      	ldr	r2, [pc, #352]	@ (8004670 <HAL_UART_MspInit+0x270>)
 8004510:	639a      	str	r2, [r3, #56]	@ 0x38
 8004512:	4a57      	ldr	r2, [pc, #348]	@ (8004670 <HAL_UART_MspInit+0x270>)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004518:	4b57      	ldr	r3, [pc, #348]	@ (8004678 <HAL_UART_MspInit+0x278>)
 800451a:	4a58      	ldr	r2, [pc, #352]	@ (800467c <HAL_UART_MspInit+0x27c>)
 800451c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800451e:	4b56      	ldr	r3, [pc, #344]	@ (8004678 <HAL_UART_MspInit+0x278>)
 8004520:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004524:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004526:	4b54      	ldr	r3, [pc, #336]	@ (8004678 <HAL_UART_MspInit+0x278>)
 8004528:	2200      	movs	r2, #0
 800452a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800452c:	4b52      	ldr	r3, [pc, #328]	@ (8004678 <HAL_UART_MspInit+0x278>)
 800452e:	2200      	movs	r2, #0
 8004530:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004532:	4b51      	ldr	r3, [pc, #324]	@ (8004678 <HAL_UART_MspInit+0x278>)
 8004534:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004538:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800453a:	4b4f      	ldr	r3, [pc, #316]	@ (8004678 <HAL_UART_MspInit+0x278>)
 800453c:	2200      	movs	r2, #0
 800453e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004540:	4b4d      	ldr	r3, [pc, #308]	@ (8004678 <HAL_UART_MspInit+0x278>)
 8004542:	2200      	movs	r2, #0
 8004544:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004546:	4b4c      	ldr	r3, [pc, #304]	@ (8004678 <HAL_UART_MspInit+0x278>)
 8004548:	2200      	movs	r2, #0
 800454a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800454c:	4b4a      	ldr	r3, [pc, #296]	@ (8004678 <HAL_UART_MspInit+0x278>)
 800454e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004552:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004554:	4b48      	ldr	r3, [pc, #288]	@ (8004678 <HAL_UART_MspInit+0x278>)
 8004556:	2200      	movs	r2, #0
 8004558:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800455a:	4847      	ldr	r0, [pc, #284]	@ (8004678 <HAL_UART_MspInit+0x278>)
 800455c:	f001 fa58 	bl	8005a10 <HAL_DMA_Init>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8004566:	f7fe fdc7 	bl	80030f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a42      	ldr	r2, [pc, #264]	@ (8004678 <HAL_UART_MspInit+0x278>)
 800456e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004570:	4a41      	ldr	r2, [pc, #260]	@ (8004678 <HAL_UART_MspInit+0x278>)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004576:	2200      	movs	r2, #0
 8004578:	2105      	movs	r1, #5
 800457a:	2025      	movs	r0, #37	@ 0x25
 800457c:	f001 fa11 	bl	80059a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004580:	2025      	movs	r0, #37	@ 0x25
 8004582:	f001 fa2a 	bl	80059da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004586:	e11c      	b.n	80047c2 <HAL_UART_MspInit+0x3c2>
  else if(huart->Instance==USART3)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a3c      	ldr	r2, [pc, #240]	@ (8004680 <HAL_UART_MspInit+0x280>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d17e      	bne.n	8004690 <HAL_UART_MspInit+0x290>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]
 8004596:	4b33      	ldr	r3, [pc, #204]	@ (8004664 <HAL_UART_MspInit+0x264>)
 8004598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459a:	4a32      	ldr	r2, [pc, #200]	@ (8004664 <HAL_UART_MspInit+0x264>)
 800459c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80045a2:	4b30      	ldr	r3, [pc, #192]	@ (8004664 <HAL_UART_MspInit+0x264>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045aa:	617b      	str	r3, [r7, #20]
 80045ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045ae:	2300      	movs	r3, #0
 80045b0:	613b      	str	r3, [r7, #16]
 80045b2:	4b2c      	ldr	r3, [pc, #176]	@ (8004664 <HAL_UART_MspInit+0x264>)
 80045b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b6:	4a2b      	ldr	r2, [pc, #172]	@ (8004664 <HAL_UART_MspInit+0x264>)
 80045b8:	f043 0304 	orr.w	r3, r3, #4
 80045bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80045be:	4b29      	ldr	r3, [pc, #164]	@ (8004664 <HAL_UART_MspInit+0x264>)
 80045c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	613b      	str	r3, [r7, #16]
 80045c8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80045ca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80045ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d0:	2302      	movs	r3, #2
 80045d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045d8:	2303      	movs	r3, #3
 80045da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80045dc:	2307      	movs	r3, #7
 80045de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045e4:	4619      	mov	r1, r3
 80045e6:	4827      	ldr	r0, [pc, #156]	@ (8004684 <HAL_UART_MspInit+0x284>)
 80045e8:	f001 fe14 	bl	8006214 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80045ec:	4b26      	ldr	r3, [pc, #152]	@ (8004688 <HAL_UART_MspInit+0x288>)
 80045ee:	4a27      	ldr	r2, [pc, #156]	@ (800468c <HAL_UART_MspInit+0x28c>)
 80045f0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80045f2:	4b25      	ldr	r3, [pc, #148]	@ (8004688 <HAL_UART_MspInit+0x288>)
 80045f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80045f8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045fa:	4b23      	ldr	r3, [pc, #140]	@ (8004688 <HAL_UART_MspInit+0x288>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004600:	4b21      	ldr	r3, [pc, #132]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004602:	2200      	movs	r2, #0
 8004604:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004606:	4b20      	ldr	r3, [pc, #128]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004608:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800460c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800460e:	4b1e      	ldr	r3, [pc, #120]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004610:	2200      	movs	r2, #0
 8004612:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004614:	4b1c      	ldr	r3, [pc, #112]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004616:	2200      	movs	r2, #0
 8004618:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800461a:	4b1b      	ldr	r3, [pc, #108]	@ (8004688 <HAL_UART_MspInit+0x288>)
 800461c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004620:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004622:	4b19      	ldr	r3, [pc, #100]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004624:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004628:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800462a:	4b17      	ldr	r3, [pc, #92]	@ (8004688 <HAL_UART_MspInit+0x288>)
 800462c:	2200      	movs	r2, #0
 800462e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004630:	4815      	ldr	r0, [pc, #84]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004632:	f001 f9ed 	bl	8005a10 <HAL_DMA_Init>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_UART_MspInit+0x240>
      Error_Handler();
 800463c:	f7fe fd5c 	bl	80030f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a11      	ldr	r2, [pc, #68]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004644:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004646:	4a10      	ldr	r2, [pc, #64]	@ (8004688 <HAL_UART_MspInit+0x288>)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800464c:	2200      	movs	r2, #0
 800464e:	2105      	movs	r1, #5
 8004650:	2027      	movs	r0, #39	@ 0x27
 8004652:	f001 f9a6 	bl	80059a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004656:	2027      	movs	r0, #39	@ 0x27
 8004658:	f001 f9bf 	bl	80059da <HAL_NVIC_EnableIRQ>
}
 800465c:	e0b1      	b.n	80047c2 <HAL_UART_MspInit+0x3c2>
 800465e:	bf00      	nop
 8004660:	40011000 	.word	0x40011000
 8004664:	40023800 	.word	0x40023800
 8004668:	40020400 	.word	0x40020400
 800466c:	40020000 	.word	0x40020000
 8004670:	20000b14 	.word	0x20000b14
 8004674:	400264b8 	.word	0x400264b8
 8004678:	20000b74 	.word	0x20000b74
 800467c:	40026440 	.word	0x40026440
 8004680:	40004800 	.word	0x40004800
 8004684:	40020800 	.word	0x40020800
 8004688:	20000bd4 	.word	0x20000bd4
 800468c:	40026028 	.word	0x40026028
  else if(huart->Instance==USART6)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a4d      	ldr	r2, [pc, #308]	@ (80047cc <HAL_UART_MspInit+0x3cc>)
 8004696:	4293      	cmp	r3, r2
 8004698:	f040 8093 	bne.w	80047c2 <HAL_UART_MspInit+0x3c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 800469c:	2300      	movs	r3, #0
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	4b4b      	ldr	r3, [pc, #300]	@ (80047d0 <HAL_UART_MspInit+0x3d0>)
 80046a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a4:	4a4a      	ldr	r2, [pc, #296]	@ (80047d0 <HAL_UART_MspInit+0x3d0>)
 80046a6:	f043 0320 	orr.w	r3, r3, #32
 80046aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80046ac:	4b48      	ldr	r3, [pc, #288]	@ (80047d0 <HAL_UART_MspInit+0x3d0>)
 80046ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b0:	f003 0320 	and.w	r3, r3, #32
 80046b4:	60fb      	str	r3, [r7, #12]
 80046b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80046b8:	2300      	movs	r3, #0
 80046ba:	60bb      	str	r3, [r7, #8]
 80046bc:	4b44      	ldr	r3, [pc, #272]	@ (80047d0 <HAL_UART_MspInit+0x3d0>)
 80046be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c0:	4a43      	ldr	r2, [pc, #268]	@ (80047d0 <HAL_UART_MspInit+0x3d0>)
 80046c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80046c8:	4b41      	ldr	r3, [pc, #260]	@ (80047d0 <HAL_UART_MspInit+0x3d0>)
 80046ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d0:	60bb      	str	r3, [r7, #8]
 80046d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80046d4:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80046d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046da:	2302      	movs	r3, #2
 80046dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046de:	2300      	movs	r3, #0
 80046e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046e2:	2303      	movs	r3, #3
 80046e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80046e6:	2308      	movs	r3, #8
 80046e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80046ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046ee:	4619      	mov	r1, r3
 80046f0:	4838      	ldr	r0, [pc, #224]	@ (80047d4 <HAL_UART_MspInit+0x3d4>)
 80046f2:	f001 fd8f 	bl	8006214 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80046f6:	4b38      	ldr	r3, [pc, #224]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 80046f8:	4a38      	ldr	r2, [pc, #224]	@ (80047dc <HAL_UART_MspInit+0x3dc>)
 80046fa:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80046fc:	4b36      	ldr	r3, [pc, #216]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 80046fe:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004702:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004704:	4b34      	ldr	r3, [pc, #208]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 8004706:	2200      	movs	r2, #0
 8004708:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800470a:	4b33      	ldr	r3, [pc, #204]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 800470c:	2200      	movs	r2, #0
 800470e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004710:	4b31      	ldr	r3, [pc, #196]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 8004712:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004716:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004718:	4b2f      	ldr	r3, [pc, #188]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 800471a:	2200      	movs	r2, #0
 800471c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800471e:	4b2e      	ldr	r3, [pc, #184]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 8004720:	2200      	movs	r2, #0
 8004722:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8004724:	4b2c      	ldr	r3, [pc, #176]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 8004726:	2200      	movs	r2, #0
 8004728:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800472a:	4b2b      	ldr	r3, [pc, #172]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 800472c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004730:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004732:	4b29      	ldr	r3, [pc, #164]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 8004734:	2200      	movs	r2, #0
 8004736:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004738:	4827      	ldr	r0, [pc, #156]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 800473a:	f001 f969 	bl	8005a10 <HAL_DMA_Init>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <HAL_UART_MspInit+0x348>
      Error_Handler();
 8004744:	f7fe fcd8 	bl	80030f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a23      	ldr	r2, [pc, #140]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 800474c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800474e:	4a22      	ldr	r2, [pc, #136]	@ (80047d8 <HAL_UART_MspInit+0x3d8>)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8004754:	4b22      	ldr	r3, [pc, #136]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 8004756:	4a23      	ldr	r2, [pc, #140]	@ (80047e4 <HAL_UART_MspInit+0x3e4>)
 8004758:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800475a:	4b21      	ldr	r3, [pc, #132]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 800475c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004760:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004762:	4b1f      	ldr	r3, [pc, #124]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 8004764:	2240      	movs	r2, #64	@ 0x40
 8004766:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004768:	4b1d      	ldr	r3, [pc, #116]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 800476a:	2200      	movs	r2, #0
 800476c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800476e:	4b1c      	ldr	r3, [pc, #112]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 8004770:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004774:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004776:	4b1a      	ldr	r3, [pc, #104]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 8004778:	2200      	movs	r2, #0
 800477a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800477c:	4b18      	ldr	r3, [pc, #96]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 800477e:	2200      	movs	r2, #0
 8004780:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8004782:	4b17      	ldr	r3, [pc, #92]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 8004784:	2200      	movs	r2, #0
 8004786:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004788:	4b15      	ldr	r3, [pc, #84]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 800478a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800478e:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004790:	4b13      	ldr	r3, [pc, #76]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 8004792:	2200      	movs	r2, #0
 8004794:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8004796:	4812      	ldr	r0, [pc, #72]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 8004798:	f001 f93a 	bl	8005a10 <HAL_DMA_Init>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <HAL_UART_MspInit+0x3a6>
      Error_Handler();
 80047a2:	f7fe fca9 	bl	80030f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a0d      	ldr	r2, [pc, #52]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 80047aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80047ac:	4a0c      	ldr	r2, [pc, #48]	@ (80047e0 <HAL_UART_MspInit+0x3e0>)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80047b2:	2200      	movs	r2, #0
 80047b4:	2105      	movs	r1, #5
 80047b6:	2047      	movs	r0, #71	@ 0x47
 80047b8:	f001 f8f3 	bl	80059a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80047bc:	2047      	movs	r0, #71	@ 0x47
 80047be:	f001 f90c 	bl	80059da <HAL_NVIC_EnableIRQ>
}
 80047c2:	bf00      	nop
 80047c4:	3738      	adds	r7, #56	@ 0x38
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	40011400 	.word	0x40011400
 80047d0:	40023800 	.word	0x40023800
 80047d4:	40021800 	.word	0x40021800
 80047d8:	20000c34 	.word	0x20000c34
 80047dc:	40026428 	.word	0x40026428
 80047e0:	20000c94 	.word	0x20000c94
 80047e4:	400264a0 	.word	0x400264a0

080047e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80047ec:	f003 f990 	bl	8007b10 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80047f0:	bf00      	nop
 80047f2:	e7fd      	b.n	80047f0 <NMI_Handler+0x8>

080047f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047f8:	bf00      	nop
 80047fa:	e7fd      	b.n	80047f8 <HardFault_Handler+0x4>

080047fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004800:	bf00      	nop
 8004802:	e7fd      	b.n	8004800 <MemManage_Handler+0x4>

08004804 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004808:	bf00      	nop
 800480a:	e7fd      	b.n	8004808 <BusFault_Handler+0x4>

0800480c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800480c:	b480      	push	{r7}
 800480e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004810:	bf00      	nop
 8004812:	e7fd      	b.n	8004810 <UsageFault_Handler+0x4>

08004814 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004818:	bf00      	nop
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004826:	f000 f959 	bl	8004adc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800482a:	f007 fcc5 	bl	800c1b8 <xTaskGetSchedulerState>
 800482e:	4603      	mov	r3, r0
 8004830:	2b01      	cmp	r3, #1
 8004832:	d001      	beq.n	8004838 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004834:	f008 fba0 	bl	800cf78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004838:	bf00      	nop
 800483a:	bd80      	pop	{r7, pc}

0800483c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004840:	2008      	movs	r0, #8
 8004842:	f001 fe9d 	bl	8006580 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  ist8310_read_mag(magnetometerData);
 8004846:	4802      	ldr	r0, [pc, #8]	@ (8004850 <EXTI3_IRQHandler+0x14>)
 8004848:	f7fd fb4c 	bl	8001ee4 <ist8310_read_mag>
  /* USER CODE END EXTI3_IRQn 1 */
}
 800484c:	bf00      	nop
 800484e:	bd80      	pop	{r7, pc}
 8004850:	200006ac 	.word	0x200006ac

08004854 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ACCEL_Pin_Pin);
 8004858:	2010      	movs	r0, #16
 800485a:	f001 fe91 	bl	8006580 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800485e:	bf00      	nop
 8004860:	bd80      	pop	{r7, pc}
	...

08004864 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004868:	4802      	ldr	r0, [pc, #8]	@ (8004874 <DMA1_Stream1_IRQHandler+0x10>)
 800486a:	f001 fa69 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800486e:	bf00      	nop
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	20000bd4 	.word	0x20000bd4

08004878 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch1);
 800487c:	4802      	ldr	r0, [pc, #8]	@ (8004888 <DMA1_Stream2_IRQHandler+0x10>)
 800487e:	f001 fa5f 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004882:	bf00      	nop
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	2000097c 	.word	0x2000097c

0800488c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 8004890:	4802      	ldr	r0, [pc, #8]	@ (800489c <DMA1_Stream4_IRQHandler+0x10>)
 8004892:	f001 fa55 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	200009dc 	.word	0x200009dc

080048a0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80048a4:	4802      	ldr	r0, [pc, #8]	@ (80048b0 <CAN1_RX0_IRQHandler+0x10>)
 80048a6:	f000 fd71 	bl	800538c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80048aa:	bf00      	nop
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	200006b8 	.word	0x200006b8

080048b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80048b8:	4802      	ldr	r0, [pc, #8]	@ (80048c4 <USART1_IRQHandler+0x10>)
 80048ba:	f004 fd2b 	bl	8009314 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80048be:	bf00      	nop
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	20000a3c 	.word	0x20000a3c

080048c8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80048cc:	4802      	ldr	r0, [pc, #8]	@ (80048d8 <DMA1_Stream7_IRQHandler+0x10>)
 80048ce:	f001 fa37 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80048d2:	bf00      	nop
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	2000091c 	.word	0x2000091c

080048dc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80048e0:	4802      	ldr	r0, [pc, #8]	@ (80048ec <DMA2_Stream1_IRQHandler+0x10>)
 80048e2:	f001 fa2d 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80048e6:	bf00      	nop
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	20000c34 	.word	0x20000c34

080048f0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80048f4:	4802      	ldr	r0, [pc, #8]	@ (8004900 <DMA2_Stream2_IRQHandler+0x10>)
 80048f6:	f001 fa23 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80048fa:	bf00      	nop
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	20000b74 	.word	0x20000b74

08004904 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004908:	4802      	ldr	r0, [pc, #8]	@ (8004914 <CAN2_RX0_IRQHandler+0x10>)
 800490a:	f000 fd3f 	bl	800538c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	200006e0 	.word	0x200006e0

08004918 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800491c:	4802      	ldr	r0, [pc, #8]	@ (8004928 <DMA2_Stream6_IRQHandler+0x10>)
 800491e:	f001 fa0f 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004922:	bf00      	nop
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20000c94 	.word	0x20000c94

0800492c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004930:	4802      	ldr	r0, [pc, #8]	@ (800493c <DMA2_Stream7_IRQHandler+0x10>)
 8004932:	f001 fa05 	bl	8005d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8004936:	bf00      	nop
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	20000b14 	.word	0x20000b14

08004940 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004944:	4802      	ldr	r0, [pc, #8]	@ (8004950 <USART6_IRQHandler+0x10>)
 8004946:	f004 fce5 	bl	8009314 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800494a:	bf00      	nop
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	20000acc 	.word	0x20000acc

08004954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800495c:	4a14      	ldr	r2, [pc, #80]	@ (80049b0 <_sbrk+0x5c>)
 800495e:	4b15      	ldr	r3, [pc, #84]	@ (80049b4 <_sbrk+0x60>)
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004968:	4b13      	ldr	r3, [pc, #76]	@ (80049b8 <_sbrk+0x64>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d102      	bne.n	8004976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004970:	4b11      	ldr	r3, [pc, #68]	@ (80049b8 <_sbrk+0x64>)
 8004972:	4a12      	ldr	r2, [pc, #72]	@ (80049bc <_sbrk+0x68>)
 8004974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004976:	4b10      	ldr	r3, [pc, #64]	@ (80049b8 <_sbrk+0x64>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4413      	add	r3, r2
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	429a      	cmp	r2, r3
 8004982:	d207      	bcs.n	8004994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004984:	f008 fdf6 	bl	800d574 <__errno>
 8004988:	4603      	mov	r3, r0
 800498a:	220c      	movs	r2, #12
 800498c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800498e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004992:	e009      	b.n	80049a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004994:	4b08      	ldr	r3, [pc, #32]	@ (80049b8 <_sbrk+0x64>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800499a:	4b07      	ldr	r3, [pc, #28]	@ (80049b8 <_sbrk+0x64>)
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4413      	add	r3, r2
 80049a2:	4a05      	ldr	r2, [pc, #20]	@ (80049b8 <_sbrk+0x64>)
 80049a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80049a6:	68fb      	ldr	r3, [r7, #12]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3718      	adds	r7, #24
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	20020000 	.word	0x20020000
 80049b4:	00000400 	.word	0x00000400
 80049b8:	20000d8c 	.word	0x20000d8c
 80049bc:	200058c8 	.word	0x200058c8

080049c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80049c0:	b480      	push	{r7}
 80049c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049c4:	4b06      	ldr	r3, [pc, #24]	@ (80049e0 <SystemInit+0x20>)
 80049c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ca:	4a05      	ldr	r2, [pc, #20]	@ (80049e0 <SystemInit+0x20>)
 80049cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80049d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049d4:	bf00      	nop
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	e000ed00 	.word	0xe000ed00

080049e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80049e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004a1c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80049e8:	f7ff ffea 	bl	80049c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80049ec:	480c      	ldr	r0, [pc, #48]	@ (8004a20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80049ee:	490d      	ldr	r1, [pc, #52]	@ (8004a24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80049f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004a28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80049f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049f4:	e002      	b.n	80049fc <LoopCopyDataInit>

080049f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049fa:	3304      	adds	r3, #4

080049fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a00:	d3f9      	bcc.n	80049f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a02:	4a0a      	ldr	r2, [pc, #40]	@ (8004a2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004a04:	4c0a      	ldr	r4, [pc, #40]	@ (8004a30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004a06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a08:	e001      	b.n	8004a0e <LoopFillZerobss>

08004a0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a0c:	3204      	adds	r2, #4

08004a0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a10:	d3fb      	bcc.n	8004a0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004a12:	f008 fdb5 	bl	800d580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004a16:	f7fd fad3 	bl	8001fc0 <main>
  bx  lr    
 8004a1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004a1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a24:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8004a28:	0800dfe0 	.word	0x0800dfe0
  ldr r2, =_sbss
 8004a2c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8004a30:	200058c4 	.word	0x200058c4

08004a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a34:	e7fe      	b.n	8004a34 <ADC_IRQHandler>
	...

08004a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8004a78 <HAL_Init+0x40>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a0d      	ldr	r2, [pc, #52]	@ (8004a78 <HAL_Init+0x40>)
 8004a42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a48:	4b0b      	ldr	r3, [pc, #44]	@ (8004a78 <HAL_Init+0x40>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a0a      	ldr	r2, [pc, #40]	@ (8004a78 <HAL_Init+0x40>)
 8004a4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a54:	4b08      	ldr	r3, [pc, #32]	@ (8004a78 <HAL_Init+0x40>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a07      	ldr	r2, [pc, #28]	@ (8004a78 <HAL_Init+0x40>)
 8004a5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a60:	2003      	movs	r0, #3
 8004a62:	f000 ff93 	bl	800598c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a66:	200f      	movs	r0, #15
 8004a68:	f000 f808 	bl	8004a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a6c:	f7ff f900 	bl	8003c70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	40023c00 	.word	0x40023c00

08004a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a84:	4b12      	ldr	r3, [pc, #72]	@ (8004ad0 <HAL_InitTick+0x54>)
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	4b12      	ldr	r3, [pc, #72]	@ (8004ad4 <HAL_InitTick+0x58>)
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 ffab 	bl	80059f6 <HAL_SYSTICK_Config>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e00e      	b.n	8004ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b0f      	cmp	r3, #15
 8004aae:	d80a      	bhi.n	8004ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	6879      	ldr	r1, [r7, #4]
 8004ab4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ab8:	f000 ff73 	bl	80059a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004abc:	4a06      	ldr	r2, [pc, #24]	@ (8004ad8 <HAL_InitTick+0x5c>)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	e000      	b.n	8004ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	2000001c 	.word	0x2000001c
 8004ad4:	20000024 	.word	0x20000024
 8004ad8:	20000020 	.word	0x20000020

08004adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004adc:	b480      	push	{r7}
 8004ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ae0:	4b06      	ldr	r3, [pc, #24]	@ (8004afc <HAL_IncTick+0x20>)
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	4b06      	ldr	r3, [pc, #24]	@ (8004b00 <HAL_IncTick+0x24>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4413      	add	r3, r2
 8004aec:	4a04      	ldr	r2, [pc, #16]	@ (8004b00 <HAL_IncTick+0x24>)
 8004aee:	6013      	str	r3, [r2, #0]
}
 8004af0:	bf00      	nop
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	20000024 	.word	0x20000024
 8004b00:	20000d90 	.word	0x20000d90

08004b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  return uwTick;
 8004b08:	4b03      	ldr	r3, [pc, #12]	@ (8004b18 <HAL_GetTick+0x14>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	20000d90 	.word	0x20000d90

08004b1c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e0ed      	b.n	8004d0a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d102      	bne.n	8004b40 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7ff f8c4 	bl	8003cc8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b50:	f7ff ffd8 	bl	8004b04 <HAL_GetTick>
 8004b54:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004b56:	e012      	b.n	8004b7e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004b58:	f7ff ffd4 	bl	8004b04 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b0a      	cmp	r3, #10
 8004b64:	d90b      	bls.n	8004b7e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2205      	movs	r2, #5
 8004b76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e0c5      	b.n	8004d0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f003 0301 	and.w	r3, r3, #1
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d0e5      	beq.n	8004b58 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 0202 	bic.w	r2, r2, #2
 8004b9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b9c:	f7ff ffb2 	bl	8004b04 <HAL_GetTick>
 8004ba0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004ba2:	e012      	b.n	8004bca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004ba4:	f7ff ffae 	bl	8004b04 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b0a      	cmp	r3, #10
 8004bb0:	d90b      	bls.n	8004bca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2205      	movs	r2, #5
 8004bc2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e09f      	b.n	8004d0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f003 0302 	and.w	r3, r3, #2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1e5      	bne.n	8004ba4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	7e1b      	ldrb	r3, [r3, #24]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d108      	bne.n	8004bf2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e007      	b.n	8004c02 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	7e5b      	ldrb	r3, [r3, #25]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d108      	bne.n	8004c1c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	e007      	b.n	8004c2c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	7e9b      	ldrb	r3, [r3, #26]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d108      	bne.n	8004c46 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f042 0220 	orr.w	r2, r2, #32
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	e007      	b.n	8004c56 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0220 	bic.w	r2, r2, #32
 8004c54:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	7edb      	ldrb	r3, [r3, #27]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d108      	bne.n	8004c70 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0210 	bic.w	r2, r2, #16
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	e007      	b.n	8004c80 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f042 0210 	orr.w	r2, r2, #16
 8004c7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	7f1b      	ldrb	r3, [r3, #28]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d108      	bne.n	8004c9a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f042 0208 	orr.w	r2, r2, #8
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	e007      	b.n	8004caa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0208 	bic.w	r2, r2, #8
 8004ca8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	7f5b      	ldrb	r3, [r3, #29]
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d108      	bne.n	8004cc4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0204 	orr.w	r2, r2, #4
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	e007      	b.n	8004cd4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0204 	bic.w	r2, r2, #4
 8004cd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	ea42 0103 	orr.w	r1, r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	1e5a      	subs	r2, r3, #1
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b087      	sub	sp, #28
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d2a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004d2c:	7cfb      	ldrb	r3, [r7, #19]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d003      	beq.n	8004d3a <HAL_CAN_ConfigFilter+0x26>
 8004d32:	7cfb      	ldrb	r3, [r7, #19]
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	f040 80be 	bne.w	8004eb6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004d3a:	4b65      	ldr	r3, [pc, #404]	@ (8004ed0 <HAL_CAN_ConfigFilter+0x1bc>)
 8004d3c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004d44:	f043 0201 	orr.w	r2, r3, #1
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004d54:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d68:	021b      	lsls	r3, r3, #8
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f003 031f 	and.w	r3, r3, #31
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	43db      	mvns	r3, r3
 8004d8c:	401a      	ands	r2, r3
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	69db      	ldr	r3, [r3, #28]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d123      	bne.n	8004de4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	43db      	mvns	r3, r3
 8004da6:	401a      	ands	r2, r3
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004dba:	683a      	ldr	r2, [r7, #0]
 8004dbc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004dbe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	3248      	adds	r2, #72	@ 0x48
 8004dc4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004dd8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004dda:	6979      	ldr	r1, [r7, #20]
 8004ddc:	3348      	adds	r3, #72	@ 0x48
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	440b      	add	r3, r1
 8004de2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	69db      	ldr	r3, [r3, #28]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d122      	bne.n	8004e32 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	431a      	orrs	r2, r3
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004e0c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	3248      	adds	r2, #72	@ 0x48
 8004e12:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e26:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e28:	6979      	ldr	r1, [r7, #20]
 8004e2a:	3348      	adds	r3, #72	@ 0x48
 8004e2c:	00db      	lsls	r3, r3, #3
 8004e2e:	440b      	add	r3, r1
 8004e30:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d109      	bne.n	8004e4e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	43db      	mvns	r3, r3
 8004e44:	401a      	ands	r2, r3
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004e4c:	e007      	b.n	8004e5e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	431a      	orrs	r2, r3
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d109      	bne.n	8004e7a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	401a      	ands	r2, r3
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004e78:	e007      	b.n	8004e8a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	431a      	orrs	r2, r3
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d107      	bne.n	8004ea2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004ea8:	f023 0201 	bic.w	r2, r3, #1
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e006      	b.n	8004ec4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eba:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
  }
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	371c      	adds	r7, #28
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	40006400 	.word	0x40006400

08004ed4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d12e      	bne.n	8004f46 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0201 	bic.w	r2, r2, #1
 8004efe:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f00:	f7ff fe00 	bl	8004b04 <HAL_GetTick>
 8004f04:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004f06:	e012      	b.n	8004f2e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004f08:	f7ff fdfc 	bl	8004b04 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b0a      	cmp	r3, #10
 8004f14:	d90b      	bls.n	8004f2e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2205      	movs	r2, #5
 8004f26:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e012      	b.n	8004f54 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1e5      	bne.n	8004f08 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	e006      	b.n	8004f54 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
  }
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b089      	sub	sp, #36	@ 0x24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f70:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004f7a:	7ffb      	ldrb	r3, [r7, #31]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d003      	beq.n	8004f88 <HAL_CAN_AddTxMessage+0x2c>
 8004f80:	7ffb      	ldrb	r3, [r7, #31]
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	f040 80ad 	bne.w	80050e2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10a      	bne.n	8004fa8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d105      	bne.n	8004fa8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 8095 	beq.w	80050d2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	0e1b      	lsrs	r3, r3, #24
 8004fac:	f003 0303 	and.w	r3, r3, #3
 8004fb0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	409a      	lsls	r2, r3
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10d      	bne.n	8004fe0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004fce:	68f9      	ldr	r1, [r7, #12]
 8004fd0:	6809      	ldr	r1, [r1, #0]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	3318      	adds	r3, #24
 8004fd8:	011b      	lsls	r3, r3, #4
 8004fda:	440b      	add	r3, r1
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	e00f      	b.n	8005000 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004fea:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004ff0:	68f9      	ldr	r1, [r7, #12]
 8004ff2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004ff4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	3318      	adds	r3, #24
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	440b      	add	r3, r1
 8004ffe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6819      	ldr	r1, [r3, #0]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	691a      	ldr	r2, [r3, #16]
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	3318      	adds	r3, #24
 800500c:	011b      	lsls	r3, r3, #4
 800500e:	440b      	add	r3, r1
 8005010:	3304      	adds	r3, #4
 8005012:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	7d1b      	ldrb	r3, [r3, #20]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d111      	bne.n	8005040 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	3318      	adds	r3, #24
 8005024:	011b      	lsls	r3, r3, #4
 8005026:	4413      	add	r3, r2
 8005028:	3304      	adds	r3, #4
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	6811      	ldr	r1, [r2, #0]
 8005030:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	3318      	adds	r3, #24
 8005038:	011b      	lsls	r3, r3, #4
 800503a:	440b      	add	r3, r1
 800503c:	3304      	adds	r3, #4
 800503e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	3307      	adds	r3, #7
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	061a      	lsls	r2, r3, #24
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	3306      	adds	r3, #6
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	041b      	lsls	r3, r3, #16
 8005050:	431a      	orrs	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	3305      	adds	r3, #5
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	021b      	lsls	r3, r3, #8
 800505a:	4313      	orrs	r3, r2
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	3204      	adds	r2, #4
 8005060:	7812      	ldrb	r2, [r2, #0]
 8005062:	4610      	mov	r0, r2
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	6811      	ldr	r1, [r2, #0]
 8005068:	ea43 0200 	orr.w	r2, r3, r0
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	440b      	add	r3, r1
 8005072:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005076:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	3303      	adds	r3, #3
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	061a      	lsls	r2, r3, #24
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3302      	adds	r3, #2
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	041b      	lsls	r3, r3, #16
 8005088:	431a      	orrs	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3301      	adds	r3, #1
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	021b      	lsls	r3, r3, #8
 8005092:	4313      	orrs	r3, r2
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	7812      	ldrb	r2, [r2, #0]
 8005098:	4610      	mov	r0, r2
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	6811      	ldr	r1, [r2, #0]
 800509e:	ea43 0200 	orr.w	r2, r3, r0
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	440b      	add	r3, r1
 80050a8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80050ac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	3318      	adds	r3, #24
 80050b6:	011b      	lsls	r3, r3, #4
 80050b8:	4413      	add	r3, r2
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	6811      	ldr	r1, [r2, #0]
 80050c0:	f043 0201 	orr.w	r2, r3, #1
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	3318      	adds	r3, #24
 80050c8:	011b      	lsls	r3, r3, #4
 80050ca:	440b      	add	r3, r1
 80050cc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80050ce:	2300      	movs	r3, #0
 80050d0:	e00e      	b.n	80050f0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e006      	b.n	80050f0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
  }
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3724      	adds	r7, #36	@ 0x24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80050fc:	b480      	push	{r7}
 80050fe:	b087      	sub	sp, #28
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
 8005108:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005110:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005112:	7dfb      	ldrb	r3, [r7, #23]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d003      	beq.n	8005120 <HAL_CAN_GetRxMessage+0x24>
 8005118:	7dfb      	ldrb	r3, [r7, #23]
 800511a:	2b02      	cmp	r3, #2
 800511c:	f040 8103 	bne.w	8005326 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10e      	bne.n	8005144 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d116      	bne.n	8005162 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e0f7      	b.n	8005334 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d107      	bne.n	8005162 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e0e8      	b.n	8005334 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	331b      	adds	r3, #27
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	4413      	add	r3, r2
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0204 	and.w	r2, r3, #4
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10c      	bne.n	800519a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	331b      	adds	r3, #27
 8005188:	011b      	lsls	r3, r3, #4
 800518a:	4413      	add	r3, r2
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	0d5b      	lsrs	r3, r3, #21
 8005190:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	601a      	str	r2, [r3, #0]
 8005198:	e00b      	b.n	80051b2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	331b      	adds	r3, #27
 80051a2:	011b      	lsls	r3, r3, #4
 80051a4:	4413      	add	r3, r2
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	08db      	lsrs	r3, r3, #3
 80051aa:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	331b      	adds	r3, #27
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	4413      	add	r3, r2
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0202 	and.w	r2, r3, #2
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	331b      	adds	r3, #27
 80051d0:	011b      	lsls	r3, r3, #4
 80051d2:	4413      	add	r3, r2
 80051d4:	3304      	adds	r3, #4
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0308 	and.w	r3, r3, #8
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2208      	movs	r2, #8
 80051e4:	611a      	str	r2, [r3, #16]
 80051e6:	e00b      	b.n	8005200 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	331b      	adds	r3, #27
 80051f0:	011b      	lsls	r3, r3, #4
 80051f2:	4413      	add	r3, r2
 80051f4:	3304      	adds	r3, #4
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 020f 	and.w	r2, r3, #15
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	331b      	adds	r3, #27
 8005208:	011b      	lsls	r3, r3, #4
 800520a:	4413      	add	r3, r2
 800520c:	3304      	adds	r3, #4
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	0a1b      	lsrs	r3, r3, #8
 8005212:	b2da      	uxtb	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	331b      	adds	r3, #27
 8005220:	011b      	lsls	r3, r3, #4
 8005222:	4413      	add	r3, r2
 8005224:	3304      	adds	r3, #4
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	0c1b      	lsrs	r3, r3, #16
 800522a:	b29a      	uxth	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	011b      	lsls	r3, r3, #4
 8005238:	4413      	add	r3, r2
 800523a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	b2da      	uxtb	r2, r3
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	4413      	add	r3, r2
 8005250:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	0a1a      	lsrs	r2, r3, #8
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	3301      	adds	r3, #1
 800525c:	b2d2      	uxtb	r2, r2
 800525e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	4413      	add	r3, r2
 800526a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	0c1a      	lsrs	r2, r3, #16
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	3302      	adds	r3, #2
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	011b      	lsls	r3, r3, #4
 8005282:	4413      	add	r3, r2
 8005284:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	0e1a      	lsrs	r2, r3, #24
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	3303      	adds	r3, #3
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	011b      	lsls	r3, r3, #4
 800529c:	4413      	add	r3, r2
 800529e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	3304      	adds	r3, #4
 80052a8:	b2d2      	uxtb	r2, r2
 80052aa:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	011b      	lsls	r3, r3, #4
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	0a1a      	lsrs	r2, r3, #8
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	3305      	adds	r3, #5
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	011b      	lsls	r3, r3, #4
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	0c1a      	lsrs	r2, r3, #16
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	3306      	adds	r3, #6
 80052dc:	b2d2      	uxtb	r2, r2
 80052de:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	4413      	add	r3, r2
 80052ea:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	0e1a      	lsrs	r2, r3, #24
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	3307      	adds	r3, #7
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d108      	bne.n	8005312 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68da      	ldr	r2, [r3, #12]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f042 0220 	orr.w	r2, r2, #32
 800530e:	60da      	str	r2, [r3, #12]
 8005310:	e007      	b.n	8005322 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	691a      	ldr	r2, [r3, #16]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f042 0220 	orr.w	r2, r2, #32
 8005320:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005322:	2300      	movs	r3, #0
 8005324:	e006      	b.n	8005334 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
  }
}
 8005334:	4618      	mov	r0, r3
 8005336:	371c      	adds	r7, #28
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005350:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005352:	7bfb      	ldrb	r3, [r7, #15]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d002      	beq.n	800535e <HAL_CAN_ActivateNotification+0x1e>
 8005358:	7bfb      	ldrb	r3, [r7, #15]
 800535a:	2b02      	cmp	r3, #2
 800535c:	d109      	bne.n	8005372 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	6959      	ldr	r1, [r3, #20]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	430a      	orrs	r2, r1
 800536c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800536e:	2300      	movs	r3, #0
 8005370:	e006      	b.n	8005380 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
  }
}
 8005380:	4618      	mov	r0, r3
 8005382:	3714      	adds	r7, #20
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b08a      	sub	sp, #40	@ 0x28
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005394:	2300      	movs	r3, #0
 8005396:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	699b      	ldr	r3, [r3, #24]
 80053c6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80053c8:	6a3b      	ldr	r3, [r7, #32]
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d07c      	beq.n	80054cc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d023      	beq.n	8005424 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2201      	movs	r2, #1
 80053e2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d003      	beq.n	80053f6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f983 	bl	80056fa <HAL_CAN_TxMailbox0CompleteCallback>
 80053f4:	e016      	b.n	8005424 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	f003 0304 	and.w	r3, r3, #4
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d004      	beq.n	800540a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005402:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005406:	627b      	str	r3, [r7, #36]	@ 0x24
 8005408:	e00c      	b.n	8005424 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f003 0308 	and.w	r3, r3, #8
 8005410:	2b00      	cmp	r3, #0
 8005412:	d004      	beq.n	800541e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005416:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800541a:	627b      	str	r3, [r7, #36]	@ 0x24
 800541c:	e002      	b.n	8005424 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f989 	bl	8005736 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800542a:	2b00      	cmp	r3, #0
 800542c:	d024      	beq.n	8005478 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005436:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f963 	bl	800570e <HAL_CAN_TxMailbox1CompleteCallback>
 8005448:	e016      	b.n	8005478 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005450:	2b00      	cmp	r3, #0
 8005452:	d004      	beq.n	800545e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005456:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800545a:	627b      	str	r3, [r7, #36]	@ 0x24
 800545c:	e00c      	b.n	8005478 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005464:	2b00      	cmp	r3, #0
 8005466:	d004      	beq.n	8005472 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800546e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005470:	e002      	b.n	8005478 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f969 	bl	800574a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d024      	beq.n	80054cc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800548a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f943 	bl	8005722 <HAL_CAN_TxMailbox2CompleteCallback>
 800549c:	e016      	b.n	80054cc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d004      	beq.n	80054b2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80054b0:	e00c      	b.n	80054cc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d004      	beq.n	80054c6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80054c4:	e002      	b.n	80054cc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f949 	bl	800575e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80054cc:	6a3b      	ldr	r3, [r7, #32]
 80054ce:	f003 0308 	and.w	r3, r3, #8
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00c      	beq.n	80054f0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	f003 0310 	and.w	r3, r3, #16
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d007      	beq.n	80054f0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80054e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2210      	movs	r2, #16
 80054ee:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	f003 0304 	and.w	r3, r3, #4
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00b      	beq.n	8005512 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d006      	beq.n	8005512 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2208      	movs	r2, #8
 800550a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 f930 	bl	8005772 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	f003 0302 	and.w	r3, r3, #2
 8005518:	2b00      	cmp	r3, #0
 800551a:	d009      	beq.n	8005530 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	f003 0303 	and.w	r3, r3, #3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fb fd94 	bl	8001058 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005530:	6a3b      	ldr	r3, [r7, #32]
 8005532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00c      	beq.n	8005554 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	d007      	beq.n	8005554 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005546:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800554a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2210      	movs	r2, #16
 8005552:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005554:	6a3b      	ldr	r3, [r7, #32]
 8005556:	f003 0320 	and.w	r3, r3, #32
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00b      	beq.n	8005576 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	f003 0308 	and.w	r3, r3, #8
 8005564:	2b00      	cmp	r3, #0
 8005566:	d006      	beq.n	8005576 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2208      	movs	r2, #8
 800556e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f912 	bl	800579a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	f003 0310 	and.w	r3, r3, #16
 800557c:	2b00      	cmp	r3, #0
 800557e:	d009      	beq.n	8005594 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	f003 0303 	and.w	r3, r3, #3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d002      	beq.n	8005594 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f8f9 	bl	8005786 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005594:	6a3b      	ldr	r3, [r7, #32]
 8005596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00b      	beq.n	80055b6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	f003 0310 	and.w	r3, r3, #16
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d006      	beq.n	80055b6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2210      	movs	r2, #16
 80055ae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 f8fc 	bl	80057ae <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80055b6:	6a3b      	ldr	r3, [r7, #32]
 80055b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00b      	beq.n	80055d8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	f003 0308 	and.w	r3, r3, #8
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d006      	beq.n	80055d8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2208      	movs	r2, #8
 80055d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f8f5 	bl	80057c2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d07b      	beq.n	80056da <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	f003 0304 	and.w	r3, r3, #4
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d072      	beq.n	80056d2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80055ec:	6a3b      	ldr	r3, [r7, #32]
 80055ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d008      	beq.n	8005608 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d003      	beq.n	8005608 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005602:	f043 0301 	orr.w	r3, r3, #1
 8005606:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005608:	6a3b      	ldr	r3, [r7, #32]
 800560a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800560e:	2b00      	cmp	r3, #0
 8005610:	d008      	beq.n	8005624 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005618:	2b00      	cmp	r3, #0
 800561a:	d003      	beq.n	8005624 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	f043 0302 	orr.w	r3, r3, #2
 8005622:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005624:	6a3b      	ldr	r3, [r7, #32]
 8005626:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800562a:	2b00      	cmp	r3, #0
 800562c:	d008      	beq.n	8005640 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005634:	2b00      	cmp	r3, #0
 8005636:	d003      	beq.n	8005640 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563a:	f043 0304 	orr.w	r3, r3, #4
 800563e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005640:	6a3b      	ldr	r3, [r7, #32]
 8005642:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005646:	2b00      	cmp	r3, #0
 8005648:	d043      	beq.n	80056d2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005650:	2b00      	cmp	r3, #0
 8005652:	d03e      	beq.n	80056d2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800565a:	2b60      	cmp	r3, #96	@ 0x60
 800565c:	d02b      	beq.n	80056b6 <HAL_CAN_IRQHandler+0x32a>
 800565e:	2b60      	cmp	r3, #96	@ 0x60
 8005660:	d82e      	bhi.n	80056c0 <HAL_CAN_IRQHandler+0x334>
 8005662:	2b50      	cmp	r3, #80	@ 0x50
 8005664:	d022      	beq.n	80056ac <HAL_CAN_IRQHandler+0x320>
 8005666:	2b50      	cmp	r3, #80	@ 0x50
 8005668:	d82a      	bhi.n	80056c0 <HAL_CAN_IRQHandler+0x334>
 800566a:	2b40      	cmp	r3, #64	@ 0x40
 800566c:	d019      	beq.n	80056a2 <HAL_CAN_IRQHandler+0x316>
 800566e:	2b40      	cmp	r3, #64	@ 0x40
 8005670:	d826      	bhi.n	80056c0 <HAL_CAN_IRQHandler+0x334>
 8005672:	2b30      	cmp	r3, #48	@ 0x30
 8005674:	d010      	beq.n	8005698 <HAL_CAN_IRQHandler+0x30c>
 8005676:	2b30      	cmp	r3, #48	@ 0x30
 8005678:	d822      	bhi.n	80056c0 <HAL_CAN_IRQHandler+0x334>
 800567a:	2b10      	cmp	r3, #16
 800567c:	d002      	beq.n	8005684 <HAL_CAN_IRQHandler+0x2f8>
 800567e:	2b20      	cmp	r3, #32
 8005680:	d005      	beq.n	800568e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005682:	e01d      	b.n	80056c0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005686:	f043 0308 	orr.w	r3, r3, #8
 800568a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800568c:	e019      	b.n	80056c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	f043 0310 	orr.w	r3, r3, #16
 8005694:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005696:	e014      	b.n	80056c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569a:	f043 0320 	orr.w	r3, r3, #32
 800569e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80056a0:	e00f      	b.n	80056c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80056aa:	e00a      	b.n	80056c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80056ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80056b4:	e005      	b.n	80056c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80056be:	e000      	b.n	80056c2 <HAL_CAN_IRQHandler+0x336>
            break;
 80056c0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	699a      	ldr	r2, [r3, #24]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80056d0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2204      	movs	r2, #4
 80056d8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80056da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d008      	beq.n	80056f2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f872 	bl	80057d6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80056f2:	bf00      	nop
 80056f4:	3728      	adds	r7, #40	@ 0x28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80056fa:	b480      	push	{r7}
 80056fc:	b083      	sub	sp, #12
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005702:	bf00      	nop
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800570e:	b480      	push	{r7}
 8005710:	b083      	sub	sp, #12
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr

08005722 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005736:	b480      	push	{r7}
 8005738:	b083      	sub	sp, #12
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800574a:	b480      	push	{r7}
 800574c:	b083      	sub	sp, #12
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005752:	bf00      	nop
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800575e:	b480      	push	{r7}
 8005760:	b083      	sub	sp, #12
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005766:	bf00      	nop
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005772:	b480      	push	{r7}
 8005774:	b083      	sub	sp, #12
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005786:	b480      	push	{r7}
 8005788:	b083      	sub	sp, #12
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800578e:	bf00      	nop
 8005790:	370c      	adds	r7, #12
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr

0800579a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800579a:	b480      	push	{r7}
 800579c:	b083      	sub	sp, #12
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b083      	sub	sp, #12
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80057b6:	bf00      	nop
 80057b8:	370c      	adds	r7, #12
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr

080057c2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b083      	sub	sp, #12
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80057ca:	bf00      	nop
 80057cc:	370c      	adds	r7, #12
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b083      	sub	sp, #12
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80057de:	bf00      	nop
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
	...

080057ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f003 0307 	and.w	r3, r3, #7
 80057fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005830 <__NVIC_SetPriorityGrouping+0x44>)
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005808:	4013      	ands	r3, r2
 800580a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005814:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800581c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800581e:	4a04      	ldr	r2, [pc, #16]	@ (8005830 <__NVIC_SetPriorityGrouping+0x44>)
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	60d3      	str	r3, [r2, #12]
}
 8005824:	bf00      	nop
 8005826:	3714      	adds	r7, #20
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr
 8005830:	e000ed00 	.word	0xe000ed00

08005834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005838:	4b04      	ldr	r3, [pc, #16]	@ (800584c <__NVIC_GetPriorityGrouping+0x18>)
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	0a1b      	lsrs	r3, r3, #8
 800583e:	f003 0307 	and.w	r3, r3, #7
}
 8005842:	4618      	mov	r0, r3
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr
 800584c:	e000ed00 	.word	0xe000ed00

08005850 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	4603      	mov	r3, r0
 8005858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800585a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800585e:	2b00      	cmp	r3, #0
 8005860:	db0b      	blt.n	800587a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005862:	79fb      	ldrb	r3, [r7, #7]
 8005864:	f003 021f 	and.w	r2, r3, #31
 8005868:	4907      	ldr	r1, [pc, #28]	@ (8005888 <__NVIC_EnableIRQ+0x38>)
 800586a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800586e:	095b      	lsrs	r3, r3, #5
 8005870:	2001      	movs	r0, #1
 8005872:	fa00 f202 	lsl.w	r2, r0, r2
 8005876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	e000e100 	.word	0xe000e100

0800588c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	4603      	mov	r3, r0
 8005894:	6039      	str	r1, [r7, #0]
 8005896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589c:	2b00      	cmp	r3, #0
 800589e:	db0a      	blt.n	80058b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	b2da      	uxtb	r2, r3
 80058a4:	490c      	ldr	r1, [pc, #48]	@ (80058d8 <__NVIC_SetPriority+0x4c>)
 80058a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058aa:	0112      	lsls	r2, r2, #4
 80058ac:	b2d2      	uxtb	r2, r2
 80058ae:	440b      	add	r3, r1
 80058b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058b4:	e00a      	b.n	80058cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	b2da      	uxtb	r2, r3
 80058ba:	4908      	ldr	r1, [pc, #32]	@ (80058dc <__NVIC_SetPriority+0x50>)
 80058bc:	79fb      	ldrb	r3, [r7, #7]
 80058be:	f003 030f 	and.w	r3, r3, #15
 80058c2:	3b04      	subs	r3, #4
 80058c4:	0112      	lsls	r2, r2, #4
 80058c6:	b2d2      	uxtb	r2, r2
 80058c8:	440b      	add	r3, r1
 80058ca:	761a      	strb	r2, [r3, #24]
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	e000e100 	.word	0xe000e100
 80058dc:	e000ed00 	.word	0xe000ed00

080058e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b089      	sub	sp, #36	@ 0x24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f003 0307 	and.w	r3, r3, #7
 80058f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	f1c3 0307 	rsb	r3, r3, #7
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	bf28      	it	cs
 80058fe:	2304      	movcs	r3, #4
 8005900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	3304      	adds	r3, #4
 8005906:	2b06      	cmp	r3, #6
 8005908:	d902      	bls.n	8005910 <NVIC_EncodePriority+0x30>
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	3b03      	subs	r3, #3
 800590e:	e000      	b.n	8005912 <NVIC_EncodePriority+0x32>
 8005910:	2300      	movs	r3, #0
 8005912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005914:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	fa02 f303 	lsl.w	r3, r2, r3
 800591e:	43da      	mvns	r2, r3
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	401a      	ands	r2, r3
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005928:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	fa01 f303 	lsl.w	r3, r1, r3
 8005932:	43d9      	mvns	r1, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005938:	4313      	orrs	r3, r2
         );
}
 800593a:	4618      	mov	r0, r3
 800593c:	3724      	adds	r7, #36	@ 0x24
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
	...

08005948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	3b01      	subs	r3, #1
 8005954:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005958:	d301      	bcc.n	800595e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800595a:	2301      	movs	r3, #1
 800595c:	e00f      	b.n	800597e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800595e:	4a0a      	ldr	r2, [pc, #40]	@ (8005988 <SysTick_Config+0x40>)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	3b01      	subs	r3, #1
 8005964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005966:	210f      	movs	r1, #15
 8005968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800596c:	f7ff ff8e 	bl	800588c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005970:	4b05      	ldr	r3, [pc, #20]	@ (8005988 <SysTick_Config+0x40>)
 8005972:	2200      	movs	r2, #0
 8005974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005976:	4b04      	ldr	r3, [pc, #16]	@ (8005988 <SysTick_Config+0x40>)
 8005978:	2207      	movs	r2, #7
 800597a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	e000e010 	.word	0xe000e010

0800598c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f7ff ff29 	bl	80057ec <__NVIC_SetPriorityGrouping>
}
 800599a:	bf00      	nop
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b086      	sub	sp, #24
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	4603      	mov	r3, r0
 80059aa:	60b9      	str	r1, [r7, #8]
 80059ac:	607a      	str	r2, [r7, #4]
 80059ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80059b0:	2300      	movs	r3, #0
 80059b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80059b4:	f7ff ff3e 	bl	8005834 <__NVIC_GetPriorityGrouping>
 80059b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	68b9      	ldr	r1, [r7, #8]
 80059be:	6978      	ldr	r0, [r7, #20]
 80059c0:	f7ff ff8e 	bl	80058e0 <NVIC_EncodePriority>
 80059c4:	4602      	mov	r2, r0
 80059c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059ca:	4611      	mov	r1, r2
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7ff ff5d 	bl	800588c <__NVIC_SetPriority>
}
 80059d2:	bf00      	nop
 80059d4:	3718      	adds	r7, #24
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059da:	b580      	push	{r7, lr}
 80059dc:	b082      	sub	sp, #8
 80059de:	af00      	add	r7, sp, #0
 80059e0:	4603      	mov	r3, r0
 80059e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7ff ff31 	bl	8005850 <__NVIC_EnableIRQ>
}
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b082      	sub	sp, #8
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7ff ffa2 	bl	8005948 <SysTick_Config>
 8005a04:	4603      	mov	r3, r0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3708      	adds	r7, #8
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
	...

08005a10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005a1c:	f7ff f872 	bl	8004b04 <HAL_GetTick>
 8005a20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e099      	b.n	8005b60 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2202      	movs	r2, #2
 8005a30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0201 	bic.w	r2, r2, #1
 8005a4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a4c:	e00f      	b.n	8005a6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a4e:	f7ff f859 	bl	8004b04 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b05      	cmp	r3, #5
 8005a5a:	d908      	bls.n	8005a6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2203      	movs	r2, #3
 8005a66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e078      	b.n	8005b60 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1e8      	bne.n	8005a4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	4b38      	ldr	r3, [pc, #224]	@ (8005b68 <HAL_DMA_Init+0x158>)
 8005a88:	4013      	ands	r3, r2
 8005a8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005aa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	699b      	ldr	r3, [r3, #24]
 8005aac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ab2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac4:	2b04      	cmp	r3, #4
 8005ac6:	d107      	bne.n	8005ad8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	f023 0307 	bic.w	r3, r3, #7
 8005aee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af4:	697a      	ldr	r2, [r7, #20]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afe:	2b04      	cmp	r3, #4
 8005b00:	d117      	bne.n	8005b32 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00e      	beq.n	8005b32 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 fb01 	bl	800611c <DMA_CheckFifoParam>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d008      	beq.n	8005b32 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2240      	movs	r2, #64	@ 0x40
 8005b24:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e016      	b.n	8005b60 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 fab8 	bl	80060b0 <DMA_CalcBaseAndBitshift>
 8005b40:	4603      	mov	r3, r0
 8005b42:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b48:	223f      	movs	r2, #63	@ 0x3f
 8005b4a:	409a      	lsls	r2, r3
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3718      	adds	r7, #24
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	f010803f 	.word	0xf010803f

08005b6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b82:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d101      	bne.n	8005b92 <HAL_DMA_Start_IT+0x26>
 8005b8e:	2302      	movs	r3, #2
 8005b90:	e040      	b.n	8005c14 <HAL_DMA_Start_IT+0xa8>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d12f      	bne.n	8005c06 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2202      	movs	r2, #2
 8005baa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	68b9      	ldr	r1, [r7, #8]
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 fa4a 	bl	8006054 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc4:	223f      	movs	r2, #63	@ 0x3f
 8005bc6:	409a      	lsls	r2, r3
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0216 	orr.w	r2, r2, #22
 8005bda:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d007      	beq.n	8005bf4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0208 	orr.w	r2, r2, #8
 8005bf2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f042 0201 	orr.w	r2, r2, #1
 8005c02:	601a      	str	r2, [r3, #0]
 8005c04:	e005      	b.n	8005c12 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005c0e:	2302      	movs	r3, #2
 8005c10:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3718      	adds	r7, #24
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c28:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005c2a:	f7fe ff6b 	bl	8004b04 <HAL_GetTick>
 8005c2e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d008      	beq.n	8005c4e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2280      	movs	r2, #128	@ 0x80
 8005c40:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e052      	b.n	8005cf4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0216 	bic.w	r2, r2, #22
 8005c5c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	695a      	ldr	r2, [r3, #20]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c6c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d103      	bne.n	8005c7e <HAL_DMA_Abort+0x62>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d007      	beq.n	8005c8e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 0208 	bic.w	r2, r2, #8
 8005c8c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0201 	bic.w	r2, r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c9e:	e013      	b.n	8005cc8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ca0:	f7fe ff30 	bl	8004b04 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b05      	cmp	r3, #5
 8005cac:	d90c      	bls.n	8005cc8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2203      	movs	r2, #3
 8005cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e015      	b.n	8005cf4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1e4      	bne.n	8005ca0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cda:	223f      	movs	r2, #63	@ 0x3f
 8005cdc:	409a      	lsls	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d004      	beq.n	8005d1a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2280      	movs	r2, #128	@ 0x80
 8005d14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e00c      	b.n	8005d34 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2205      	movs	r2, #5
 8005d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f022 0201 	bic.w	r2, r2, #1
 8005d30:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005d4c:	4b8e      	ldr	r3, [pc, #568]	@ (8005f88 <HAL_DMA_IRQHandler+0x248>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a8e      	ldr	r2, [pc, #568]	@ (8005f8c <HAL_DMA_IRQHandler+0x24c>)
 8005d52:	fba2 2303 	umull	r2, r3, r2, r3
 8005d56:	0a9b      	lsrs	r3, r3, #10
 8005d58:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d5e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d6a:	2208      	movs	r2, #8
 8005d6c:	409a      	lsls	r2, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	4013      	ands	r3, r2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d01a      	beq.n	8005dac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d013      	beq.n	8005dac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f022 0204 	bic.w	r2, r2, #4
 8005d92:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d98:	2208      	movs	r2, #8
 8005d9a:	409a      	lsls	r2, r3
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005da4:	f043 0201 	orr.w	r2, r3, #1
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005db0:	2201      	movs	r2, #1
 8005db2:	409a      	lsls	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	4013      	ands	r3, r2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d012      	beq.n	8005de2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00b      	beq.n	8005de2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dce:	2201      	movs	r2, #1
 8005dd0:	409a      	lsls	r2, r3
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dda:	f043 0202 	orr.w	r2, r3, #2
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005de6:	2204      	movs	r2, #4
 8005de8:	409a      	lsls	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	4013      	ands	r3, r2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d012      	beq.n	8005e18 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00b      	beq.n	8005e18 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e04:	2204      	movs	r2, #4
 8005e06:	409a      	lsls	r2, r3
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e10:	f043 0204 	orr.w	r2, r3, #4
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	2210      	movs	r2, #16
 8005e1e:	409a      	lsls	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	4013      	ands	r3, r2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d043      	beq.n	8005eb0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0308 	and.w	r3, r3, #8
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d03c      	beq.n	8005eb0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e3a:	2210      	movs	r2, #16
 8005e3c:	409a      	lsls	r2, r3
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d018      	beq.n	8005e82 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d108      	bne.n	8005e70 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d024      	beq.n	8005eb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	4798      	blx	r3
 8005e6e:	e01f      	b.n	8005eb0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d01b      	beq.n	8005eb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	4798      	blx	r3
 8005e80:	e016      	b.n	8005eb0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d107      	bne.n	8005ea0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 0208 	bic.w	r2, r2, #8
 8005e9e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	409a      	lsls	r2, r3
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4013      	ands	r3, r2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	f000 808f 	beq.w	8005fe0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0310 	and.w	r3, r3, #16
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f000 8087 	beq.w	8005fe0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	409a      	lsls	r2, r3
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b05      	cmp	r3, #5
 8005ee8:	d136      	bne.n	8005f58 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 0216 	bic.w	r2, r2, #22
 8005ef8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695a      	ldr	r2, [r3, #20]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d103      	bne.n	8005f1a <HAL_DMA_IRQHandler+0x1da>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d007      	beq.n	8005f2a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0208 	bic.w	r2, r2, #8
 8005f28:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f2e:	223f      	movs	r2, #63	@ 0x3f
 8005f30:	409a      	lsls	r2, r3
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d07e      	beq.n	800604c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	4798      	blx	r3
        }
        return;
 8005f56:	e079      	b.n	800604c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d01d      	beq.n	8005fa2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10d      	bne.n	8005f90 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d031      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	4798      	blx	r3
 8005f84:	e02c      	b.n	8005fe0 <HAL_DMA_IRQHandler+0x2a0>
 8005f86:	bf00      	nop
 8005f88:	2000001c 	.word	0x2000001c
 8005f8c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d023      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	4798      	blx	r3
 8005fa0:	e01e      	b.n	8005fe0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d10f      	bne.n	8005fd0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0210 	bic.w	r2, r2, #16
 8005fbe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d003      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d032      	beq.n	800604e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d022      	beq.n	800603a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2205      	movs	r2, #5
 8005ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f022 0201 	bic.w	r2, r2, #1
 800600a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	3301      	adds	r3, #1
 8006010:	60bb      	str	r3, [r7, #8]
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	429a      	cmp	r2, r3
 8006016:	d307      	bcc.n	8006028 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1f2      	bne.n	800600c <HAL_DMA_IRQHandler+0x2cc>
 8006026:	e000      	b.n	800602a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006028:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800603e:	2b00      	cmp	r3, #0
 8006040:	d005      	beq.n	800604e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	4798      	blx	r3
 800604a:	e000      	b.n	800604e <HAL_DMA_IRQHandler+0x30e>
        return;
 800604c:	bf00      	nop
    }
  }
}
 800604e:	3718      	adds	r7, #24
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
 8006060:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006070:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	2b40      	cmp	r3, #64	@ 0x40
 8006080:	d108      	bne.n	8006094 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006092:	e007      	b.n	80060a4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	60da      	str	r2, [r3, #12]
}
 80060a4:	bf00      	nop
 80060a6:	3714      	adds	r7, #20
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	3b10      	subs	r3, #16
 80060c0:	4a14      	ldr	r2, [pc, #80]	@ (8006114 <DMA_CalcBaseAndBitshift+0x64>)
 80060c2:	fba2 2303 	umull	r2, r3, r2, r3
 80060c6:	091b      	lsrs	r3, r3, #4
 80060c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80060ca:	4a13      	ldr	r2, [pc, #76]	@ (8006118 <DMA_CalcBaseAndBitshift+0x68>)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	4413      	add	r3, r2
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	461a      	mov	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2b03      	cmp	r3, #3
 80060dc:	d909      	bls.n	80060f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80060e6:	f023 0303 	bic.w	r3, r3, #3
 80060ea:	1d1a      	adds	r2, r3, #4
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80060f0:	e007      	b.n	8006102 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80060fa:	f023 0303 	bic.w	r3, r3, #3
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006106:	4618      	mov	r0, r3
 8006108:	3714      	adds	r7, #20
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	aaaaaaab 	.word	0xaaaaaaab
 8006118:	0800df94 	.word	0x0800df94

0800611c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006124:	2300      	movs	r3, #0
 8006126:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d11f      	bne.n	8006176 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2b03      	cmp	r3, #3
 800613a:	d856      	bhi.n	80061ea <DMA_CheckFifoParam+0xce>
 800613c:	a201      	add	r2, pc, #4	@ (adr r2, 8006144 <DMA_CheckFifoParam+0x28>)
 800613e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006142:	bf00      	nop
 8006144:	08006155 	.word	0x08006155
 8006148:	08006167 	.word	0x08006167
 800614c:	08006155 	.word	0x08006155
 8006150:	080061eb 	.word	0x080061eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006158:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d046      	beq.n	80061ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006164:	e043      	b.n	80061ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800616a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800616e:	d140      	bne.n	80061f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006174:	e03d      	b.n	80061f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	699b      	ldr	r3, [r3, #24]
 800617a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800617e:	d121      	bne.n	80061c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	2b03      	cmp	r3, #3
 8006184:	d837      	bhi.n	80061f6 <DMA_CheckFifoParam+0xda>
 8006186:	a201      	add	r2, pc, #4	@ (adr r2, 800618c <DMA_CheckFifoParam+0x70>)
 8006188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618c:	0800619d 	.word	0x0800619d
 8006190:	080061a3 	.word	0x080061a3
 8006194:	0800619d 	.word	0x0800619d
 8006198:	080061b5 	.word	0x080061b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	73fb      	strb	r3, [r7, #15]
      break;
 80061a0:	e030      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d025      	beq.n	80061fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061b2:	e022      	b.n	80061fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80061bc:	d11f      	bne.n	80061fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80061c2:	e01c      	b.n	80061fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d903      	bls.n	80061d2 <DMA_CheckFifoParam+0xb6>
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	2b03      	cmp	r3, #3
 80061ce:	d003      	beq.n	80061d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80061d0:	e018      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	73fb      	strb	r3, [r7, #15]
      break;
 80061d6:	e015      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00e      	beq.n	8006202 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	73fb      	strb	r3, [r7, #15]
      break;
 80061e8:	e00b      	b.n	8006202 <DMA_CheckFifoParam+0xe6>
      break;
 80061ea:	bf00      	nop
 80061ec:	e00a      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      break;
 80061ee:	bf00      	nop
 80061f0:	e008      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      break;
 80061f2:	bf00      	nop
 80061f4:	e006      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      break;
 80061f6:	bf00      	nop
 80061f8:	e004      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      break;
 80061fa:	bf00      	nop
 80061fc:	e002      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      break;   
 80061fe:	bf00      	nop
 8006200:	e000      	b.n	8006204 <DMA_CheckFifoParam+0xe8>
      break;
 8006202:	bf00      	nop
    }
  } 
  
  return status; 
 8006204:	7bfb      	ldrb	r3, [r7, #15]
}
 8006206:	4618      	mov	r0, r3
 8006208:	3714      	adds	r7, #20
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
 8006212:	bf00      	nop

08006214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006214:	b480      	push	{r7}
 8006216:	b089      	sub	sp, #36	@ 0x24
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800621e:	2300      	movs	r3, #0
 8006220:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006222:	2300      	movs	r3, #0
 8006224:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006226:	2300      	movs	r3, #0
 8006228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800622a:	2300      	movs	r3, #0
 800622c:	61fb      	str	r3, [r7, #28]
 800622e:	e16b      	b.n	8006508 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006230:	2201      	movs	r2, #1
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	fa02 f303 	lsl.w	r3, r2, r3
 8006238:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	4013      	ands	r3, r2
 8006242:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	429a      	cmp	r2, r3
 800624a:	f040 815a 	bne.w	8006502 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	f003 0303 	and.w	r3, r3, #3
 8006256:	2b01      	cmp	r3, #1
 8006258:	d005      	beq.n	8006266 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006262:	2b02      	cmp	r3, #2
 8006264:	d130      	bne.n	80062c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	005b      	lsls	r3, r3, #1
 8006270:	2203      	movs	r2, #3
 8006272:	fa02 f303 	lsl.w	r3, r2, r3
 8006276:	43db      	mvns	r3, r3
 8006278:	69ba      	ldr	r2, [r7, #24]
 800627a:	4013      	ands	r3, r2
 800627c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	fa02 f303 	lsl.w	r3, r2, r3
 800628a:	69ba      	ldr	r2, [r7, #24]
 800628c:	4313      	orrs	r3, r2
 800628e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	69ba      	ldr	r2, [r7, #24]
 8006294:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800629c:	2201      	movs	r2, #1
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	fa02 f303 	lsl.w	r3, r2, r3
 80062a4:	43db      	mvns	r3, r3
 80062a6:	69ba      	ldr	r2, [r7, #24]
 80062a8:	4013      	ands	r3, r2
 80062aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	091b      	lsrs	r3, r3, #4
 80062b2:	f003 0201 	and.w	r2, r3, #1
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	fa02 f303 	lsl.w	r3, r2, r3
 80062bc:	69ba      	ldr	r2, [r7, #24]
 80062be:	4313      	orrs	r3, r2
 80062c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	69ba      	ldr	r2, [r7, #24]
 80062c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f003 0303 	and.w	r3, r3, #3
 80062d0:	2b03      	cmp	r3, #3
 80062d2:	d017      	beq.n	8006304 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	005b      	lsls	r3, r3, #1
 80062de:	2203      	movs	r2, #3
 80062e0:	fa02 f303 	lsl.w	r3, r2, r3
 80062e4:	43db      	mvns	r3, r3
 80062e6:	69ba      	ldr	r2, [r7, #24]
 80062e8:	4013      	ands	r3, r2
 80062ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	689a      	ldr	r2, [r3, #8]
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	005b      	lsls	r3, r3, #1
 80062f4:	fa02 f303 	lsl.w	r3, r2, r3
 80062f8:	69ba      	ldr	r2, [r7, #24]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	69ba      	ldr	r2, [r7, #24]
 8006302:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	f003 0303 	and.w	r3, r3, #3
 800630c:	2b02      	cmp	r3, #2
 800630e:	d123      	bne.n	8006358 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	08da      	lsrs	r2, r3, #3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	3208      	adds	r2, #8
 8006318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800631c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	f003 0307 	and.w	r3, r3, #7
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	220f      	movs	r2, #15
 8006328:	fa02 f303 	lsl.w	r3, r2, r3
 800632c:	43db      	mvns	r3, r3
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	4013      	ands	r3, r2
 8006332:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	691a      	ldr	r2, [r3, #16]
 8006338:	69fb      	ldr	r3, [r7, #28]
 800633a:	f003 0307 	and.w	r3, r3, #7
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	fa02 f303 	lsl.w	r3, r2, r3
 8006344:	69ba      	ldr	r2, [r7, #24]
 8006346:	4313      	orrs	r3, r2
 8006348:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	08da      	lsrs	r2, r3, #3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	3208      	adds	r2, #8
 8006352:	69b9      	ldr	r1, [r7, #24]
 8006354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	005b      	lsls	r3, r3, #1
 8006362:	2203      	movs	r2, #3
 8006364:	fa02 f303 	lsl.w	r3, r2, r3
 8006368:	43db      	mvns	r3, r3
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	4013      	ands	r3, r2
 800636e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f003 0203 	and.w	r2, r3, #3
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	005b      	lsls	r3, r3, #1
 800637c:	fa02 f303 	lsl.w	r3, r2, r3
 8006380:	69ba      	ldr	r2, [r7, #24]
 8006382:	4313      	orrs	r3, r2
 8006384:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	69ba      	ldr	r2, [r7, #24]
 800638a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006394:	2b00      	cmp	r3, #0
 8006396:	f000 80b4 	beq.w	8006502 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800639a:	2300      	movs	r3, #0
 800639c:	60fb      	str	r3, [r7, #12]
 800639e:	4b60      	ldr	r3, [pc, #384]	@ (8006520 <HAL_GPIO_Init+0x30c>)
 80063a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063a2:	4a5f      	ldr	r2, [pc, #380]	@ (8006520 <HAL_GPIO_Init+0x30c>)
 80063a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80063aa:	4b5d      	ldr	r3, [pc, #372]	@ (8006520 <HAL_GPIO_Init+0x30c>)
 80063ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80063b6:	4a5b      	ldr	r2, [pc, #364]	@ (8006524 <HAL_GPIO_Init+0x310>)
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	089b      	lsrs	r3, r3, #2
 80063bc:	3302      	adds	r3, #2
 80063be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	f003 0303 	and.w	r3, r3, #3
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	220f      	movs	r2, #15
 80063ce:	fa02 f303 	lsl.w	r3, r2, r3
 80063d2:	43db      	mvns	r3, r3
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	4013      	ands	r3, r2
 80063d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a52      	ldr	r2, [pc, #328]	@ (8006528 <HAL_GPIO_Init+0x314>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d02b      	beq.n	800643a <HAL_GPIO_Init+0x226>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a51      	ldr	r2, [pc, #324]	@ (800652c <HAL_GPIO_Init+0x318>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d025      	beq.n	8006436 <HAL_GPIO_Init+0x222>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a50      	ldr	r2, [pc, #320]	@ (8006530 <HAL_GPIO_Init+0x31c>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d01f      	beq.n	8006432 <HAL_GPIO_Init+0x21e>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a4f      	ldr	r2, [pc, #316]	@ (8006534 <HAL_GPIO_Init+0x320>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d019      	beq.n	800642e <HAL_GPIO_Init+0x21a>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a4e      	ldr	r2, [pc, #312]	@ (8006538 <HAL_GPIO_Init+0x324>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d013      	beq.n	800642a <HAL_GPIO_Init+0x216>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a4d      	ldr	r2, [pc, #308]	@ (800653c <HAL_GPIO_Init+0x328>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d00d      	beq.n	8006426 <HAL_GPIO_Init+0x212>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a4c      	ldr	r2, [pc, #304]	@ (8006540 <HAL_GPIO_Init+0x32c>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d007      	beq.n	8006422 <HAL_GPIO_Init+0x20e>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a4b      	ldr	r2, [pc, #300]	@ (8006544 <HAL_GPIO_Init+0x330>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d101      	bne.n	800641e <HAL_GPIO_Init+0x20a>
 800641a:	2307      	movs	r3, #7
 800641c:	e00e      	b.n	800643c <HAL_GPIO_Init+0x228>
 800641e:	2308      	movs	r3, #8
 8006420:	e00c      	b.n	800643c <HAL_GPIO_Init+0x228>
 8006422:	2306      	movs	r3, #6
 8006424:	e00a      	b.n	800643c <HAL_GPIO_Init+0x228>
 8006426:	2305      	movs	r3, #5
 8006428:	e008      	b.n	800643c <HAL_GPIO_Init+0x228>
 800642a:	2304      	movs	r3, #4
 800642c:	e006      	b.n	800643c <HAL_GPIO_Init+0x228>
 800642e:	2303      	movs	r3, #3
 8006430:	e004      	b.n	800643c <HAL_GPIO_Init+0x228>
 8006432:	2302      	movs	r3, #2
 8006434:	e002      	b.n	800643c <HAL_GPIO_Init+0x228>
 8006436:	2301      	movs	r3, #1
 8006438:	e000      	b.n	800643c <HAL_GPIO_Init+0x228>
 800643a:	2300      	movs	r3, #0
 800643c:	69fa      	ldr	r2, [r7, #28]
 800643e:	f002 0203 	and.w	r2, r2, #3
 8006442:	0092      	lsls	r2, r2, #2
 8006444:	4093      	lsls	r3, r2
 8006446:	69ba      	ldr	r2, [r7, #24]
 8006448:	4313      	orrs	r3, r2
 800644a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800644c:	4935      	ldr	r1, [pc, #212]	@ (8006524 <HAL_GPIO_Init+0x310>)
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	089b      	lsrs	r3, r3, #2
 8006452:	3302      	adds	r3, #2
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800645a:	4b3b      	ldr	r3, [pc, #236]	@ (8006548 <HAL_GPIO_Init+0x334>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	43db      	mvns	r3, r3
 8006464:	69ba      	ldr	r2, [r7, #24]
 8006466:	4013      	ands	r3, r2
 8006468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d003      	beq.n	800647e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006476:	69ba      	ldr	r2, [r7, #24]
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	4313      	orrs	r3, r2
 800647c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800647e:	4a32      	ldr	r2, [pc, #200]	@ (8006548 <HAL_GPIO_Init+0x334>)
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006484:	4b30      	ldr	r3, [pc, #192]	@ (8006548 <HAL_GPIO_Init+0x334>)
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	43db      	mvns	r3, r3
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	4013      	ands	r3, r2
 8006492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80064a8:	4a27      	ldr	r2, [pc, #156]	@ (8006548 <HAL_GPIO_Init+0x334>)
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80064ae:	4b26      	ldr	r3, [pc, #152]	@ (8006548 <HAL_GPIO_Init+0x334>)
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	43db      	mvns	r3, r3
 80064b8:	69ba      	ldr	r2, [r7, #24]
 80064ba:	4013      	ands	r3, r2
 80064bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d003      	beq.n	80064d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80064d2:	4a1d      	ldr	r2, [pc, #116]	@ (8006548 <HAL_GPIO_Init+0x334>)
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80064d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006548 <HAL_GPIO_Init+0x334>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	43db      	mvns	r3, r3
 80064e2:	69ba      	ldr	r2, [r7, #24]
 80064e4:	4013      	ands	r3, r2
 80064e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d003      	beq.n	80064fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80064f4:	69ba      	ldr	r2, [r7, #24]
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80064fc:	4a12      	ldr	r2, [pc, #72]	@ (8006548 <HAL_GPIO_Init+0x334>)
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	3301      	adds	r3, #1
 8006506:	61fb      	str	r3, [r7, #28]
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	2b0f      	cmp	r3, #15
 800650c:	f67f ae90 	bls.w	8006230 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006510:	bf00      	nop
 8006512:	bf00      	nop
 8006514:	3724      	adds	r7, #36	@ 0x24
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	40023800 	.word	0x40023800
 8006524:	40013800 	.word	0x40013800
 8006528:	40020000 	.word	0x40020000
 800652c:	40020400 	.word	0x40020400
 8006530:	40020800 	.word	0x40020800
 8006534:	40020c00 	.word	0x40020c00
 8006538:	40021000 	.word	0x40021000
 800653c:	40021400 	.word	0x40021400
 8006540:	40021800 	.word	0x40021800
 8006544:	40021c00 	.word	0x40021c00
 8006548:	40013c00 	.word	0x40013c00

0800654c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	460b      	mov	r3, r1
 8006556:	807b      	strh	r3, [r7, #2]
 8006558:	4613      	mov	r3, r2
 800655a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800655c:	787b      	ldrb	r3, [r7, #1]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006562:	887a      	ldrh	r2, [r7, #2]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006568:	e003      	b.n	8006572 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800656a:	887b      	ldrh	r3, [r7, #2]
 800656c:	041a      	lsls	r2, r3, #16
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	619a      	str	r2, [r3, #24]
}
 8006572:	bf00      	nop
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
	...

08006580 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b082      	sub	sp, #8
 8006584:	af00      	add	r7, sp, #0
 8006586:	4603      	mov	r3, r0
 8006588:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800658a:	4b08      	ldr	r3, [pc, #32]	@ (80065ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800658c:	695a      	ldr	r2, [r3, #20]
 800658e:	88fb      	ldrh	r3, [r7, #6]
 8006590:	4013      	ands	r3, r2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d006      	beq.n	80065a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006596:	4a05      	ldr	r2, [pc, #20]	@ (80065ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006598:	88fb      	ldrh	r3, [r7, #6]
 800659a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800659c:	88fb      	ldrh	r3, [r7, #6]
 800659e:	4618      	mov	r0, r3
 80065a0:	f7fb fc6c 	bl	8001e7c <HAL_GPIO_EXTI_Callback>
  }
}
 80065a4:	bf00      	nop
 80065a6:	3708      	adds	r7, #8
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	40013c00 	.word	0x40013c00

080065b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d101      	bne.n	80065c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e12b      	b.n	800681a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d106      	bne.n	80065dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7fd fc26 	bl	8003e28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2224      	movs	r2, #36	@ 0x24
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0201 	bic.w	r2, r2, #1
 80065f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006602:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006612:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006614:	f001 fa54 	bl	8007ac0 <HAL_RCC_GetPCLK1Freq>
 8006618:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	4a81      	ldr	r2, [pc, #516]	@ (8006824 <HAL_I2C_Init+0x274>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d807      	bhi.n	8006634 <HAL_I2C_Init+0x84>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4a80      	ldr	r2, [pc, #512]	@ (8006828 <HAL_I2C_Init+0x278>)
 8006628:	4293      	cmp	r3, r2
 800662a:	bf94      	ite	ls
 800662c:	2301      	movls	r3, #1
 800662e:	2300      	movhi	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	e006      	b.n	8006642 <HAL_I2C_Init+0x92>
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	4a7d      	ldr	r2, [pc, #500]	@ (800682c <HAL_I2C_Init+0x27c>)
 8006638:	4293      	cmp	r3, r2
 800663a:	bf94      	ite	ls
 800663c:	2301      	movls	r3, #1
 800663e:	2300      	movhi	r3, #0
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e0e7      	b.n	800681a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	4a78      	ldr	r2, [pc, #480]	@ (8006830 <HAL_I2C_Init+0x280>)
 800664e:	fba2 2303 	umull	r2, r3, r2, r3
 8006652:	0c9b      	lsrs	r3, r3, #18
 8006654:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	430a      	orrs	r2, r1
 8006668:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	4a6a      	ldr	r2, [pc, #424]	@ (8006824 <HAL_I2C_Init+0x274>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d802      	bhi.n	8006684 <HAL_I2C_Init+0xd4>
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	3301      	adds	r3, #1
 8006682:	e009      	b.n	8006698 <HAL_I2C_Init+0xe8>
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800668a:	fb02 f303 	mul.w	r3, r2, r3
 800668e:	4a69      	ldr	r2, [pc, #420]	@ (8006834 <HAL_I2C_Init+0x284>)
 8006690:	fba2 2303 	umull	r2, r3, r2, r3
 8006694:	099b      	lsrs	r3, r3, #6
 8006696:	3301      	adds	r3, #1
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6812      	ldr	r2, [r2, #0]
 800669c:	430b      	orrs	r3, r1
 800669e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	69db      	ldr	r3, [r3, #28]
 80066a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80066aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	495c      	ldr	r1, [pc, #368]	@ (8006824 <HAL_I2C_Init+0x274>)
 80066b4:	428b      	cmp	r3, r1
 80066b6:	d819      	bhi.n	80066ec <HAL_I2C_Init+0x13c>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	1e59      	subs	r1, r3, #1
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	005b      	lsls	r3, r3, #1
 80066c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80066c6:	1c59      	adds	r1, r3, #1
 80066c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80066cc:	400b      	ands	r3, r1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <HAL_I2C_Init+0x138>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	1e59      	subs	r1, r3, #1
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	005b      	lsls	r3, r3, #1
 80066dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80066e0:	3301      	adds	r3, #1
 80066e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066e6:	e051      	b.n	800678c <HAL_I2C_Init+0x1dc>
 80066e8:	2304      	movs	r3, #4
 80066ea:	e04f      	b.n	800678c <HAL_I2C_Init+0x1dc>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d111      	bne.n	8006718 <HAL_I2C_Init+0x168>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	1e58      	subs	r0, r3, #1
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6859      	ldr	r1, [r3, #4]
 80066fc:	460b      	mov	r3, r1
 80066fe:	005b      	lsls	r3, r3, #1
 8006700:	440b      	add	r3, r1
 8006702:	fbb0 f3f3 	udiv	r3, r0, r3
 8006706:	3301      	adds	r3, #1
 8006708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800670c:	2b00      	cmp	r3, #0
 800670e:	bf0c      	ite	eq
 8006710:	2301      	moveq	r3, #1
 8006712:	2300      	movne	r3, #0
 8006714:	b2db      	uxtb	r3, r3
 8006716:	e012      	b.n	800673e <HAL_I2C_Init+0x18e>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	1e58      	subs	r0, r3, #1
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6859      	ldr	r1, [r3, #4]
 8006720:	460b      	mov	r3, r1
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	440b      	add	r3, r1
 8006726:	0099      	lsls	r1, r3, #2
 8006728:	440b      	add	r3, r1
 800672a:	fbb0 f3f3 	udiv	r3, r0, r3
 800672e:	3301      	adds	r3, #1
 8006730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006734:	2b00      	cmp	r3, #0
 8006736:	bf0c      	ite	eq
 8006738:	2301      	moveq	r3, #1
 800673a:	2300      	movne	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <HAL_I2C_Init+0x196>
 8006742:	2301      	movs	r3, #1
 8006744:	e022      	b.n	800678c <HAL_I2C_Init+0x1dc>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d10e      	bne.n	800676c <HAL_I2C_Init+0x1bc>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	1e58      	subs	r0, r3, #1
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6859      	ldr	r1, [r3, #4]
 8006756:	460b      	mov	r3, r1
 8006758:	005b      	lsls	r3, r3, #1
 800675a:	440b      	add	r3, r1
 800675c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006760:	3301      	adds	r3, #1
 8006762:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006766:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800676a:	e00f      	b.n	800678c <HAL_I2C_Init+0x1dc>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	1e58      	subs	r0, r3, #1
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6859      	ldr	r1, [r3, #4]
 8006774:	460b      	mov	r3, r1
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	440b      	add	r3, r1
 800677a:	0099      	lsls	r1, r3, #2
 800677c:	440b      	add	r3, r1
 800677e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006782:	3301      	adds	r3, #1
 8006784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006788:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	6809      	ldr	r1, [r1, #0]
 8006790:	4313      	orrs	r3, r2
 8006792:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	69da      	ldr	r2, [r3, #28]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	431a      	orrs	r2, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	430a      	orrs	r2, r1
 80067ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80067ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	6911      	ldr	r1, [r2, #16]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	68d2      	ldr	r2, [r2, #12]
 80067c6:	4311      	orrs	r1, r2
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	6812      	ldr	r2, [r2, #0]
 80067cc:	430b      	orrs	r3, r1
 80067ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	695a      	ldr	r2, [r3, #20]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	431a      	orrs	r2, r3
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	430a      	orrs	r2, r1
 80067ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f042 0201 	orr.w	r2, r2, #1
 80067fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2220      	movs	r2, #32
 8006806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	000186a0 	.word	0x000186a0
 8006828:	001e847f 	.word	0x001e847f
 800682c:	003d08ff 	.word	0x003d08ff
 8006830:	431bde83 	.word	0x431bde83
 8006834:	10624dd3 	.word	0x10624dd3

08006838 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b08c      	sub	sp, #48	@ 0x30
 800683c:	af02      	add	r7, sp, #8
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	4608      	mov	r0, r1
 8006842:	4611      	mov	r1, r2
 8006844:	461a      	mov	r2, r3
 8006846:	4603      	mov	r3, r0
 8006848:	817b      	strh	r3, [r7, #10]
 800684a:	460b      	mov	r3, r1
 800684c:	813b      	strh	r3, [r7, #8]
 800684e:	4613      	mov	r3, r2
 8006850:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006852:	f7fe f957 	bl	8004b04 <HAL_GetTick>
 8006856:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800685e:	b2db      	uxtb	r3, r3
 8006860:	2b20      	cmp	r3, #32
 8006862:	f040 8214 	bne.w	8006c8e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	2319      	movs	r3, #25
 800686c:	2201      	movs	r2, #1
 800686e:	497b      	ldr	r1, [pc, #492]	@ (8006a5c <HAL_I2C_Mem_Read+0x224>)
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 fafb 	bl	8006e6c <I2C_WaitOnFlagUntilTimeout>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d001      	beq.n	8006880 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800687c:	2302      	movs	r3, #2
 800687e:	e207      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006886:	2b01      	cmp	r3, #1
 8006888:	d101      	bne.n	800688e <HAL_I2C_Mem_Read+0x56>
 800688a:	2302      	movs	r3, #2
 800688c:	e200      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0301 	and.w	r3, r3, #1
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d007      	beq.n	80068b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2222      	movs	r2, #34	@ 0x22
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2240      	movs	r2, #64	@ 0x40
 80068d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80068e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006a60 <HAL_I2C_Mem_Read+0x228>)
 80068f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068f6:	88f8      	ldrh	r0, [r7, #6]
 80068f8:	893a      	ldrh	r2, [r7, #8]
 80068fa:	8979      	ldrh	r1, [r7, #10]
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	9301      	str	r3, [sp, #4]
 8006900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	4603      	mov	r3, r0
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 f9c8 	bl	8006c9c <I2C_RequestMemoryRead>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d001      	beq.n	8006916 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e1bc      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800691a:	2b00      	cmp	r3, #0
 800691c:	d113      	bne.n	8006946 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800691e:	2300      	movs	r3, #0
 8006920:	623b      	str	r3, [r7, #32]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	695b      	ldr	r3, [r3, #20]
 8006928:	623b      	str	r3, [r7, #32]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	623b      	str	r3, [r7, #32]
 8006932:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006942:	601a      	str	r2, [r3, #0]
 8006944:	e190      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800694a:	2b01      	cmp	r3, #1
 800694c:	d11b      	bne.n	8006986 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800695c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800695e:	2300      	movs	r3, #0
 8006960:	61fb      	str	r3, [r7, #28]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	61fb      	str	r3, [r7, #28]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	61fb      	str	r3, [r7, #28]
 8006972:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	e170      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800698a:	2b02      	cmp	r3, #2
 800698c:	d11b      	bne.n	80069c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800699c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069ae:	2300      	movs	r3, #0
 80069b0:	61bb      	str	r3, [r7, #24]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	61bb      	str	r3, [r7, #24]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	61bb      	str	r3, [r7, #24]
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	e150      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069c6:	2300      	movs	r3, #0
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	695b      	ldr	r3, [r3, #20]
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	617b      	str	r3, [r7, #20]
 80069da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80069dc:	e144      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069e2:	2b03      	cmp	r3, #3
 80069e4:	f200 80f1 	bhi.w	8006bca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d123      	bne.n	8006a38 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f000 fb9b 	bl	8007130 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e145      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	691a      	ldr	r2, [r3, #16]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0e:	b2d2      	uxtb	r2, r2
 8006a10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a16:	1c5a      	adds	r2, r3, #1
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a20:	3b01      	subs	r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a36:	e117      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d14e      	bne.n	8006ade <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a46:	2200      	movs	r2, #0
 8006a48:	4906      	ldr	r1, [pc, #24]	@ (8006a64 <HAL_I2C_Mem_Read+0x22c>)
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 fa0e 	bl	8006e6c <I2C_WaitOnFlagUntilTimeout>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d008      	beq.n	8006a68 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e11a      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
 8006a5a:	bf00      	nop
 8006a5c:	00100002 	.word	0x00100002
 8006a60:	ffff0000 	.word	0xffff0000
 8006a64:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	691a      	ldr	r2, [r3, #16]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a82:	b2d2      	uxtb	r2, r2
 8006a84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a94:	3b01      	subs	r3, #1
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	691a      	ldr	r2, [r3, #16]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab4:	b2d2      	uxtb	r2, r2
 8006ab6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006abc:	1c5a      	adds	r2, r3, #1
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006adc:	e0c4      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	496c      	ldr	r1, [pc, #432]	@ (8006c98 <HAL_I2C_Mem_Read+0x460>)
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f000 f9bf 	bl	8006e6c <I2C_WaitOnFlagUntilTimeout>
 8006aee:	4603      	mov	r3, r0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d001      	beq.n	8006af8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e0cb      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	691a      	ldr	r2, [r3, #16]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b12:	b2d2      	uxtb	r2, r2
 8006b14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	3b01      	subs	r3, #1
 8006b34:	b29a      	uxth	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b40:	2200      	movs	r2, #0
 8006b42:	4955      	ldr	r1, [pc, #340]	@ (8006c98 <HAL_I2C_Mem_Read+0x460>)
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f000 f991 	bl	8006e6c <I2C_WaitOnFlagUntilTimeout>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d001      	beq.n	8006b54 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e09d      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	691a      	ldr	r2, [r3, #16]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6e:	b2d2      	uxtb	r2, r2
 8006b70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b76:	1c5a      	adds	r2, r3, #1
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	691a      	ldr	r2, [r3, #16]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba0:	b2d2      	uxtb	r2, r2
 8006ba2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006bc8:	e04e      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bcc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f000 faae 	bl	8007130 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e058      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	691a      	ldr	r2, [r3, #16]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be8:	b2d2      	uxtb	r2, r2
 8006bea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf0:	1c5a      	adds	r2, r3, #1
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	f003 0304 	and.w	r3, r3, #4
 8006c1a:	2b04      	cmp	r3, #4
 8006c1c:	d124      	bne.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d107      	bne.n	8006c36 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c34:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	691a      	ldr	r2, [r3, #16]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f47f aeb6 	bne.w	80069de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2220      	movs	r2, #32
 8006c76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	e000      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006c8e:	2302      	movs	r3, #2
  }
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3728      	adds	r7, #40	@ 0x28
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	00010004 	.word	0x00010004

08006c9c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b088      	sub	sp, #32
 8006ca0:	af02      	add	r7, sp, #8
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	4608      	mov	r0, r1
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	461a      	mov	r2, r3
 8006caa:	4603      	mov	r3, r0
 8006cac:	817b      	strh	r3, [r7, #10]
 8006cae:	460b      	mov	r3, r1
 8006cb0:	813b      	strh	r3, [r7, #8]
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cc4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cd4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	6a3b      	ldr	r3, [r7, #32]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f000 f8c2 	bl	8006e6c <I2C_WaitOnFlagUntilTimeout>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00d      	beq.n	8006d0a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cfc:	d103      	bne.n	8006d06 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d04:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e0aa      	b.n	8006e60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d0a:	897b      	ldrh	r3, [r7, #10]
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	461a      	mov	r2, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d18:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1c:	6a3a      	ldr	r2, [r7, #32]
 8006d1e:	4952      	ldr	r1, [pc, #328]	@ (8006e68 <I2C_RequestMemoryRead+0x1cc>)
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 f91d 	bl	8006f60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d001      	beq.n	8006d30 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e097      	b.n	8006e60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d30:	2300      	movs	r3, #0
 8006d32:	617b      	str	r3, [r7, #20]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	695b      	ldr	r3, [r3, #20]
 8006d3a:	617b      	str	r3, [r7, #20]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699b      	ldr	r3, [r3, #24]
 8006d42:	617b      	str	r3, [r7, #20]
 8006d44:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d48:	6a39      	ldr	r1, [r7, #32]
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f000 f9a8 	bl	80070a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00d      	beq.n	8006d72 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5a:	2b04      	cmp	r3, #4
 8006d5c:	d107      	bne.n	8006d6e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d6c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e076      	b.n	8006e60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d72:	88fb      	ldrh	r3, [r7, #6]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d105      	bne.n	8006d84 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d78:	893b      	ldrh	r3, [r7, #8]
 8006d7a:	b2da      	uxtb	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	611a      	str	r2, [r3, #16]
 8006d82:	e021      	b.n	8006dc8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d84:	893b      	ldrh	r3, [r7, #8]
 8006d86:	0a1b      	lsrs	r3, r3, #8
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	b2da      	uxtb	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d94:	6a39      	ldr	r1, [r7, #32]
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f000 f982 	bl	80070a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d00d      	beq.n	8006dbe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da6:	2b04      	cmp	r3, #4
 8006da8:	d107      	bne.n	8006dba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006db8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e050      	b.n	8006e60 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dbe:	893b      	ldrh	r3, [r7, #8]
 8006dc0:	b2da      	uxtb	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dca:	6a39      	ldr	r1, [r7, #32]
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f000 f967 	bl	80070a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00d      	beq.n	8006df4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ddc:	2b04      	cmp	r3, #4
 8006dde:	d107      	bne.n	8006df0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e035      	b.n	8006e60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e02:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e06:	9300      	str	r3, [sp, #0]
 8006e08:	6a3b      	ldr	r3, [r7, #32]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 f82b 	bl	8006e6c <I2C_WaitOnFlagUntilTimeout>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00d      	beq.n	8006e38 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e2a:	d103      	bne.n	8006e34 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e013      	b.n	8006e60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e38:	897b      	ldrh	r3, [r7, #10]
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	f043 0301 	orr.w	r3, r3, #1
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4a:	6a3a      	ldr	r2, [r7, #32]
 8006e4c:	4906      	ldr	r1, [pc, #24]	@ (8006e68 <I2C_RequestMemoryRead+0x1cc>)
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f000 f886 	bl	8006f60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d001      	beq.n	8006e5e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e000      	b.n	8006e60 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3718      	adds	r7, #24
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	00010002 	.word	0x00010002

08006e6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	603b      	str	r3, [r7, #0]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e7c:	e048      	b.n	8006f10 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e84:	d044      	beq.n	8006f10 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e86:	f7fd fe3d 	bl	8004b04 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d302      	bcc.n	8006e9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d139      	bne.n	8006f10 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	0c1b      	lsrs	r3, r3, #16
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d10d      	bne.n	8006ec2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	43da      	mvns	r2, r3
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	bf0c      	ite	eq
 8006eb8:	2301      	moveq	r3, #1
 8006eba:	2300      	movne	r3, #0
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	e00c      	b.n	8006edc <I2C_WaitOnFlagUntilTimeout+0x70>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	699b      	ldr	r3, [r3, #24]
 8006ec8:	43da      	mvns	r2, r3
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	bf0c      	ite	eq
 8006ed4:	2301      	moveq	r3, #1
 8006ed6:	2300      	movne	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	461a      	mov	r2, r3
 8006edc:	79fb      	ldrb	r3, [r7, #7]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d116      	bne.n	8006f10 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2220      	movs	r2, #32
 8006eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efc:	f043 0220 	orr.w	r2, r3, #32
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e023      	b.n	8006f58 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	0c1b      	lsrs	r3, r3, #16
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d10d      	bne.n	8006f36 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	695b      	ldr	r3, [r3, #20]
 8006f20:	43da      	mvns	r2, r3
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	4013      	ands	r3, r2
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	bf0c      	ite	eq
 8006f2c:	2301      	moveq	r3, #1
 8006f2e:	2300      	movne	r3, #0
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	461a      	mov	r2, r3
 8006f34:	e00c      	b.n	8006f50 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	43da      	mvns	r2, r3
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	4013      	ands	r3, r2
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	bf0c      	ite	eq
 8006f48:	2301      	moveq	r3, #1
 8006f4a:	2300      	movne	r3, #0
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	461a      	mov	r2, r3
 8006f50:	79fb      	ldrb	r3, [r7, #7]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d093      	beq.n	8006e7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
 8006f6c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f6e:	e071      	b.n	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	695b      	ldr	r3, [r3, #20]
 8006f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f7e:	d123      	bne.n	8006fc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f8e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f98:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2220      	movs	r2, #32
 8006fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2200      	movs	r2, #0
 8006fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb4:	f043 0204 	orr.w	r2, r3, #4
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e067      	b.n	8007098 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fce:	d041      	beq.n	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fd0:	f7fd fd98 	bl	8004b04 <HAL_GetTick>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d302      	bcc.n	8006fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d136      	bne.n	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	0c1b      	lsrs	r3, r3, #16
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d10c      	bne.n	800700a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	695b      	ldr	r3, [r3, #20]
 8006ff6:	43da      	mvns	r2, r3
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	bf14      	ite	ne
 8007002:	2301      	movne	r3, #1
 8007004:	2300      	moveq	r3, #0
 8007006:	b2db      	uxtb	r3, r3
 8007008:	e00b      	b.n	8007022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	699b      	ldr	r3, [r3, #24]
 8007010:	43da      	mvns	r2, r3
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	4013      	ands	r3, r2
 8007016:	b29b      	uxth	r3, r3
 8007018:	2b00      	cmp	r3, #0
 800701a:	bf14      	ite	ne
 800701c:	2301      	movne	r3, #1
 800701e:	2300      	moveq	r3, #0
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b00      	cmp	r3, #0
 8007024:	d016      	beq.n	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2200      	movs	r2, #0
 800702a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2220      	movs	r2, #32
 8007030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007040:	f043 0220 	orr.w	r2, r3, #32
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2200      	movs	r2, #0
 800704c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	e021      	b.n	8007098 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	0c1b      	lsrs	r3, r3, #16
 8007058:	b2db      	uxtb	r3, r3
 800705a:	2b01      	cmp	r3, #1
 800705c:	d10c      	bne.n	8007078 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	695b      	ldr	r3, [r3, #20]
 8007064:	43da      	mvns	r2, r3
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	4013      	ands	r3, r2
 800706a:	b29b      	uxth	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	bf14      	ite	ne
 8007070:	2301      	movne	r3, #1
 8007072:	2300      	moveq	r3, #0
 8007074:	b2db      	uxtb	r3, r3
 8007076:	e00b      	b.n	8007090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	699b      	ldr	r3, [r3, #24]
 800707e:	43da      	mvns	r2, r3
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	4013      	ands	r3, r2
 8007084:	b29b      	uxth	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	bf14      	ite	ne
 800708a:	2301      	movne	r3, #1
 800708c:	2300      	moveq	r3, #0
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b00      	cmp	r3, #0
 8007092:	f47f af6d 	bne.w	8006f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070ac:	e034      	b.n	8007118 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070ae:	68f8      	ldr	r0, [r7, #12]
 80070b0:	f000 f89b 	bl	80071ea <I2C_IsAcknowledgeFailed>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d001      	beq.n	80070be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e034      	b.n	8007128 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070c4:	d028      	beq.n	8007118 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070c6:	f7fd fd1d 	bl	8004b04 <HAL_GetTick>
 80070ca:	4602      	mov	r2, r0
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	1ad3      	subs	r3, r2, r3
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d302      	bcc.n	80070dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d11d      	bne.n	8007118 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e6:	2b80      	cmp	r3, #128	@ 0x80
 80070e8:	d016      	beq.n	8007118 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2200      	movs	r2, #0
 80070ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2220      	movs	r2, #32
 80070f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007104:	f043 0220 	orr.w	r2, r3, #32
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	e007      	b.n	8007128 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007122:	2b80      	cmp	r3, #128	@ 0x80
 8007124:	d1c3      	bne.n	80070ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007126:	2300      	movs	r3, #0
}
 8007128:	4618      	mov	r0, r3
 800712a:	3710      	adds	r7, #16
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800713c:	e049      	b.n	80071d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	695b      	ldr	r3, [r3, #20]
 8007144:	f003 0310 	and.w	r3, r3, #16
 8007148:	2b10      	cmp	r3, #16
 800714a:	d119      	bne.n	8007180 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f06f 0210 	mvn.w	r2, #16
 8007154:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2200      	movs	r2, #0
 800715a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2220      	movs	r2, #32
 8007160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2200      	movs	r2, #0
 8007178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e030      	b.n	80071e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007180:	f7fd fcc0 	bl	8004b04 <HAL_GetTick>
 8007184:	4602      	mov	r2, r0
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	1ad3      	subs	r3, r2, r3
 800718a:	68ba      	ldr	r2, [r7, #8]
 800718c:	429a      	cmp	r2, r3
 800718e:	d302      	bcc.n	8007196 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d11d      	bne.n	80071d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a0:	2b40      	cmp	r3, #64	@ 0x40
 80071a2:	d016      	beq.n	80071d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2220      	movs	r2, #32
 80071ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071be:	f043 0220 	orr.w	r2, r3, #32
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e007      	b.n	80071e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	695b      	ldr	r3, [r3, #20]
 80071d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071dc:	2b40      	cmp	r3, #64	@ 0x40
 80071de:	d1ae      	bne.n	800713e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b083      	sub	sp, #12
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007200:	d11b      	bne.n	800723a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800720a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2220      	movs	r2, #32
 8007216:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007226:	f043 0204 	orr.w	r2, r3, #4
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e000      	b.n	800723c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b086      	sub	sp, #24
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e267      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0301 	and.w	r3, r3, #1
 8007262:	2b00      	cmp	r3, #0
 8007264:	d075      	beq.n	8007352 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007266:	4b88      	ldr	r3, [pc, #544]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	f003 030c 	and.w	r3, r3, #12
 800726e:	2b04      	cmp	r3, #4
 8007270:	d00c      	beq.n	800728c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007272:	4b85      	ldr	r3, [pc, #532]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800727a:	2b08      	cmp	r3, #8
 800727c:	d112      	bne.n	80072a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800727e:	4b82      	ldr	r3, [pc, #520]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007286:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800728a:	d10b      	bne.n	80072a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800728c:	4b7e      	ldr	r3, [pc, #504]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d05b      	beq.n	8007350 <HAL_RCC_OscConfig+0x108>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d157      	bne.n	8007350 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e242      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072ac:	d106      	bne.n	80072bc <HAL_RCC_OscConfig+0x74>
 80072ae:	4b76      	ldr	r3, [pc, #472]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a75      	ldr	r2, [pc, #468]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072b8:	6013      	str	r3, [r2, #0]
 80072ba:	e01d      	b.n	80072f8 <HAL_RCC_OscConfig+0xb0>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072c4:	d10c      	bne.n	80072e0 <HAL_RCC_OscConfig+0x98>
 80072c6:	4b70      	ldr	r3, [pc, #448]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a6f      	ldr	r2, [pc, #444]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072d0:	6013      	str	r3, [r2, #0]
 80072d2:	4b6d      	ldr	r3, [pc, #436]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a6c      	ldr	r2, [pc, #432]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072dc:	6013      	str	r3, [r2, #0]
 80072de:	e00b      	b.n	80072f8 <HAL_RCC_OscConfig+0xb0>
 80072e0:	4b69      	ldr	r3, [pc, #420]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a68      	ldr	r2, [pc, #416]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	4b66      	ldr	r3, [pc, #408]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a65      	ldr	r2, [pc, #404]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80072f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d013      	beq.n	8007328 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007300:	f7fd fc00 	bl	8004b04 <HAL_GetTick>
 8007304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007306:	e008      	b.n	800731a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007308:	f7fd fbfc 	bl	8004b04 <HAL_GetTick>
 800730c:	4602      	mov	r2, r0
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	1ad3      	subs	r3, r2, r3
 8007312:	2b64      	cmp	r3, #100	@ 0x64
 8007314:	d901      	bls.n	800731a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e207      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800731a:	4b5b      	ldr	r3, [pc, #364]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007322:	2b00      	cmp	r3, #0
 8007324:	d0f0      	beq.n	8007308 <HAL_RCC_OscConfig+0xc0>
 8007326:	e014      	b.n	8007352 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007328:	f7fd fbec 	bl	8004b04 <HAL_GetTick>
 800732c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800732e:	e008      	b.n	8007342 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007330:	f7fd fbe8 	bl	8004b04 <HAL_GetTick>
 8007334:	4602      	mov	r2, r0
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	1ad3      	subs	r3, r2, r3
 800733a:	2b64      	cmp	r3, #100	@ 0x64
 800733c:	d901      	bls.n	8007342 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e1f3      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007342:	4b51      	ldr	r3, [pc, #324]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1f0      	bne.n	8007330 <HAL_RCC_OscConfig+0xe8>
 800734e:	e000      	b.n	8007352 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0302 	and.w	r3, r3, #2
 800735a:	2b00      	cmp	r3, #0
 800735c:	d063      	beq.n	8007426 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800735e:	4b4a      	ldr	r3, [pc, #296]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f003 030c 	and.w	r3, r3, #12
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00b      	beq.n	8007382 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800736a:	4b47      	ldr	r3, [pc, #284]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007372:	2b08      	cmp	r3, #8
 8007374:	d11c      	bne.n	80073b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007376:	4b44      	ldr	r3, [pc, #272]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d116      	bne.n	80073b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007382:	4b41      	ldr	r3, [pc, #260]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d005      	beq.n	800739a <HAL_RCC_OscConfig+0x152>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d001      	beq.n	800739a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	e1c7      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800739a:	4b3b      	ldr	r3, [pc, #236]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	00db      	lsls	r3, r3, #3
 80073a8:	4937      	ldr	r1, [pc, #220]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80073aa:	4313      	orrs	r3, r2
 80073ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073ae:	e03a      	b.n	8007426 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d020      	beq.n	80073fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073b8:	4b34      	ldr	r3, [pc, #208]	@ (800748c <HAL_RCC_OscConfig+0x244>)
 80073ba:	2201      	movs	r2, #1
 80073bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073be:	f7fd fba1 	bl	8004b04 <HAL_GetTick>
 80073c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073c4:	e008      	b.n	80073d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073c6:	f7fd fb9d 	bl	8004b04 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d901      	bls.n	80073d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80073d4:	2303      	movs	r3, #3
 80073d6:	e1a8      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 0302 	and.w	r3, r3, #2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d0f0      	beq.n	80073c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073e4:	4b28      	ldr	r3, [pc, #160]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	00db      	lsls	r3, r3, #3
 80073f2:	4925      	ldr	r1, [pc, #148]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 80073f4:	4313      	orrs	r3, r2
 80073f6:	600b      	str	r3, [r1, #0]
 80073f8:	e015      	b.n	8007426 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073fa:	4b24      	ldr	r3, [pc, #144]	@ (800748c <HAL_RCC_OscConfig+0x244>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007400:	f7fd fb80 	bl	8004b04 <HAL_GetTick>
 8007404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007406:	e008      	b.n	800741a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007408:	f7fd fb7c 	bl	8004b04 <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	2b02      	cmp	r3, #2
 8007414:	d901      	bls.n	800741a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e187      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800741a:	4b1b      	ldr	r3, [pc, #108]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1f0      	bne.n	8007408 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0308 	and.w	r3, r3, #8
 800742e:	2b00      	cmp	r3, #0
 8007430:	d036      	beq.n	80074a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d016      	beq.n	8007468 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800743a:	4b15      	ldr	r3, [pc, #84]	@ (8007490 <HAL_RCC_OscConfig+0x248>)
 800743c:	2201      	movs	r2, #1
 800743e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007440:	f7fd fb60 	bl	8004b04 <HAL_GetTick>
 8007444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007446:	e008      	b.n	800745a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007448:	f7fd fb5c 	bl	8004b04 <HAL_GetTick>
 800744c:	4602      	mov	r2, r0
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	2b02      	cmp	r3, #2
 8007454:	d901      	bls.n	800745a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e167      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800745a:	4b0b      	ldr	r3, [pc, #44]	@ (8007488 <HAL_RCC_OscConfig+0x240>)
 800745c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b00      	cmp	r3, #0
 8007464:	d0f0      	beq.n	8007448 <HAL_RCC_OscConfig+0x200>
 8007466:	e01b      	b.n	80074a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007468:	4b09      	ldr	r3, [pc, #36]	@ (8007490 <HAL_RCC_OscConfig+0x248>)
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800746e:	f7fd fb49 	bl	8004b04 <HAL_GetTick>
 8007472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007474:	e00e      	b.n	8007494 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007476:	f7fd fb45 	bl	8004b04 <HAL_GetTick>
 800747a:	4602      	mov	r2, r0
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	1ad3      	subs	r3, r2, r3
 8007480:	2b02      	cmp	r3, #2
 8007482:	d907      	bls.n	8007494 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007484:	2303      	movs	r3, #3
 8007486:	e150      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
 8007488:	40023800 	.word	0x40023800
 800748c:	42470000 	.word	0x42470000
 8007490:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007494:	4b88      	ldr	r3, [pc, #544]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007496:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1ea      	bne.n	8007476 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0304 	and.w	r3, r3, #4
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f000 8097 	beq.w	80075dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074ae:	2300      	movs	r3, #0
 80074b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074b2:	4b81      	ldr	r3, [pc, #516]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80074b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d10f      	bne.n	80074de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074be:	2300      	movs	r3, #0
 80074c0:	60bb      	str	r3, [r7, #8]
 80074c2:	4b7d      	ldr	r3, [pc, #500]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80074c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c6:	4a7c      	ldr	r2, [pc, #496]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80074c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80074ce:	4b7a      	ldr	r3, [pc, #488]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80074d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074d6:	60bb      	str	r3, [r7, #8]
 80074d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074da:	2301      	movs	r3, #1
 80074dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074de:	4b77      	ldr	r3, [pc, #476]	@ (80076bc <HAL_RCC_OscConfig+0x474>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d118      	bne.n	800751c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074ea:	4b74      	ldr	r3, [pc, #464]	@ (80076bc <HAL_RCC_OscConfig+0x474>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a73      	ldr	r2, [pc, #460]	@ (80076bc <HAL_RCC_OscConfig+0x474>)
 80074f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074f6:	f7fd fb05 	bl	8004b04 <HAL_GetTick>
 80074fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074fc:	e008      	b.n	8007510 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074fe:	f7fd fb01 	bl	8004b04 <HAL_GetTick>
 8007502:	4602      	mov	r2, r0
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	1ad3      	subs	r3, r2, r3
 8007508:	2b02      	cmp	r3, #2
 800750a:	d901      	bls.n	8007510 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800750c:	2303      	movs	r3, #3
 800750e:	e10c      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007510:	4b6a      	ldr	r3, [pc, #424]	@ (80076bc <HAL_RCC_OscConfig+0x474>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0f0      	beq.n	80074fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d106      	bne.n	8007532 <HAL_RCC_OscConfig+0x2ea>
 8007524:	4b64      	ldr	r3, [pc, #400]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007528:	4a63      	ldr	r2, [pc, #396]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 800752a:	f043 0301 	orr.w	r3, r3, #1
 800752e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007530:	e01c      	b.n	800756c <HAL_RCC_OscConfig+0x324>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	2b05      	cmp	r3, #5
 8007538:	d10c      	bne.n	8007554 <HAL_RCC_OscConfig+0x30c>
 800753a:	4b5f      	ldr	r3, [pc, #380]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 800753c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800753e:	4a5e      	ldr	r2, [pc, #376]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007540:	f043 0304 	orr.w	r3, r3, #4
 8007544:	6713      	str	r3, [r2, #112]	@ 0x70
 8007546:	4b5c      	ldr	r3, [pc, #368]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800754a:	4a5b      	ldr	r2, [pc, #364]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 800754c:	f043 0301 	orr.w	r3, r3, #1
 8007550:	6713      	str	r3, [r2, #112]	@ 0x70
 8007552:	e00b      	b.n	800756c <HAL_RCC_OscConfig+0x324>
 8007554:	4b58      	ldr	r3, [pc, #352]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007558:	4a57      	ldr	r2, [pc, #348]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 800755a:	f023 0301 	bic.w	r3, r3, #1
 800755e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007560:	4b55      	ldr	r3, [pc, #340]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007564:	4a54      	ldr	r2, [pc, #336]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007566:	f023 0304 	bic.w	r3, r3, #4
 800756a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d015      	beq.n	80075a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007574:	f7fd fac6 	bl	8004b04 <HAL_GetTick>
 8007578:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800757a:	e00a      	b.n	8007592 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800757c:	f7fd fac2 	bl	8004b04 <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	f241 3288 	movw	r2, #5000	@ 0x1388
 800758a:	4293      	cmp	r3, r2
 800758c:	d901      	bls.n	8007592 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e0cb      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007592:	4b49      	ldr	r3, [pc, #292]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007594:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007596:	f003 0302 	and.w	r3, r3, #2
 800759a:	2b00      	cmp	r3, #0
 800759c:	d0ee      	beq.n	800757c <HAL_RCC_OscConfig+0x334>
 800759e:	e014      	b.n	80075ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075a0:	f7fd fab0 	bl	8004b04 <HAL_GetTick>
 80075a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075a6:	e00a      	b.n	80075be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075a8:	f7fd faac 	bl	8004b04 <HAL_GetTick>
 80075ac:	4602      	mov	r2, r0
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d901      	bls.n	80075be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e0b5      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075be:	4b3e      	ldr	r3, [pc, #248]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80075c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075c2:	f003 0302 	and.w	r3, r3, #2
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d1ee      	bne.n	80075a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80075ca:	7dfb      	ldrb	r3, [r7, #23]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d105      	bne.n	80075dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075d0:	4b39      	ldr	r3, [pc, #228]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80075d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075d4:	4a38      	ldr	r2, [pc, #224]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80075d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 80a1 	beq.w	8007728 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075e6:	4b34      	ldr	r3, [pc, #208]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f003 030c 	and.w	r3, r3, #12
 80075ee:	2b08      	cmp	r3, #8
 80075f0:	d05c      	beq.n	80076ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	699b      	ldr	r3, [r3, #24]
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	d141      	bne.n	800767e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075fa:	4b31      	ldr	r3, [pc, #196]	@ (80076c0 <HAL_RCC_OscConfig+0x478>)
 80075fc:	2200      	movs	r2, #0
 80075fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007600:	f7fd fa80 	bl	8004b04 <HAL_GetTick>
 8007604:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007606:	e008      	b.n	800761a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007608:	f7fd fa7c 	bl	8004b04 <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	2b02      	cmp	r3, #2
 8007614:	d901      	bls.n	800761a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007616:	2303      	movs	r3, #3
 8007618:	e087      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800761a:	4b27      	ldr	r3, [pc, #156]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1f0      	bne.n	8007608 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	69da      	ldr	r2, [r3, #28]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	431a      	orrs	r2, r3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007634:	019b      	lsls	r3, r3, #6
 8007636:	431a      	orrs	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763c:	085b      	lsrs	r3, r3, #1
 800763e:	3b01      	subs	r3, #1
 8007640:	041b      	lsls	r3, r3, #16
 8007642:	431a      	orrs	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007648:	061b      	lsls	r3, r3, #24
 800764a:	491b      	ldr	r1, [pc, #108]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 800764c:	4313      	orrs	r3, r2
 800764e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007650:	4b1b      	ldr	r3, [pc, #108]	@ (80076c0 <HAL_RCC_OscConfig+0x478>)
 8007652:	2201      	movs	r2, #1
 8007654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007656:	f7fd fa55 	bl	8004b04 <HAL_GetTick>
 800765a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800765c:	e008      	b.n	8007670 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800765e:	f7fd fa51 	bl	8004b04 <HAL_GetTick>
 8007662:	4602      	mov	r2, r0
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	2b02      	cmp	r3, #2
 800766a:	d901      	bls.n	8007670 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	e05c      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007670:	4b11      	ldr	r3, [pc, #68]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d0f0      	beq.n	800765e <HAL_RCC_OscConfig+0x416>
 800767c:	e054      	b.n	8007728 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800767e:	4b10      	ldr	r3, [pc, #64]	@ (80076c0 <HAL_RCC_OscConfig+0x478>)
 8007680:	2200      	movs	r2, #0
 8007682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007684:	f7fd fa3e 	bl	8004b04 <HAL_GetTick>
 8007688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800768a:	e008      	b.n	800769e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800768c:	f7fd fa3a 	bl	8004b04 <HAL_GetTick>
 8007690:	4602      	mov	r2, r0
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	2b02      	cmp	r3, #2
 8007698:	d901      	bls.n	800769e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e045      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800769e:	4b06      	ldr	r3, [pc, #24]	@ (80076b8 <HAL_RCC_OscConfig+0x470>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1f0      	bne.n	800768c <HAL_RCC_OscConfig+0x444>
 80076aa:	e03d      	b.n	8007728 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d107      	bne.n	80076c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e038      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
 80076b8:	40023800 	.word	0x40023800
 80076bc:	40007000 	.word	0x40007000
 80076c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80076c4:	4b1b      	ldr	r3, [pc, #108]	@ (8007734 <HAL_RCC_OscConfig+0x4ec>)
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	699b      	ldr	r3, [r3, #24]
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d028      	beq.n	8007724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076dc:	429a      	cmp	r2, r3
 80076de:	d121      	bne.n	8007724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d11a      	bne.n	8007724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80076f4:	4013      	ands	r3, r2
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80076fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d111      	bne.n	8007724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800770a:	085b      	lsrs	r3, r3, #1
 800770c:	3b01      	subs	r3, #1
 800770e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007710:	429a      	cmp	r2, r3
 8007712:	d107      	bne.n	8007724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800771e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007720:	429a      	cmp	r2, r3
 8007722:	d001      	beq.n	8007728 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e000      	b.n	800772a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007728:	2300      	movs	r3, #0
}
 800772a:	4618      	mov	r0, r3
 800772c:	3718      	adds	r7, #24
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}
 8007732:	bf00      	nop
 8007734:	40023800 	.word	0x40023800

08007738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
 8007740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d101      	bne.n	800774c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e0cc      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800774c:	4b68      	ldr	r3, [pc, #416]	@ (80078f0 <HAL_RCC_ClockConfig+0x1b8>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 0307 	and.w	r3, r3, #7
 8007754:	683a      	ldr	r2, [r7, #0]
 8007756:	429a      	cmp	r2, r3
 8007758:	d90c      	bls.n	8007774 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800775a:	4b65      	ldr	r3, [pc, #404]	@ (80078f0 <HAL_RCC_ClockConfig+0x1b8>)
 800775c:	683a      	ldr	r2, [r7, #0]
 800775e:	b2d2      	uxtb	r2, r2
 8007760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007762:	4b63      	ldr	r3, [pc, #396]	@ (80078f0 <HAL_RCC_ClockConfig+0x1b8>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0307 	and.w	r3, r3, #7
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	429a      	cmp	r2, r3
 800776e:	d001      	beq.n	8007774 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e0b8      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0302 	and.w	r3, r3, #2
 800777c:	2b00      	cmp	r3, #0
 800777e:	d020      	beq.n	80077c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0304 	and.w	r3, r3, #4
 8007788:	2b00      	cmp	r3, #0
 800778a:	d005      	beq.n	8007798 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800778c:	4b59      	ldr	r3, [pc, #356]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	4a58      	ldr	r2, [pc, #352]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007792:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007796:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0308 	and.w	r3, r3, #8
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d005      	beq.n	80077b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077a4:	4b53      	ldr	r3, [pc, #332]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	4a52      	ldr	r2, [pc, #328]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80077aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80077ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077b0:	4b50      	ldr	r3, [pc, #320]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	494d      	ldr	r1, [pc, #308]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d044      	beq.n	8007858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d107      	bne.n	80077e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077d6:	4b47      	ldr	r3, [pc, #284]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d119      	bne.n	8007816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e07f      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d003      	beq.n	80077f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077f2:	2b03      	cmp	r3, #3
 80077f4:	d107      	bne.n	8007806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077f6:	4b3f      	ldr	r3, [pc, #252]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d109      	bne.n	8007816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e06f      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007806:	4b3b      	ldr	r3, [pc, #236]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0302 	and.w	r3, r3, #2
 800780e:	2b00      	cmp	r3, #0
 8007810:	d101      	bne.n	8007816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e067      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007816:	4b37      	ldr	r3, [pc, #220]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f023 0203 	bic.w	r2, r3, #3
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	4934      	ldr	r1, [pc, #208]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007824:	4313      	orrs	r3, r2
 8007826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007828:	f7fd f96c 	bl	8004b04 <HAL_GetTick>
 800782c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800782e:	e00a      	b.n	8007846 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007830:	f7fd f968 	bl	8004b04 <HAL_GetTick>
 8007834:	4602      	mov	r2, r0
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800783e:	4293      	cmp	r3, r2
 8007840:	d901      	bls.n	8007846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007842:	2303      	movs	r3, #3
 8007844:	e04f      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007846:	4b2b      	ldr	r3, [pc, #172]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f003 020c 	and.w	r2, r3, #12
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	429a      	cmp	r2, r3
 8007856:	d1eb      	bne.n	8007830 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007858:	4b25      	ldr	r3, [pc, #148]	@ (80078f0 <HAL_RCC_ClockConfig+0x1b8>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0307 	and.w	r3, r3, #7
 8007860:	683a      	ldr	r2, [r7, #0]
 8007862:	429a      	cmp	r2, r3
 8007864:	d20c      	bcs.n	8007880 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007866:	4b22      	ldr	r3, [pc, #136]	@ (80078f0 <HAL_RCC_ClockConfig+0x1b8>)
 8007868:	683a      	ldr	r2, [r7, #0]
 800786a:	b2d2      	uxtb	r2, r2
 800786c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800786e:	4b20      	ldr	r3, [pc, #128]	@ (80078f0 <HAL_RCC_ClockConfig+0x1b8>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0307 	and.w	r3, r3, #7
 8007876:	683a      	ldr	r2, [r7, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d001      	beq.n	8007880 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e032      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b00      	cmp	r3, #0
 800788a:	d008      	beq.n	800789e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800788c:	4b19      	ldr	r3, [pc, #100]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	4916      	ldr	r1, [pc, #88]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 800789a:	4313      	orrs	r3, r2
 800789c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0308 	and.w	r3, r3, #8
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d009      	beq.n	80078be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078aa:	4b12      	ldr	r3, [pc, #72]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	00db      	lsls	r3, r3, #3
 80078b8:	490e      	ldr	r1, [pc, #56]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80078ba:	4313      	orrs	r3, r2
 80078bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80078be:	f000 f82d 	bl	800791c <HAL_RCC_GetSysClockFreq>
 80078c2:	4602      	mov	r2, r0
 80078c4:	4b0b      	ldr	r3, [pc, #44]	@ (80078f4 <HAL_RCC_ClockConfig+0x1bc>)
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	091b      	lsrs	r3, r3, #4
 80078ca:	f003 030f 	and.w	r3, r3, #15
 80078ce:	490a      	ldr	r1, [pc, #40]	@ (80078f8 <HAL_RCC_ClockConfig+0x1c0>)
 80078d0:	5ccb      	ldrb	r3, [r1, r3]
 80078d2:	fa22 f303 	lsr.w	r3, r2, r3
 80078d6:	4a09      	ldr	r2, [pc, #36]	@ (80078fc <HAL_RCC_ClockConfig+0x1c4>)
 80078d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80078da:	4b09      	ldr	r3, [pc, #36]	@ (8007900 <HAL_RCC_ClockConfig+0x1c8>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4618      	mov	r0, r3
 80078e0:	f7fd f8cc 	bl	8004a7c <HAL_InitTick>

  return HAL_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	40023c00 	.word	0x40023c00
 80078f4:	40023800 	.word	0x40023800
 80078f8:	0800df7c 	.word	0x0800df7c
 80078fc:	2000001c 	.word	0x2000001c
 8007900:	20000020 	.word	0x20000020

08007904 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8007904:	b480      	push	{r7}
 8007906:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8007908:	4b03      	ldr	r3, [pc, #12]	@ (8007918 <HAL_RCC_EnableCSS+0x14>)
 800790a:	2201      	movs	r2, #1
 800790c:	601a      	str	r2, [r3, #0]
}
 800790e:	bf00      	nop
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr
 8007918:	4247004c 	.word	0x4247004c

0800791c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800791c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007920:	b090      	sub	sp, #64	@ 0x40
 8007922:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007924:	2300      	movs	r3, #0
 8007926:	637b      	str	r3, [r7, #52]	@ 0x34
 8007928:	2300      	movs	r3, #0
 800792a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800792c:	2300      	movs	r3, #0
 800792e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007930:	2300      	movs	r3, #0
 8007932:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007934:	4b59      	ldr	r3, [pc, #356]	@ (8007a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	f003 030c 	and.w	r3, r3, #12
 800793c:	2b08      	cmp	r3, #8
 800793e:	d00d      	beq.n	800795c <HAL_RCC_GetSysClockFreq+0x40>
 8007940:	2b08      	cmp	r3, #8
 8007942:	f200 80a1 	bhi.w	8007a88 <HAL_RCC_GetSysClockFreq+0x16c>
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <HAL_RCC_GetSysClockFreq+0x34>
 800794a:	2b04      	cmp	r3, #4
 800794c:	d003      	beq.n	8007956 <HAL_RCC_GetSysClockFreq+0x3a>
 800794e:	e09b      	b.n	8007a88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007950:	4b53      	ldr	r3, [pc, #332]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007952:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8007954:	e09b      	b.n	8007a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007956:	4b53      	ldr	r3, [pc, #332]	@ (8007aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007958:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800795a:	e098      	b.n	8007a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800795c:	4b4f      	ldr	r3, [pc, #316]	@ (8007a9c <HAL_RCC_GetSysClockFreq+0x180>)
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007964:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007966:	4b4d      	ldr	r3, [pc, #308]	@ (8007a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d028      	beq.n	80079c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007972:	4b4a      	ldr	r3, [pc, #296]	@ (8007a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	099b      	lsrs	r3, r3, #6
 8007978:	2200      	movs	r2, #0
 800797a:	623b      	str	r3, [r7, #32]
 800797c:	627a      	str	r2, [r7, #36]	@ 0x24
 800797e:	6a3b      	ldr	r3, [r7, #32]
 8007980:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007984:	2100      	movs	r1, #0
 8007986:	4b47      	ldr	r3, [pc, #284]	@ (8007aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007988:	fb03 f201 	mul.w	r2, r3, r1
 800798c:	2300      	movs	r3, #0
 800798e:	fb00 f303 	mul.w	r3, r0, r3
 8007992:	4413      	add	r3, r2
 8007994:	4a43      	ldr	r2, [pc, #268]	@ (8007aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007996:	fba0 1202 	umull	r1, r2, r0, r2
 800799a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800799c:	460a      	mov	r2, r1
 800799e:	62ba      	str	r2, [r7, #40]	@ 0x28
 80079a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079a2:	4413      	add	r3, r2
 80079a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079a8:	2200      	movs	r2, #0
 80079aa:	61bb      	str	r3, [r7, #24]
 80079ac:	61fa      	str	r2, [r7, #28]
 80079ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80079b6:	f7f9 f859 	bl	8000a6c <__aeabi_uldivmod>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	4613      	mov	r3, r2
 80079c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079c2:	e053      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079c4:	4b35      	ldr	r3, [pc, #212]	@ (8007a9c <HAL_RCC_GetSysClockFreq+0x180>)
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	099b      	lsrs	r3, r3, #6
 80079ca:	2200      	movs	r2, #0
 80079cc:	613b      	str	r3, [r7, #16]
 80079ce:	617a      	str	r2, [r7, #20]
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80079d6:	f04f 0b00 	mov.w	fp, #0
 80079da:	4652      	mov	r2, sl
 80079dc:	465b      	mov	r3, fp
 80079de:	f04f 0000 	mov.w	r0, #0
 80079e2:	f04f 0100 	mov.w	r1, #0
 80079e6:	0159      	lsls	r1, r3, #5
 80079e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079ec:	0150      	lsls	r0, r2, #5
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	ebb2 080a 	subs.w	r8, r2, sl
 80079f6:	eb63 090b 	sbc.w	r9, r3, fp
 80079fa:	f04f 0200 	mov.w	r2, #0
 80079fe:	f04f 0300 	mov.w	r3, #0
 8007a02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a0e:	ebb2 0408 	subs.w	r4, r2, r8
 8007a12:	eb63 0509 	sbc.w	r5, r3, r9
 8007a16:	f04f 0200 	mov.w	r2, #0
 8007a1a:	f04f 0300 	mov.w	r3, #0
 8007a1e:	00eb      	lsls	r3, r5, #3
 8007a20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a24:	00e2      	lsls	r2, r4, #3
 8007a26:	4614      	mov	r4, r2
 8007a28:	461d      	mov	r5, r3
 8007a2a:	eb14 030a 	adds.w	r3, r4, sl
 8007a2e:	603b      	str	r3, [r7, #0]
 8007a30:	eb45 030b 	adc.w	r3, r5, fp
 8007a34:	607b      	str	r3, [r7, #4]
 8007a36:	f04f 0200 	mov.w	r2, #0
 8007a3a:	f04f 0300 	mov.w	r3, #0
 8007a3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a42:	4629      	mov	r1, r5
 8007a44:	028b      	lsls	r3, r1, #10
 8007a46:	4621      	mov	r1, r4
 8007a48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a4c:	4621      	mov	r1, r4
 8007a4e:	028a      	lsls	r2, r1, #10
 8007a50:	4610      	mov	r0, r2
 8007a52:	4619      	mov	r1, r3
 8007a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a56:	2200      	movs	r2, #0
 8007a58:	60bb      	str	r3, [r7, #8]
 8007a5a:	60fa      	str	r2, [r7, #12]
 8007a5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a60:	f7f9 f804 	bl	8000a6c <__aeabi_uldivmod>
 8007a64:	4602      	mov	r2, r0
 8007a66:	460b      	mov	r3, r1
 8007a68:	4613      	mov	r3, r2
 8007a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	0c1b      	lsrs	r3, r3, #16
 8007a72:	f003 0303 	and.w	r3, r3, #3
 8007a76:	3301      	adds	r3, #1
 8007a78:	005b      	lsls	r3, r3, #1
 8007a7a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8007a7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a84:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a86:	e002      	b.n	8007a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a88:	4b05      	ldr	r3, [pc, #20]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3740      	adds	r7, #64	@ 0x40
 8007a94:	46bd      	mov	sp, r7
 8007a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a9a:	bf00      	nop
 8007a9c:	40023800 	.word	0x40023800
 8007aa0:	00f42400 	.word	0x00f42400
 8007aa4:	00b71b00 	.word	0x00b71b00

08007aa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007aac:	4b03      	ldr	r3, [pc, #12]	@ (8007abc <HAL_RCC_GetHCLKFreq+0x14>)
 8007aae:	681b      	ldr	r3, [r3, #0]
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	2000001c 	.word	0x2000001c

08007ac0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007ac4:	f7ff fff0 	bl	8007aa8 <HAL_RCC_GetHCLKFreq>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	4b05      	ldr	r3, [pc, #20]	@ (8007ae0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	0a9b      	lsrs	r3, r3, #10
 8007ad0:	f003 0307 	and.w	r3, r3, #7
 8007ad4:	4903      	ldr	r1, [pc, #12]	@ (8007ae4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ad6:	5ccb      	ldrb	r3, [r1, r3]
 8007ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	40023800 	.word	0x40023800
 8007ae4:	0800df8c 	.word	0x0800df8c

08007ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007aec:	f7ff ffdc 	bl	8007aa8 <HAL_RCC_GetHCLKFreq>
 8007af0:	4602      	mov	r2, r0
 8007af2:	4b05      	ldr	r3, [pc, #20]	@ (8007b08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	0b5b      	lsrs	r3, r3, #13
 8007af8:	f003 0307 	and.w	r3, r3, #7
 8007afc:	4903      	ldr	r1, [pc, #12]	@ (8007b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007afe:	5ccb      	ldrb	r3, [r1, r3]
 8007b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	40023800 	.word	0x40023800
 8007b0c:	0800df8c 	.word	0x0800df8c

08007b10 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8007b14:	4b06      	ldr	r3, [pc, #24]	@ (8007b30 <HAL_RCC_NMI_IRQHandler+0x20>)
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b1c:	2b80      	cmp	r3, #128	@ 0x80
 8007b1e:	d104      	bne.n	8007b2a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8007b20:	f000 f80a 	bl	8007b38 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8007b24:	4b03      	ldr	r3, [pc, #12]	@ (8007b34 <HAL_RCC_NMI_IRQHandler+0x24>)
 8007b26:	2280      	movs	r2, #128	@ 0x80
 8007b28:	701a      	strb	r2, [r3, #0]
  }
}
 8007b2a:	bf00      	nop
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	40023800 	.word	0x40023800
 8007b34:	4002380e 	.word	0x4002380e

08007b38 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8007b3c:	bf00      	nop
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr

08007b46 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b082      	sub	sp, #8
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e07b      	b.n	8007c50 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d108      	bne.n	8007b72 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b68:	d009      	beq.n	8007b7e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	61da      	str	r2, [r3, #28]
 8007b70:	e005      	b.n	8007b7e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d106      	bne.n	8007b9e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f7fc f9af 	bl	8003efc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2202      	movs	r2, #2
 8007ba2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bb4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bd0:	431a      	orrs	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	f003 0302 	and.w	r3, r3, #2
 8007bda:	431a      	orrs	r2, r3
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	695b      	ldr	r3, [r3, #20]
 8007be0:	f003 0301 	and.w	r3, r3, #1
 8007be4:	431a      	orrs	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	699b      	ldr	r3, [r3, #24]
 8007bea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bee:	431a      	orrs	r2, r3
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bf8:	431a      	orrs	r2, r3
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c02:	ea42 0103 	orr.w	r1, r2, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	430a      	orrs	r2, r1
 8007c14:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	0c1b      	lsrs	r3, r3, #16
 8007c1c:	f003 0104 	and.w	r1, r3, #4
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c24:	f003 0210 	and.w	r2, r3, #16
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	430a      	orrs	r2, r1
 8007c2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	69da      	ldr	r2, [r3, #28]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3708      	adds	r7, #8
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b08c      	sub	sp, #48	@ 0x30
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
 8007c64:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c66:	2301      	movs	r3, #1
 8007c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d101      	bne.n	8007c7e <HAL_SPI_TransmitReceive+0x26>
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	e198      	b.n	8007fb0 <HAL_SPI_TransmitReceive+0x358>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c86:	f7fc ff3d 	bl	8004b04 <HAL_GetTick>
 8007c8a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c9c:	887b      	ldrh	r3, [r7, #2]
 8007c9e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ca0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d00f      	beq.n	8007cc8 <HAL_SPI_TransmitReceive+0x70>
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cae:	d107      	bne.n	8007cc0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d103      	bne.n	8007cc0 <HAL_SPI_TransmitReceive+0x68>
 8007cb8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007cbc:	2b04      	cmp	r3, #4
 8007cbe:	d003      	beq.n	8007cc8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007cc6:	e16d      	b.n	8007fa4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d005      	beq.n	8007cda <HAL_SPI_TransmitReceive+0x82>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d002      	beq.n	8007cda <HAL_SPI_TransmitReceive+0x82>
 8007cd4:	887b      	ldrh	r3, [r7, #2]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d103      	bne.n	8007ce2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007ce0:	e160      	b.n	8007fa4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b04      	cmp	r3, #4
 8007cec:	d003      	beq.n	8007cf6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2205      	movs	r2, #5
 8007cf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	887a      	ldrh	r2, [r7, #2]
 8007d06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	887a      	ldrh	r2, [r7, #2]
 8007d0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	887a      	ldrh	r2, [r7, #2]
 8007d18:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	887a      	ldrh	r2, [r7, #2]
 8007d1e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d36:	2b40      	cmp	r3, #64	@ 0x40
 8007d38:	d007      	beq.n	8007d4a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d52:	d17c      	bne.n	8007e4e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <HAL_SPI_TransmitReceive+0x10a>
 8007d5c:	8b7b      	ldrh	r3, [r7, #26]
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d16a      	bne.n	8007e38 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d66:	881a      	ldrh	r2, [r3, #0]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d72:	1c9a      	adds	r2, r3, #2
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	b29a      	uxth	r2, r3
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d86:	e057      	b.n	8007e38 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	f003 0302 	and.w	r3, r3, #2
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d11b      	bne.n	8007dce <HAL_SPI_TransmitReceive+0x176>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d016      	beq.n	8007dce <HAL_SPI_TransmitReceive+0x176>
 8007da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d113      	bne.n	8007dce <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007daa:	881a      	ldrh	r2, [r3, #0]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db6:	1c9a      	adds	r2, r3, #2
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	f003 0301 	and.w	r3, r3, #1
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d119      	bne.n	8007e10 <HAL_SPI_TransmitReceive+0x1b8>
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d014      	beq.n	8007e10 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68da      	ldr	r2, [r3, #12]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df0:	b292      	uxth	r2, r2
 8007df2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df8:	1c9a      	adds	r2, r3, #2
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	3b01      	subs	r3, #1
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e10:	f7fc fe78 	bl	8004b04 <HAL_GetTick>
 8007e14:	4602      	mov	r2, r0
 8007e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d80b      	bhi.n	8007e38 <HAL_SPI_TransmitReceive+0x1e0>
 8007e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e26:	d007      	beq.n	8007e38 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8007e36:	e0b5      	b.n	8007fa4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1a2      	bne.n	8007d88 <HAL_SPI_TransmitReceive+0x130>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d19d      	bne.n	8007d88 <HAL_SPI_TransmitReceive+0x130>
 8007e4c:	e080      	b.n	8007f50 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d002      	beq.n	8007e5c <HAL_SPI_TransmitReceive+0x204>
 8007e56:	8b7b      	ldrh	r3, [r7, #26]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d16f      	bne.n	8007f3c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	330c      	adds	r3, #12
 8007e66:	7812      	ldrb	r2, [r2, #0]
 8007e68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e6e:	1c5a      	adds	r2, r3, #1
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e82:	e05b      	b.n	8007f3c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	f003 0302 	and.w	r3, r3, #2
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d11c      	bne.n	8007ecc <HAL_SPI_TransmitReceive+0x274>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d017      	beq.n	8007ecc <HAL_SPI_TransmitReceive+0x274>
 8007e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d114      	bne.n	8007ecc <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	330c      	adds	r3, #12
 8007eac:	7812      	ldrb	r2, [r2, #0]
 8007eae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb4:	1c5a      	adds	r2, r3, #1
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	b29a      	uxth	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f003 0301 	and.w	r3, r3, #1
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d119      	bne.n	8007f0e <HAL_SPI_TransmitReceive+0x2b6>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d014      	beq.n	8007f0e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	68da      	ldr	r2, [r3, #12]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eee:	b2d2      	uxtb	r2, r2
 8007ef0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef6:	1c5a      	adds	r2, r3, #1
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	3b01      	subs	r3, #1
 8007f04:	b29a      	uxth	r2, r3
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f0e:	f7fc fdf9 	bl	8004b04 <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d803      	bhi.n	8007f26 <HAL_SPI_TransmitReceive+0x2ce>
 8007f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f24:	d102      	bne.n	8007f2c <HAL_SPI_TransmitReceive+0x2d4>
 8007f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d107      	bne.n	8007f3c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8007f3a:	e033      	b.n	8007fa4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d19e      	bne.n	8007e84 <HAL_SPI_TransmitReceive+0x22c>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d199      	bne.n	8007e84 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f52:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 f8b7 	bl	80080c8 <SPI_EndRxTxTransaction>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d006      	beq.n	8007f6e <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2220      	movs	r2, #32
 8007f6a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8007f6c:	e01a      	b.n	8007fa4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d10a      	bne.n	8007f8c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f76:	2300      	movs	r3, #0
 8007f78:	617b      	str	r3, [r7, #20]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	617b      	str	r3, [r7, #20]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	617b      	str	r3, [r7, #20]
 8007f8a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d003      	beq.n	8007f9c <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f9a:	e003      	b.n	8007fa4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007fac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3730      	adds	r7, #48	@ 0x30
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b088      	sub	sp, #32
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	603b      	str	r3, [r7, #0]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fc8:	f7fc fd9c 	bl	8004b04 <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd0:	1a9b      	subs	r3, r3, r2
 8007fd2:	683a      	ldr	r2, [r7, #0]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fd8:	f7fc fd94 	bl	8004b04 <HAL_GetTick>
 8007fdc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fde:	4b39      	ldr	r3, [pc, #228]	@ (80080c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	015b      	lsls	r3, r3, #5
 8007fe4:	0d1b      	lsrs	r3, r3, #20
 8007fe6:	69fa      	ldr	r2, [r7, #28]
 8007fe8:	fb02 f303 	mul.w	r3, r2, r3
 8007fec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fee:	e054      	b.n	800809a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ff6:	d050      	beq.n	800809a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ff8:	f7fc fd84 	bl	8004b04 <HAL_GetTick>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	1ad3      	subs	r3, r2, r3
 8008002:	69fa      	ldr	r2, [r7, #28]
 8008004:	429a      	cmp	r2, r3
 8008006:	d902      	bls.n	800800e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d13d      	bne.n	800808a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	685a      	ldr	r2, [r3, #4]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800801c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008026:	d111      	bne.n	800804c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008030:	d004      	beq.n	800803c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800803a:	d107      	bne.n	800804c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800804a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008054:	d10f      	bne.n	8008076 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008074:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2201      	movs	r2, #1
 800807a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2200      	movs	r2, #0
 8008082:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008086:	2303      	movs	r3, #3
 8008088:	e017      	b.n	80080ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d101      	bne.n	8008094 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	3b01      	subs	r3, #1
 8008098:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	689a      	ldr	r2, [r3, #8]
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	4013      	ands	r3, r2
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	bf0c      	ite	eq
 80080aa:	2301      	moveq	r3, #1
 80080ac:	2300      	movne	r3, #0
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	461a      	mov	r2, r3
 80080b2:	79fb      	ldrb	r3, [r7, #7]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d19b      	bne.n	8007ff0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3720      	adds	r7, #32
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	2000001c 	.word	0x2000001c

080080c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b088      	sub	sp, #32
 80080cc:	af02      	add	r7, sp, #8
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	2201      	movs	r2, #1
 80080dc:	2102      	movs	r1, #2
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f7ff ff6a 	bl	8007fb8 <SPI_WaitFlagStateUntilTimeout>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d007      	beq.n	80080fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ee:	f043 0220 	orr.w	r2, r3, #32
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80080f6:	2303      	movs	r3, #3
 80080f8:	e032      	b.n	8008160 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80080fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008168 <SPI_EndRxTxTransaction+0xa0>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a1b      	ldr	r2, [pc, #108]	@ (800816c <SPI_EndRxTxTransaction+0xa4>)
 8008100:	fba2 2303 	umull	r2, r3, r2, r3
 8008104:	0d5b      	lsrs	r3, r3, #21
 8008106:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800810a:	fb02 f303 	mul.w	r3, r2, r3
 800810e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008118:	d112      	bne.n	8008140 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	2200      	movs	r2, #0
 8008122:	2180      	movs	r1, #128	@ 0x80
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f7ff ff47 	bl	8007fb8 <SPI_WaitFlagStateUntilTimeout>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d016      	beq.n	800815e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008134:	f043 0220 	orr.w	r2, r3, #32
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800813c:	2303      	movs	r3, #3
 800813e:	e00f      	b.n	8008160 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	3b01      	subs	r3, #1
 800814a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008156:	2b80      	cmp	r3, #128	@ 0x80
 8008158:	d0f2      	beq.n	8008140 <SPI_EndRxTxTransaction+0x78>
 800815a:	e000      	b.n	800815e <SPI_EndRxTxTransaction+0x96>
        break;
 800815c:	bf00      	nop
  }

  return HAL_OK;
 800815e:	2300      	movs	r3, #0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3718      	adds	r7, #24
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}
 8008168:	2000001c 	.word	0x2000001c
 800816c:	165e9f81 	.word	0x165e9f81

08008170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b082      	sub	sp, #8
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d101      	bne.n	8008182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	e041      	b.n	8008206 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008188:	b2db      	uxtb	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	d106      	bne.n	800819c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2200      	movs	r2, #0
 8008192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f7fb ffcc 	bl	8004134 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2202      	movs	r2, #2
 80081a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	3304      	adds	r3, #4
 80081ac:	4619      	mov	r1, r3
 80081ae:	4610      	mov	r0, r2
 80081b0:	f000 fba8 	bl	8008904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3708      	adds	r7, #8
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
	...

08008210 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800821e:	b2db      	uxtb	r3, r3
 8008220:	2b01      	cmp	r3, #1
 8008222:	d001      	beq.n	8008228 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	e046      	b.n	80082b6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2202      	movs	r2, #2
 800822c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a23      	ldr	r2, [pc, #140]	@ (80082c4 <HAL_TIM_Base_Start+0xb4>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d022      	beq.n	8008280 <HAL_TIM_Base_Start+0x70>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008242:	d01d      	beq.n	8008280 <HAL_TIM_Base_Start+0x70>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a1f      	ldr	r2, [pc, #124]	@ (80082c8 <HAL_TIM_Base_Start+0xb8>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d018      	beq.n	8008280 <HAL_TIM_Base_Start+0x70>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a1e      	ldr	r2, [pc, #120]	@ (80082cc <HAL_TIM_Base_Start+0xbc>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d013      	beq.n	8008280 <HAL_TIM_Base_Start+0x70>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a1c      	ldr	r2, [pc, #112]	@ (80082d0 <HAL_TIM_Base_Start+0xc0>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d00e      	beq.n	8008280 <HAL_TIM_Base_Start+0x70>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a1b      	ldr	r2, [pc, #108]	@ (80082d4 <HAL_TIM_Base_Start+0xc4>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d009      	beq.n	8008280 <HAL_TIM_Base_Start+0x70>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a19      	ldr	r2, [pc, #100]	@ (80082d8 <HAL_TIM_Base_Start+0xc8>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d004      	beq.n	8008280 <HAL_TIM_Base_Start+0x70>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a18      	ldr	r2, [pc, #96]	@ (80082dc <HAL_TIM_Base_Start+0xcc>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d111      	bne.n	80082a4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f003 0307 	and.w	r3, r3, #7
 800828a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2b06      	cmp	r3, #6
 8008290:	d010      	beq.n	80082b4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f042 0201 	orr.w	r2, r2, #1
 80082a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082a2:	e007      	b.n	80082b4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f042 0201 	orr.w	r2, r2, #1
 80082b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr
 80082c2:	bf00      	nop
 80082c4:	40010000 	.word	0x40010000
 80082c8:	40000400 	.word	0x40000400
 80082cc:	40000800 	.word	0x40000800
 80082d0:	40000c00 	.word	0x40000c00
 80082d4:	40010400 	.word	0x40010400
 80082d8:	40014000 	.word	0x40014000
 80082dc:	40001800 	.word	0x40001800

080082e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d101      	bne.n	80082f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e041      	b.n	8008376 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d106      	bne.n	800830c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7fb fe60 	bl	8003fcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2202      	movs	r2, #2
 8008310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3304      	adds	r3, #4
 800831c:	4619      	mov	r1, r3
 800831e:	4610      	mov	r0, r2
 8008320:	f000 faf0 	bl	8008904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3708      	adds	r7, #8
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
	...

08008380 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d109      	bne.n	80083a4 <HAL_TIM_PWM_Start+0x24>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008396:	b2db      	uxtb	r3, r3
 8008398:	2b01      	cmp	r3, #1
 800839a:	bf14      	ite	ne
 800839c:	2301      	movne	r3, #1
 800839e:	2300      	moveq	r3, #0
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	e022      	b.n	80083ea <HAL_TIM_PWM_Start+0x6a>
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	2b04      	cmp	r3, #4
 80083a8:	d109      	bne.n	80083be <HAL_TIM_PWM_Start+0x3e>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	bf14      	ite	ne
 80083b6:	2301      	movne	r3, #1
 80083b8:	2300      	moveq	r3, #0
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	e015      	b.n	80083ea <HAL_TIM_PWM_Start+0x6a>
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b08      	cmp	r3, #8
 80083c2:	d109      	bne.n	80083d8 <HAL_TIM_PWM_Start+0x58>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	bf14      	ite	ne
 80083d0:	2301      	movne	r3, #1
 80083d2:	2300      	moveq	r3, #0
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	e008      	b.n	80083ea <HAL_TIM_PWM_Start+0x6a>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	bf14      	ite	ne
 80083e4:	2301      	movne	r3, #1
 80083e6:	2300      	moveq	r3, #0
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e07c      	b.n	80084ec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d104      	bne.n	8008402 <HAL_TIM_PWM_Start+0x82>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2202      	movs	r2, #2
 80083fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008400:	e013      	b.n	800842a <HAL_TIM_PWM_Start+0xaa>
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	2b04      	cmp	r3, #4
 8008406:	d104      	bne.n	8008412 <HAL_TIM_PWM_Start+0x92>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2202      	movs	r2, #2
 800840c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008410:	e00b      	b.n	800842a <HAL_TIM_PWM_Start+0xaa>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2b08      	cmp	r3, #8
 8008416:	d104      	bne.n	8008422 <HAL_TIM_PWM_Start+0xa2>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2202      	movs	r2, #2
 800841c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008420:	e003      	b.n	800842a <HAL_TIM_PWM_Start+0xaa>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2202      	movs	r2, #2
 8008426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2201      	movs	r2, #1
 8008430:	6839      	ldr	r1, [r7, #0]
 8008432:	4618      	mov	r0, r3
 8008434:	f000 fd5c 	bl	8008ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a2d      	ldr	r2, [pc, #180]	@ (80084f4 <HAL_TIM_PWM_Start+0x174>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d004      	beq.n	800844c <HAL_TIM_PWM_Start+0xcc>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a2c      	ldr	r2, [pc, #176]	@ (80084f8 <HAL_TIM_PWM_Start+0x178>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d101      	bne.n	8008450 <HAL_TIM_PWM_Start+0xd0>
 800844c:	2301      	movs	r3, #1
 800844e:	e000      	b.n	8008452 <HAL_TIM_PWM_Start+0xd2>
 8008450:	2300      	movs	r3, #0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d007      	beq.n	8008466 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008464:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a22      	ldr	r2, [pc, #136]	@ (80084f4 <HAL_TIM_PWM_Start+0x174>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d022      	beq.n	80084b6 <HAL_TIM_PWM_Start+0x136>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008478:	d01d      	beq.n	80084b6 <HAL_TIM_PWM_Start+0x136>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a1f      	ldr	r2, [pc, #124]	@ (80084fc <HAL_TIM_PWM_Start+0x17c>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d018      	beq.n	80084b6 <HAL_TIM_PWM_Start+0x136>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a1d      	ldr	r2, [pc, #116]	@ (8008500 <HAL_TIM_PWM_Start+0x180>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d013      	beq.n	80084b6 <HAL_TIM_PWM_Start+0x136>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a1c      	ldr	r2, [pc, #112]	@ (8008504 <HAL_TIM_PWM_Start+0x184>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d00e      	beq.n	80084b6 <HAL_TIM_PWM_Start+0x136>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a16      	ldr	r2, [pc, #88]	@ (80084f8 <HAL_TIM_PWM_Start+0x178>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d009      	beq.n	80084b6 <HAL_TIM_PWM_Start+0x136>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a18      	ldr	r2, [pc, #96]	@ (8008508 <HAL_TIM_PWM_Start+0x188>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d004      	beq.n	80084b6 <HAL_TIM_PWM_Start+0x136>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a16      	ldr	r2, [pc, #88]	@ (800850c <HAL_TIM_PWM_Start+0x18c>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d111      	bne.n	80084da <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	f003 0307 	and.w	r3, r3, #7
 80084c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2b06      	cmp	r3, #6
 80084c6:	d010      	beq.n	80084ea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f042 0201 	orr.w	r2, r2, #1
 80084d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084d8:	e007      	b.n	80084ea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f042 0201 	orr.w	r2, r2, #1
 80084e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3710      	adds	r7, #16
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}
 80084f4:	40010000 	.word	0x40010000
 80084f8:	40010400 	.word	0x40010400
 80084fc:	40000400 	.word	0x40000400
 8008500:	40000800 	.word	0x40000800
 8008504:	40000c00 	.word	0x40000c00
 8008508:	40014000 	.word	0x40014000
 800850c:	40001800 	.word	0x40001800

08008510 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	2200      	movs	r2, #0
 8008520:	6839      	ldr	r1, [r7, #0]
 8008522:	4618      	mov	r0, r3
 8008524:	f000 fce4 	bl	8008ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a2e      	ldr	r2, [pc, #184]	@ (80085e8 <HAL_TIM_PWM_Stop+0xd8>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d004      	beq.n	800853c <HAL_TIM_PWM_Stop+0x2c>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a2d      	ldr	r2, [pc, #180]	@ (80085ec <HAL_TIM_PWM_Stop+0xdc>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d101      	bne.n	8008540 <HAL_TIM_PWM_Stop+0x30>
 800853c:	2301      	movs	r3, #1
 800853e:	e000      	b.n	8008542 <HAL_TIM_PWM_Stop+0x32>
 8008540:	2300      	movs	r3, #0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d017      	beq.n	8008576 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6a1a      	ldr	r2, [r3, #32]
 800854c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008550:	4013      	ands	r3, r2
 8008552:	2b00      	cmp	r3, #0
 8008554:	d10f      	bne.n	8008576 <HAL_TIM_PWM_Stop+0x66>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	6a1a      	ldr	r2, [r3, #32]
 800855c:	f240 4344 	movw	r3, #1092	@ 0x444
 8008560:	4013      	ands	r3, r2
 8008562:	2b00      	cmp	r3, #0
 8008564:	d107      	bne.n	8008576 <HAL_TIM_PWM_Stop+0x66>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008574:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	6a1a      	ldr	r2, [r3, #32]
 800857c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008580:	4013      	ands	r3, r2
 8008582:	2b00      	cmp	r3, #0
 8008584:	d10f      	bne.n	80085a6 <HAL_TIM_PWM_Stop+0x96>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	6a1a      	ldr	r2, [r3, #32]
 800858c:	f240 4344 	movw	r3, #1092	@ 0x444
 8008590:	4013      	ands	r3, r2
 8008592:	2b00      	cmp	r3, #0
 8008594:	d107      	bne.n	80085a6 <HAL_TIM_PWM_Stop+0x96>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 0201 	bic.w	r2, r2, #1
 80085a4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d104      	bne.n	80085b6 <HAL_TIM_PWM_Stop+0xa6>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085b4:	e013      	b.n	80085de <HAL_TIM_PWM_Stop+0xce>
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d104      	bne.n	80085c6 <HAL_TIM_PWM_Stop+0xb6>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2201      	movs	r2, #1
 80085c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085c4:	e00b      	b.n	80085de <HAL_TIM_PWM_Stop+0xce>
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	2b08      	cmp	r3, #8
 80085ca:	d104      	bne.n	80085d6 <HAL_TIM_PWM_Stop+0xc6>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085d4:	e003      	b.n	80085de <HAL_TIM_PWM_Stop+0xce>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2201      	movs	r2, #1
 80085da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3708      	adds	r7, #8
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	40010000 	.word	0x40010000
 80085ec:	40010400 	.word	0x40010400

080085f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b086      	sub	sp, #24
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085fc:	2300      	movs	r3, #0
 80085fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008606:	2b01      	cmp	r3, #1
 8008608:	d101      	bne.n	800860e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800860a:	2302      	movs	r3, #2
 800860c:	e0ae      	b.n	800876c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2201      	movs	r2, #1
 8008612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2b0c      	cmp	r3, #12
 800861a:	f200 809f 	bhi.w	800875c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800861e:	a201      	add	r2, pc, #4	@ (adr r2, 8008624 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008624:	08008659 	.word	0x08008659
 8008628:	0800875d 	.word	0x0800875d
 800862c:	0800875d 	.word	0x0800875d
 8008630:	0800875d 	.word	0x0800875d
 8008634:	08008699 	.word	0x08008699
 8008638:	0800875d 	.word	0x0800875d
 800863c:	0800875d 	.word	0x0800875d
 8008640:	0800875d 	.word	0x0800875d
 8008644:	080086db 	.word	0x080086db
 8008648:	0800875d 	.word	0x0800875d
 800864c:	0800875d 	.word	0x0800875d
 8008650:	0800875d 	.word	0x0800875d
 8008654:	0800871b 	.word	0x0800871b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68b9      	ldr	r1, [r7, #8]
 800865e:	4618      	mov	r0, r3
 8008660:	f000 f9fc 	bl	8008a5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	699a      	ldr	r2, [r3, #24]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f042 0208 	orr.w	r2, r2, #8
 8008672:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	699a      	ldr	r2, [r3, #24]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f022 0204 	bic.w	r2, r2, #4
 8008682:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	6999      	ldr	r1, [r3, #24]
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	691a      	ldr	r2, [r3, #16]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	430a      	orrs	r2, r1
 8008694:	619a      	str	r2, [r3, #24]
      break;
 8008696:	e064      	b.n	8008762 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	68b9      	ldr	r1, [r7, #8]
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 fa4c 	bl	8008b3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	699a      	ldr	r2, [r3, #24]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	699a      	ldr	r2, [r3, #24]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6999      	ldr	r1, [r3, #24]
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	021a      	lsls	r2, r3, #8
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	430a      	orrs	r2, r1
 80086d6:	619a      	str	r2, [r3, #24]
      break;
 80086d8:	e043      	b.n	8008762 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68b9      	ldr	r1, [r7, #8]
 80086e0:	4618      	mov	r0, r3
 80086e2:	f000 faa1 	bl	8008c28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	69da      	ldr	r2, [r3, #28]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f042 0208 	orr.w	r2, r2, #8
 80086f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	69da      	ldr	r2, [r3, #28]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f022 0204 	bic.w	r2, r2, #4
 8008704:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	69d9      	ldr	r1, [r3, #28]
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	691a      	ldr	r2, [r3, #16]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	430a      	orrs	r2, r1
 8008716:	61da      	str	r2, [r3, #28]
      break;
 8008718:	e023      	b.n	8008762 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68b9      	ldr	r1, [r7, #8]
 8008720:	4618      	mov	r0, r3
 8008722:	f000 faf5 	bl	8008d10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	69da      	ldr	r2, [r3, #28]
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008734:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	69da      	ldr	r2, [r3, #28]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008744:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	69d9      	ldr	r1, [r3, #28]
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	021a      	lsls	r2, r3, #8
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	430a      	orrs	r2, r1
 8008758:	61da      	str	r2, [r3, #28]
      break;
 800875a:	e002      	b.n	8008762 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	75fb      	strb	r3, [r7, #23]
      break;
 8008760:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800876a:	7dfb      	ldrb	r3, [r7, #23]
}
 800876c:	4618      	mov	r0, r3
 800876e:	3718      	adds	r7, #24
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}

08008774 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b084      	sub	sp, #16
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800877e:	2300      	movs	r3, #0
 8008780:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008788:	2b01      	cmp	r3, #1
 800878a:	d101      	bne.n	8008790 <HAL_TIM_ConfigClockSource+0x1c>
 800878c:	2302      	movs	r3, #2
 800878e:	e0b4      	b.n	80088fa <HAL_TIM_ConfigClockSource+0x186>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2202      	movs	r2, #2
 800879c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80087ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80087b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087c8:	d03e      	beq.n	8008848 <HAL_TIM_ConfigClockSource+0xd4>
 80087ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087ce:	f200 8087 	bhi.w	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 80087d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087d6:	f000 8086 	beq.w	80088e6 <HAL_TIM_ConfigClockSource+0x172>
 80087da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087de:	d87f      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 80087e0:	2b70      	cmp	r3, #112	@ 0x70
 80087e2:	d01a      	beq.n	800881a <HAL_TIM_ConfigClockSource+0xa6>
 80087e4:	2b70      	cmp	r3, #112	@ 0x70
 80087e6:	d87b      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 80087e8:	2b60      	cmp	r3, #96	@ 0x60
 80087ea:	d050      	beq.n	800888e <HAL_TIM_ConfigClockSource+0x11a>
 80087ec:	2b60      	cmp	r3, #96	@ 0x60
 80087ee:	d877      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 80087f0:	2b50      	cmp	r3, #80	@ 0x50
 80087f2:	d03c      	beq.n	800886e <HAL_TIM_ConfigClockSource+0xfa>
 80087f4:	2b50      	cmp	r3, #80	@ 0x50
 80087f6:	d873      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 80087f8:	2b40      	cmp	r3, #64	@ 0x40
 80087fa:	d058      	beq.n	80088ae <HAL_TIM_ConfigClockSource+0x13a>
 80087fc:	2b40      	cmp	r3, #64	@ 0x40
 80087fe:	d86f      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 8008800:	2b30      	cmp	r3, #48	@ 0x30
 8008802:	d064      	beq.n	80088ce <HAL_TIM_ConfigClockSource+0x15a>
 8008804:	2b30      	cmp	r3, #48	@ 0x30
 8008806:	d86b      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 8008808:	2b20      	cmp	r3, #32
 800880a:	d060      	beq.n	80088ce <HAL_TIM_ConfigClockSource+0x15a>
 800880c:	2b20      	cmp	r3, #32
 800880e:	d867      	bhi.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
 8008810:	2b00      	cmp	r3, #0
 8008812:	d05c      	beq.n	80088ce <HAL_TIM_ConfigClockSource+0x15a>
 8008814:	2b10      	cmp	r3, #16
 8008816:	d05a      	beq.n	80088ce <HAL_TIM_ConfigClockSource+0x15a>
 8008818:	e062      	b.n	80088e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800882a:	f000 fb41 	bl	8008eb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800883c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68ba      	ldr	r2, [r7, #8]
 8008844:	609a      	str	r2, [r3, #8]
      break;
 8008846:	e04f      	b.n	80088e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008858:	f000 fb2a 	bl	8008eb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	689a      	ldr	r2, [r3, #8]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800886a:	609a      	str	r2, [r3, #8]
      break;
 800886c:	e03c      	b.n	80088e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800887a:	461a      	mov	r2, r3
 800887c:	f000 fa9e 	bl	8008dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2150      	movs	r1, #80	@ 0x50
 8008886:	4618      	mov	r0, r3
 8008888:	f000 faf7 	bl	8008e7a <TIM_ITRx_SetConfig>
      break;
 800888c:	e02c      	b.n	80088e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800889a:	461a      	mov	r2, r3
 800889c:	f000 fabd 	bl	8008e1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2160      	movs	r1, #96	@ 0x60
 80088a6:	4618      	mov	r0, r3
 80088a8:	f000 fae7 	bl	8008e7a <TIM_ITRx_SetConfig>
      break;
 80088ac:	e01c      	b.n	80088e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088ba:	461a      	mov	r2, r3
 80088bc:	f000 fa7e 	bl	8008dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2140      	movs	r1, #64	@ 0x40
 80088c6:	4618      	mov	r0, r3
 80088c8:	f000 fad7 	bl	8008e7a <TIM_ITRx_SetConfig>
      break;
 80088cc:	e00c      	b.n	80088e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4619      	mov	r1, r3
 80088d8:	4610      	mov	r0, r2
 80088da:	f000 face 	bl	8008e7a <TIM_ITRx_SetConfig>
      break;
 80088de:	e003      	b.n	80088e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	73fb      	strb	r3, [r7, #15]
      break;
 80088e4:	e000      	b.n	80088e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80088e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80088f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3710      	adds	r7, #16
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
	...

08008904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008904:	b480      	push	{r7}
 8008906:	b085      	sub	sp, #20
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a46      	ldr	r2, [pc, #280]	@ (8008a30 <TIM_Base_SetConfig+0x12c>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d013      	beq.n	8008944 <TIM_Base_SetConfig+0x40>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008922:	d00f      	beq.n	8008944 <TIM_Base_SetConfig+0x40>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	4a43      	ldr	r2, [pc, #268]	@ (8008a34 <TIM_Base_SetConfig+0x130>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d00b      	beq.n	8008944 <TIM_Base_SetConfig+0x40>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4a42      	ldr	r2, [pc, #264]	@ (8008a38 <TIM_Base_SetConfig+0x134>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d007      	beq.n	8008944 <TIM_Base_SetConfig+0x40>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	4a41      	ldr	r2, [pc, #260]	@ (8008a3c <TIM_Base_SetConfig+0x138>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d003      	beq.n	8008944 <TIM_Base_SetConfig+0x40>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4a40      	ldr	r2, [pc, #256]	@ (8008a40 <TIM_Base_SetConfig+0x13c>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d108      	bne.n	8008956 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800894a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	68fa      	ldr	r2, [r7, #12]
 8008952:	4313      	orrs	r3, r2
 8008954:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4a35      	ldr	r2, [pc, #212]	@ (8008a30 <TIM_Base_SetConfig+0x12c>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d02b      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008964:	d027      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	4a32      	ldr	r2, [pc, #200]	@ (8008a34 <TIM_Base_SetConfig+0x130>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d023      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a31      	ldr	r2, [pc, #196]	@ (8008a38 <TIM_Base_SetConfig+0x134>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d01f      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a30      	ldr	r2, [pc, #192]	@ (8008a3c <TIM_Base_SetConfig+0x138>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d01b      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a2f      	ldr	r2, [pc, #188]	@ (8008a40 <TIM_Base_SetConfig+0x13c>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d017      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	4a2e      	ldr	r2, [pc, #184]	@ (8008a44 <TIM_Base_SetConfig+0x140>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d013      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a2d      	ldr	r2, [pc, #180]	@ (8008a48 <TIM_Base_SetConfig+0x144>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d00f      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	4a2c      	ldr	r2, [pc, #176]	@ (8008a4c <TIM_Base_SetConfig+0x148>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d00b      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a2b      	ldr	r2, [pc, #172]	@ (8008a50 <TIM_Base_SetConfig+0x14c>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d007      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a2a      	ldr	r2, [pc, #168]	@ (8008a54 <TIM_Base_SetConfig+0x150>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d003      	beq.n	80089b6 <TIM_Base_SetConfig+0xb2>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a29      	ldr	r2, [pc, #164]	@ (8008a58 <TIM_Base_SetConfig+0x154>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d108      	bne.n	80089c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	695b      	ldr	r3, [r3, #20]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	689a      	ldr	r2, [r3, #8]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a10      	ldr	r2, [pc, #64]	@ (8008a30 <TIM_Base_SetConfig+0x12c>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d003      	beq.n	80089fc <TIM_Base_SetConfig+0xf8>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a12      	ldr	r2, [pc, #72]	@ (8008a40 <TIM_Base_SetConfig+0x13c>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d103      	bne.n	8008a04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	691a      	ldr	r2, [r3, #16]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2201      	movs	r2, #1
 8008a08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d105      	bne.n	8008a22 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	f023 0201 	bic.w	r2, r3, #1
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	611a      	str	r2, [r3, #16]
  }
}
 8008a22:	bf00      	nop
 8008a24:	3714      	adds	r7, #20
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	40010000 	.word	0x40010000
 8008a34:	40000400 	.word	0x40000400
 8008a38:	40000800 	.word	0x40000800
 8008a3c:	40000c00 	.word	0x40000c00
 8008a40:	40010400 	.word	0x40010400
 8008a44:	40014000 	.word	0x40014000
 8008a48:	40014400 	.word	0x40014400
 8008a4c:	40014800 	.word	0x40014800
 8008a50:	40001800 	.word	0x40001800
 8008a54:	40001c00 	.word	0x40001c00
 8008a58:	40002000 	.word	0x40002000

08008a5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b087      	sub	sp, #28
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a1b      	ldr	r3, [r3, #32]
 8008a6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6a1b      	ldr	r3, [r3, #32]
 8008a70:	f023 0201 	bic.w	r2, r3, #1
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	699b      	ldr	r3, [r3, #24]
 8008a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f023 0303 	bic.w	r3, r3, #3
 8008a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68fa      	ldr	r2, [r7, #12]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	f023 0302 	bic.w	r3, r3, #2
 8008aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	697a      	ldr	r2, [r7, #20]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	4a20      	ldr	r2, [pc, #128]	@ (8008b34 <TIM_OC1_SetConfig+0xd8>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d003      	beq.n	8008ac0 <TIM_OC1_SetConfig+0x64>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	4a1f      	ldr	r2, [pc, #124]	@ (8008b38 <TIM_OC1_SetConfig+0xdc>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d10c      	bne.n	8008ada <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	f023 0308 	bic.w	r3, r3, #8
 8008ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	697a      	ldr	r2, [r7, #20]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	f023 0304 	bic.w	r3, r3, #4
 8008ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a15      	ldr	r2, [pc, #84]	@ (8008b34 <TIM_OC1_SetConfig+0xd8>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d003      	beq.n	8008aea <TIM_OC1_SetConfig+0x8e>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a14      	ldr	r2, [pc, #80]	@ (8008b38 <TIM_OC1_SetConfig+0xdc>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d111      	bne.n	8008b0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	693a      	ldr	r2, [r7, #16]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	699b      	ldr	r3, [r3, #24]
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	621a      	str	r2, [r3, #32]
}
 8008b28:	bf00      	nop
 8008b2a:	371c      	adds	r7, #28
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr
 8008b34:	40010000 	.word	0x40010000
 8008b38:	40010400 	.word	0x40010400

08008b3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b087      	sub	sp, #28
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6a1b      	ldr	r3, [r3, #32]
 8008b50:	f023 0210 	bic.w	r2, r3, #16
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	699b      	ldr	r3, [r3, #24]
 8008b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	021b      	lsls	r3, r3, #8
 8008b7a:	68fa      	ldr	r2, [r7, #12]
 8008b7c:	4313      	orrs	r3, r2
 8008b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	f023 0320 	bic.w	r3, r3, #32
 8008b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	011b      	lsls	r3, r3, #4
 8008b8e:	697a      	ldr	r2, [r7, #20]
 8008b90:	4313      	orrs	r3, r2
 8008b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4a22      	ldr	r2, [pc, #136]	@ (8008c20 <TIM_OC2_SetConfig+0xe4>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d003      	beq.n	8008ba4 <TIM_OC2_SetConfig+0x68>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a21      	ldr	r2, [pc, #132]	@ (8008c24 <TIM_OC2_SetConfig+0xe8>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d10d      	bne.n	8008bc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	011b      	lsls	r3, r3, #4
 8008bb2:	697a      	ldr	r2, [r7, #20]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bbe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a17      	ldr	r2, [pc, #92]	@ (8008c20 <TIM_OC2_SetConfig+0xe4>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d003      	beq.n	8008bd0 <TIM_OC2_SetConfig+0x94>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a16      	ldr	r2, [pc, #88]	@ (8008c24 <TIM_OC2_SetConfig+0xe8>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d113      	bne.n	8008bf8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008bd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008bde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	695b      	ldr	r3, [r3, #20]
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	693a      	ldr	r2, [r7, #16]
 8008be8:	4313      	orrs	r3, r2
 8008bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	699b      	ldr	r3, [r3, #24]
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	693a      	ldr	r2, [r7, #16]
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	693a      	ldr	r2, [r7, #16]
 8008bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	685a      	ldr	r2, [r3, #4]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	697a      	ldr	r2, [r7, #20]
 8008c10:	621a      	str	r2, [r3, #32]
}
 8008c12:	bf00      	nop
 8008c14:	371c      	adds	r7, #28
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr
 8008c1e:	bf00      	nop
 8008c20:	40010000 	.word	0x40010000
 8008c24:	40010400 	.word	0x40010400

08008c28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b087      	sub	sp, #28
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a1b      	ldr	r3, [r3, #32]
 8008c36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6a1b      	ldr	r3, [r3, #32]
 8008c3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	69db      	ldr	r3, [r3, #28]
 8008c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f023 0303 	bic.w	r3, r3, #3
 8008c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	021b      	lsls	r3, r3, #8
 8008c78:	697a      	ldr	r2, [r7, #20]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a21      	ldr	r2, [pc, #132]	@ (8008d08 <TIM_OC3_SetConfig+0xe0>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d003      	beq.n	8008c8e <TIM_OC3_SetConfig+0x66>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a20      	ldr	r2, [pc, #128]	@ (8008d0c <TIM_OC3_SetConfig+0xe4>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d10d      	bne.n	8008caa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	68db      	ldr	r3, [r3, #12]
 8008c9a:	021b      	lsls	r3, r3, #8
 8008c9c:	697a      	ldr	r2, [r7, #20]
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a16      	ldr	r2, [pc, #88]	@ (8008d08 <TIM_OC3_SetConfig+0xe0>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d003      	beq.n	8008cba <TIM_OC3_SetConfig+0x92>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a15      	ldr	r2, [pc, #84]	@ (8008d0c <TIM_OC3_SetConfig+0xe4>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d113      	bne.n	8008ce2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	695b      	ldr	r3, [r3, #20]
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	693a      	ldr	r2, [r7, #16]
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	699b      	ldr	r3, [r3, #24]
 8008cda:	011b      	lsls	r3, r3, #4
 8008cdc:	693a      	ldr	r2, [r7, #16]
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	693a      	ldr	r2, [r7, #16]
 8008ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	685a      	ldr	r2, [r3, #4]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	697a      	ldr	r2, [r7, #20]
 8008cfa:	621a      	str	r2, [r3, #32]
}
 8008cfc:	bf00      	nop
 8008cfe:	371c      	adds	r7, #28
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr
 8008d08:	40010000 	.word	0x40010000
 8008d0c:	40010400 	.word	0x40010400

08008d10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b087      	sub	sp, #28
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a1b      	ldr	r3, [r3, #32]
 8008d1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a1b      	ldr	r3, [r3, #32]
 8008d24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	69db      	ldr	r3, [r3, #28]
 8008d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	021b      	lsls	r3, r3, #8
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	031b      	lsls	r3, r3, #12
 8008d62:	693a      	ldr	r2, [r7, #16]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	4a12      	ldr	r2, [pc, #72]	@ (8008db4 <TIM_OC4_SetConfig+0xa4>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d003      	beq.n	8008d78 <TIM_OC4_SetConfig+0x68>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	4a11      	ldr	r2, [pc, #68]	@ (8008db8 <TIM_OC4_SetConfig+0xa8>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d109      	bne.n	8008d8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	019b      	lsls	r3, r3, #6
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	697a      	ldr	r2, [r7, #20]
 8008d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	693a      	ldr	r2, [r7, #16]
 8008da4:	621a      	str	r2, [r3, #32]
}
 8008da6:	bf00      	nop
 8008da8:	371c      	adds	r7, #28
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	40010000 	.word	0x40010000
 8008db8:	40010400 	.word	0x40010400

08008dbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b087      	sub	sp, #28
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6a1b      	ldr	r3, [r3, #32]
 8008dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6a1b      	ldr	r3, [r3, #32]
 8008dd2:	f023 0201 	bic.w	r2, r3, #1
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	699b      	ldr	r3, [r3, #24]
 8008dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	011b      	lsls	r3, r3, #4
 8008dec:	693a      	ldr	r2, [r7, #16]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	f023 030a 	bic.w	r3, r3, #10
 8008df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008dfa:	697a      	ldr	r2, [r7, #20]
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	621a      	str	r2, [r3, #32]
}
 8008e0e:	bf00      	nop
 8008e10:	371c      	adds	r7, #28
 8008e12:	46bd      	mov	sp, r7
 8008e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e18:	4770      	bx	lr

08008e1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e1a:	b480      	push	{r7}
 8008e1c:	b087      	sub	sp, #28
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	60f8      	str	r0, [r7, #12]
 8008e22:	60b9      	str	r1, [r7, #8]
 8008e24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6a1b      	ldr	r3, [r3, #32]
 8008e30:	f023 0210 	bic.w	r2, r3, #16
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	699b      	ldr	r3, [r3, #24]
 8008e3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	031b      	lsls	r3, r3, #12
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	011b      	lsls	r3, r3, #4
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	693a      	ldr	r2, [r7, #16]
 8008e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	697a      	ldr	r2, [r7, #20]
 8008e6c:	621a      	str	r2, [r3, #32]
}
 8008e6e:	bf00      	nop
 8008e70:	371c      	adds	r7, #28
 8008e72:	46bd      	mov	sp, r7
 8008e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e78:	4770      	bx	lr

08008e7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e7a:	b480      	push	{r7}
 8008e7c:	b085      	sub	sp, #20
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	6078      	str	r0, [r7, #4]
 8008e82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e92:	683a      	ldr	r2, [r7, #0]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	f043 0307 	orr.w	r3, r3, #7
 8008e9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	609a      	str	r2, [r3, #8]
}
 8008ea4:	bf00      	nop
 8008ea6:	3714      	adds	r7, #20
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b087      	sub	sp, #28
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	60f8      	str	r0, [r7, #12]
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	607a      	str	r2, [r7, #4]
 8008ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008eca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	021a      	lsls	r2, r3, #8
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	431a      	orrs	r2, r3
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	697a      	ldr	r2, [r7, #20]
 8008eda:	4313      	orrs	r3, r2
 8008edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	697a      	ldr	r2, [r7, #20]
 8008ee2:	609a      	str	r2, [r3, #8]
}
 8008ee4:	bf00      	nop
 8008ee6:	371c      	adds	r7, #28
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b087      	sub	sp, #28
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	f003 031f 	and.w	r3, r3, #31
 8008f02:	2201      	movs	r2, #1
 8008f04:	fa02 f303 	lsl.w	r3, r2, r3
 8008f08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	6a1a      	ldr	r2, [r3, #32]
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	43db      	mvns	r3, r3
 8008f12:	401a      	ands	r2, r3
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	6a1a      	ldr	r2, [r3, #32]
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f003 031f 	and.w	r3, r3, #31
 8008f22:	6879      	ldr	r1, [r7, #4]
 8008f24:	fa01 f303 	lsl.w	r3, r1, r3
 8008f28:	431a      	orrs	r2, r3
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	621a      	str	r2, [r3, #32]
}
 8008f2e:	bf00      	nop
 8008f30:	371c      	adds	r7, #28
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr
	...

08008f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d101      	bne.n	8008f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f50:	2302      	movs	r3, #2
 8008f52:	e05a      	b.n	800900a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2201      	movs	r2, #1
 8008f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2202      	movs	r2, #2
 8008f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	689b      	ldr	r3, [r3, #8]
 8008f72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	68fa      	ldr	r2, [r7, #12]
 8008f8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a21      	ldr	r2, [pc, #132]	@ (8009018 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d022      	beq.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fa0:	d01d      	beq.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800901c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d018      	beq.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8009020 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d013      	beq.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a1a      	ldr	r2, [pc, #104]	@ (8009024 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d00e      	beq.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a18      	ldr	r2, [pc, #96]	@ (8009028 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d009      	beq.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a17      	ldr	r2, [pc, #92]	@ (800902c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d004      	beq.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a15      	ldr	r2, [pc, #84]	@ (8009030 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d10c      	bne.n	8008ff8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fe4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009008:	2300      	movs	r3, #0
}
 800900a:	4618      	mov	r0, r3
 800900c:	3714      	adds	r7, #20
 800900e:	46bd      	mov	sp, r7
 8009010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009014:	4770      	bx	lr
 8009016:	bf00      	nop
 8009018:	40010000 	.word	0x40010000
 800901c:	40000400 	.word	0x40000400
 8009020:	40000800 	.word	0x40000800
 8009024:	40000c00 	.word	0x40000c00
 8009028:	40010400 	.word	0x40010400
 800902c:	40014000 	.word	0x40014000
 8009030:	40001800 	.word	0x40001800

08009034 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800903e:	2300      	movs	r3, #0
 8009040:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009048:	2b01      	cmp	r3, #1
 800904a:	d101      	bne.n	8009050 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800904c:	2302      	movs	r3, #2
 800904e:	e03d      	b.n	80090cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	68db      	ldr	r3, [r3, #12]
 8009062:	4313      	orrs	r3, r2
 8009064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	4313      	orrs	r3, r2
 8009072:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4313      	orrs	r3, r2
 800908e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	4313      	orrs	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	695b      	ldr	r3, [r3, #20]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	69db      	ldr	r3, [r3, #28]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80090ca:	2300      	movs	r3, #0
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3714      	adds	r7, #20
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d101      	bne.n	80090ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e042      	b.n	8009170 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d106      	bne.n	8009104 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f7fb f97e 	bl	8004400 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2224      	movs	r2, #36	@ 0x24
 8009108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	68da      	ldr	r2, [r3, #12]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800911a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 ff77 	bl	800a010 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	691a      	ldr	r2, [r3, #16]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009130:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	695a      	ldr	r2, [r3, #20]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009140:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	68da      	ldr	r2, [r3, #12]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009150:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2220      	movs	r2, #32
 800915c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2220      	movs	r2, #32
 8009164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3708      	adds	r7, #8
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b08c      	sub	sp, #48	@ 0x30
 800917c:	af00      	add	r7, sp, #0
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	60b9      	str	r1, [r7, #8]
 8009182:	4613      	mov	r3, r2
 8009184:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800918c:	b2db      	uxtb	r3, r3
 800918e:	2b20      	cmp	r3, #32
 8009190:	d156      	bne.n	8009240 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d002      	beq.n	800919e <HAL_UART_Transmit_DMA+0x26>
 8009198:	88fb      	ldrh	r3, [r7, #6]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d101      	bne.n	80091a2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	e04f      	b.n	8009242 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80091a2:	68ba      	ldr	r2, [r7, #8]
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	88fa      	ldrh	r2, [r7, #6]
 80091ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	88fa      	ldrh	r2, [r7, #6]
 80091b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	2221      	movs	r2, #33	@ 0x21
 80091be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c6:	4a21      	ldr	r2, [pc, #132]	@ (800924c <HAL_UART_Transmit_DMA+0xd4>)
 80091c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091ce:	4a20      	ldr	r2, [pc, #128]	@ (8009250 <HAL_UART_Transmit_DMA+0xd8>)
 80091d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091d6:	4a1f      	ldr	r2, [pc, #124]	@ (8009254 <HAL_UART_Transmit_DMA+0xdc>)
 80091d8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091de:	2200      	movs	r2, #0
 80091e0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80091e2:	f107 0308 	add.w	r3, r7, #8
 80091e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80091ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ee:	6819      	ldr	r1, [r3, #0]
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	3304      	adds	r3, #4
 80091f6:	461a      	mov	r2, r3
 80091f8:	88fb      	ldrh	r3, [r7, #6]
 80091fa:	f7fc fcb7 	bl	8005b6c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009206:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	3314      	adds	r3, #20
 800920e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	e853 3f00 	ldrex	r3, [r3]
 8009216:	617b      	str	r3, [r7, #20]
   return(result);
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800921e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	3314      	adds	r3, #20
 8009226:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009228:	627a      	str	r2, [r7, #36]	@ 0x24
 800922a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922c:	6a39      	ldr	r1, [r7, #32]
 800922e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009230:	e841 2300 	strex	r3, r2, [r1]
 8009234:	61fb      	str	r3, [r7, #28]
   return(result);
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d1e5      	bne.n	8009208 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800923c:	2300      	movs	r3, #0
 800923e:	e000      	b.n	8009242 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8009240:	2302      	movs	r3, #2
  }
}
 8009242:	4618      	mov	r0, r3
 8009244:	3730      	adds	r7, #48	@ 0x30
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	0800989d 	.word	0x0800989d
 8009250:	08009937 	.word	0x08009937
 8009254:	08009abb 	.word	0x08009abb

08009258 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08c      	sub	sp, #48	@ 0x30
 800925c:	af00      	add	r7, sp, #0
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	60b9      	str	r1, [r7, #8]
 8009262:	4613      	mov	r3, r2
 8009264:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800926c:	b2db      	uxtb	r3, r3
 800926e:	2b20      	cmp	r3, #32
 8009270:	d14a      	bne.n	8009308 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d002      	beq.n	800927e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009278:	88fb      	ldrh	r3, [r7, #6]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d101      	bne.n	8009282 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800927e:	2301      	movs	r3, #1
 8009280:	e043      	b.n	800930a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2201      	movs	r2, #1
 8009286:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2200      	movs	r2, #0
 800928c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800928e:	88fb      	ldrh	r3, [r7, #6]
 8009290:	461a      	mov	r2, r3
 8009292:	68b9      	ldr	r1, [r7, #8]
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f000 fc5b 	bl	8009b50 <UART_Start_Receive_DMA>
 800929a:	4603      	mov	r3, r0
 800929c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80092a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d12c      	bne.n	8009302 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d125      	bne.n	80092fc <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092b0:	2300      	movs	r3, #0
 80092b2:	613b      	str	r3, [r7, #16]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	613b      	str	r3, [r7, #16]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	613b      	str	r3, [r7, #16]
 80092c4:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	330c      	adds	r3, #12
 80092cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	e853 3f00 	ldrex	r3, [r3]
 80092d4:	617b      	str	r3, [r7, #20]
   return(result);
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	f043 0310 	orr.w	r3, r3, #16
 80092dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	330c      	adds	r3, #12
 80092e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80092e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ea:	6a39      	ldr	r1, [r7, #32]
 80092ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092ee:	e841 2300 	strex	r3, r2, [r1]
 80092f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d1e5      	bne.n	80092c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80092fa:	e002      	b.n	8009302 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009302:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009306:	e000      	b.n	800930a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8009308:	2302      	movs	r3, #2
  }
}
 800930a:	4618      	mov	r0, r3
 800930c:	3730      	adds	r7, #48	@ 0x30
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
	...

08009314 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b0ba      	sub	sp, #232	@ 0xe8
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	695b      	ldr	r3, [r3, #20]
 8009336:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800933a:	2300      	movs	r3, #0
 800933c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009340:	2300      	movs	r3, #0
 8009342:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800934a:	f003 030f 	and.w	r3, r3, #15
 800934e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009352:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009356:	2b00      	cmp	r3, #0
 8009358:	d10f      	bne.n	800937a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800935a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800935e:	f003 0320 	and.w	r3, r3, #32
 8009362:	2b00      	cmp	r3, #0
 8009364:	d009      	beq.n	800937a <HAL_UART_IRQHandler+0x66>
 8009366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800936a:	f003 0320 	and.w	r3, r3, #32
 800936e:	2b00      	cmp	r3, #0
 8009370:	d003      	beq.n	800937a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 fd8d 	bl	8009e92 <UART_Receive_IT>
      return;
 8009378:	e25b      	b.n	8009832 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800937a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800937e:	2b00      	cmp	r3, #0
 8009380:	f000 80de 	beq.w	8009540 <HAL_UART_IRQHandler+0x22c>
 8009384:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009388:	f003 0301 	and.w	r3, r3, #1
 800938c:	2b00      	cmp	r3, #0
 800938e:	d106      	bne.n	800939e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009394:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009398:	2b00      	cmp	r3, #0
 800939a:	f000 80d1 	beq.w	8009540 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800939e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093a2:	f003 0301 	and.w	r3, r3, #1
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d00b      	beq.n	80093c2 <HAL_UART_IRQHandler+0xae>
 80093aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d005      	beq.n	80093c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ba:	f043 0201 	orr.w	r2, r3, #1
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80093c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093c6:	f003 0304 	and.w	r3, r3, #4
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00b      	beq.n	80093e6 <HAL_UART_IRQHandler+0xd2>
 80093ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093d2:	f003 0301 	and.w	r3, r3, #1
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d005      	beq.n	80093e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093de:	f043 0202 	orr.w	r2, r3, #2
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80093e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093ea:	f003 0302 	and.w	r3, r3, #2
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00b      	beq.n	800940a <HAL_UART_IRQHandler+0xf6>
 80093f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d005      	beq.n	800940a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009402:	f043 0204 	orr.w	r2, r3, #4
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800940a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800940e:	f003 0308 	and.w	r3, r3, #8
 8009412:	2b00      	cmp	r3, #0
 8009414:	d011      	beq.n	800943a <HAL_UART_IRQHandler+0x126>
 8009416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800941a:	f003 0320 	and.w	r3, r3, #32
 800941e:	2b00      	cmp	r3, #0
 8009420:	d105      	bne.n	800942e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	2b00      	cmp	r3, #0
 800942c:	d005      	beq.n	800943a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009432:	f043 0208 	orr.w	r2, r3, #8
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800943e:	2b00      	cmp	r3, #0
 8009440:	f000 81f2 	beq.w	8009828 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009448:	f003 0320 	and.w	r3, r3, #32
 800944c:	2b00      	cmp	r3, #0
 800944e:	d008      	beq.n	8009462 <HAL_UART_IRQHandler+0x14e>
 8009450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009454:	f003 0320 	and.w	r3, r3, #32
 8009458:	2b00      	cmp	r3, #0
 800945a:	d002      	beq.n	8009462 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f000 fd18 	bl	8009e92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	695b      	ldr	r3, [r3, #20]
 8009468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800946c:	2b40      	cmp	r3, #64	@ 0x40
 800946e:	bf0c      	ite	eq
 8009470:	2301      	moveq	r3, #1
 8009472:	2300      	movne	r3, #0
 8009474:	b2db      	uxtb	r3, r3
 8009476:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800947e:	f003 0308 	and.w	r3, r3, #8
 8009482:	2b00      	cmp	r3, #0
 8009484:	d103      	bne.n	800948e <HAL_UART_IRQHandler+0x17a>
 8009486:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800948a:	2b00      	cmp	r3, #0
 800948c:	d04f      	beq.n	800952e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 fc20 	bl	8009cd4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	695b      	ldr	r3, [r3, #20]
 800949a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800949e:	2b40      	cmp	r3, #64	@ 0x40
 80094a0:	d141      	bne.n	8009526 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	3314      	adds	r3, #20
 80094a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80094b0:	e853 3f00 	ldrex	r3, [r3]
 80094b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80094b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	3314      	adds	r3, #20
 80094ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80094ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80094d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80094da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80094de:	e841 2300 	strex	r3, r2, [r1]
 80094e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80094e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1d9      	bne.n	80094a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d013      	beq.n	800951e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094fa:	4a7e      	ldr	r2, [pc, #504]	@ (80096f4 <HAL_UART_IRQHandler+0x3e0>)
 80094fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009502:	4618      	mov	r0, r3
 8009504:	f7fc fbfa 	bl	8005cfc <HAL_DMA_Abort_IT>
 8009508:	4603      	mov	r3, r0
 800950a:	2b00      	cmp	r3, #0
 800950c:	d016      	beq.n	800953c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009518:	4610      	mov	r0, r2
 800951a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800951c:	e00e      	b.n	800953c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f000 f9b2 	bl	8009888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009524:	e00a      	b.n	800953c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 f9ae 	bl	8009888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800952c:	e006      	b.n	800953c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 f9aa 	bl	8009888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800953a:	e175      	b.n	8009828 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800953c:	bf00      	nop
    return;
 800953e:	e173      	b.n	8009828 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009544:	2b01      	cmp	r3, #1
 8009546:	f040 814f 	bne.w	80097e8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800954a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800954e:	f003 0310 	and.w	r3, r3, #16
 8009552:	2b00      	cmp	r3, #0
 8009554:	f000 8148 	beq.w	80097e8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800955c:	f003 0310 	and.w	r3, r3, #16
 8009560:	2b00      	cmp	r3, #0
 8009562:	f000 8141 	beq.w	80097e8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009566:	2300      	movs	r3, #0
 8009568:	60bb      	str	r3, [r7, #8]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	60bb      	str	r3, [r7, #8]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	60bb      	str	r3, [r7, #8]
 800957a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	695b      	ldr	r3, [r3, #20]
 8009582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009586:	2b40      	cmp	r3, #64	@ 0x40
 8009588:	f040 80b6 	bne.w	80096f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009598:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800959c:	2b00      	cmp	r3, #0
 800959e:	f000 8145 	beq.w	800982c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80095a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80095aa:	429a      	cmp	r2, r3
 80095ac:	f080 813e 	bcs.w	800982c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80095b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095bc:	69db      	ldr	r3, [r3, #28]
 80095be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095c2:	f000 8088 	beq.w	80096d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	330c      	adds	r3, #12
 80095cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80095d4:	e853 3f00 	ldrex	r3, [r3]
 80095d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80095dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80095e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	330c      	adds	r3, #12
 80095ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80095f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80095f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80095fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009602:	e841 2300 	strex	r3, r2, [r1]
 8009606:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800960a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1d9      	bne.n	80095c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	3314      	adds	r3, #20
 8009618:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800961c:	e853 3f00 	ldrex	r3, [r3]
 8009620:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009622:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009624:	f023 0301 	bic.w	r3, r3, #1
 8009628:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	3314      	adds	r3, #20
 8009632:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009636:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800963a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800963e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009642:	e841 2300 	strex	r3, r2, [r1]
 8009646:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009648:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1e1      	bne.n	8009612 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3314      	adds	r3, #20
 8009654:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800965e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009660:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3314      	adds	r3, #20
 800966e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009672:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009674:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009676:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009678:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800967a:	e841 2300 	strex	r3, r2, [r1]
 800967e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1e3      	bne.n	800964e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2220      	movs	r2, #32
 800968a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	330c      	adds	r3, #12
 800969a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80096a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096a6:	f023 0310 	bic.w	r3, r3, #16
 80096aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	330c      	adds	r3, #12
 80096b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80096b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80096ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80096be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096c0:	e841 2300 	strex	r3, r2, [r1]
 80096c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80096c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d1e3      	bne.n	8009694 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7fc faa3 	bl	8005c1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2202      	movs	r2, #2
 80096da:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	1ad3      	subs	r3, r2, r3
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	4619      	mov	r1, r3
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f7f8 faa9 	bl	8001c44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80096f2:	e09b      	b.n	800982c <HAL_UART_IRQHandler+0x518>
 80096f4:	08009d9b 	.word	0x08009d9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009700:	b29b      	uxth	r3, r3
 8009702:	1ad3      	subs	r3, r2, r3
 8009704:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800970c:	b29b      	uxth	r3, r3
 800970e:	2b00      	cmp	r3, #0
 8009710:	f000 808e 	beq.w	8009830 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009714:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009718:	2b00      	cmp	r3, #0
 800971a:	f000 8089 	beq.w	8009830 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	330c      	adds	r3, #12
 8009724:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009728:	e853 3f00 	ldrex	r3, [r3]
 800972c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800972e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009730:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009734:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	330c      	adds	r3, #12
 800973e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009742:	647a      	str	r2, [r7, #68]	@ 0x44
 8009744:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009746:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009748:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800974a:	e841 2300 	strex	r3, r2, [r1]
 800974e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009752:	2b00      	cmp	r3, #0
 8009754:	d1e3      	bne.n	800971e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	3314      	adds	r3, #20
 800975c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800975e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009760:	e853 3f00 	ldrex	r3, [r3]
 8009764:	623b      	str	r3, [r7, #32]
   return(result);
 8009766:	6a3b      	ldr	r3, [r7, #32]
 8009768:	f023 0301 	bic.w	r3, r3, #1
 800976c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	3314      	adds	r3, #20
 8009776:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800977a:	633a      	str	r2, [r7, #48]	@ 0x30
 800977c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800977e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009782:	e841 2300 	strex	r3, r2, [r1]
 8009786:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800978a:	2b00      	cmp	r3, #0
 800978c:	d1e3      	bne.n	8009756 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2220      	movs	r2, #32
 8009792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2200      	movs	r2, #0
 800979a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	330c      	adds	r3, #12
 80097a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	e853 3f00 	ldrex	r3, [r3]
 80097aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f023 0310 	bic.w	r3, r3, #16
 80097b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	330c      	adds	r3, #12
 80097bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80097c0:	61fa      	str	r2, [r7, #28]
 80097c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c4:	69b9      	ldr	r1, [r7, #24]
 80097c6:	69fa      	ldr	r2, [r7, #28]
 80097c8:	e841 2300 	strex	r3, r2, [r1]
 80097cc:	617b      	str	r3, [r7, #20]
   return(result);
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d1e3      	bne.n	800979c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2202      	movs	r2, #2
 80097d8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80097da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80097de:	4619      	mov	r1, r3
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f7f8 fa2f 	bl	8001c44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80097e6:	e023      	b.n	8009830 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80097e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d009      	beq.n	8009808 <HAL_UART_IRQHandler+0x4f4>
 80097f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d003      	beq.n	8009808 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 fade 	bl	8009dc2 <UART_Transmit_IT>
    return;
 8009806:	e014      	b.n	8009832 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800980c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009810:	2b00      	cmp	r3, #0
 8009812:	d00e      	beq.n	8009832 <HAL_UART_IRQHandler+0x51e>
 8009814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800981c:	2b00      	cmp	r3, #0
 800981e:	d008      	beq.n	8009832 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 fb1e 	bl	8009e62 <UART_EndTransmit_IT>
    return;
 8009826:	e004      	b.n	8009832 <HAL_UART_IRQHandler+0x51e>
    return;
 8009828:	bf00      	nop
 800982a:	e002      	b.n	8009832 <HAL_UART_IRQHandler+0x51e>
      return;
 800982c:	bf00      	nop
 800982e:	e000      	b.n	8009832 <HAL_UART_IRQHandler+0x51e>
      return;
 8009830:	bf00      	nop
  }
}
 8009832:	37e8      	adds	r7, #232	@ 0xe8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009840:	bf00      	nop
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009854:	bf00      	nop
 8009856:	370c      	adds	r7, #12
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr

08009860 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009868:	bf00      	nop
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800987c:	bf00      	nop
 800987e:	370c      	adds	r7, #12
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr

08009888 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009888:	b480      	push	{r7}
 800988a:	b083      	sub	sp, #12
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009890:	bf00      	nop
 8009892:	370c      	adds	r7, #12
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr

0800989c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b090      	sub	sp, #64	@ 0x40
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d137      	bne.n	8009928 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80098b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098ba:	2200      	movs	r2, #0
 80098bc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80098be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3314      	adds	r3, #20
 80098c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c8:	e853 3f00 	ldrex	r3, [r3]
 80098cc:	623b      	str	r3, [r7, #32]
   return(result);
 80098ce:	6a3b      	ldr	r3, [r7, #32]
 80098d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	3314      	adds	r3, #20
 80098dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80098de:	633a      	str	r2, [r7, #48]	@ 0x30
 80098e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098e6:	e841 2300 	strex	r3, r2, [r1]
 80098ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1e5      	bne.n	80098be <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80098f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	330c      	adds	r3, #12
 80098f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	e853 3f00 	ldrex	r3, [r3]
 8009900:	60fb      	str	r3, [r7, #12]
   return(result);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009908:	637b      	str	r3, [r7, #52]	@ 0x34
 800990a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	330c      	adds	r3, #12
 8009910:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009912:	61fa      	str	r2, [r7, #28]
 8009914:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009916:	69b9      	ldr	r1, [r7, #24]
 8009918:	69fa      	ldr	r2, [r7, #28]
 800991a:	e841 2300 	strex	r3, r2, [r1]
 800991e:	617b      	str	r3, [r7, #20]
   return(result);
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d1e5      	bne.n	80098f2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009926:	e002      	b.n	800992e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009928:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800992a:	f7ff ff85 	bl	8009838 <HAL_UART_TxCpltCallback>
}
 800992e:	bf00      	nop
 8009930:	3740      	adds	r7, #64	@ 0x40
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b084      	sub	sp, #16
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009942:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009944:	68f8      	ldr	r0, [r7, #12]
 8009946:	f7ff ff81 	bl	800984c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800994a:	bf00      	nop
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}

08009952 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009952:	b580      	push	{r7, lr}
 8009954:	b09c      	sub	sp, #112	@ 0x70
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800995e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800996a:	2b00      	cmp	r3, #0
 800996c:	d172      	bne.n	8009a54 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800996e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009970:	2200      	movs	r2, #0
 8009972:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	330c      	adds	r3, #12
 800997a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800997c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800997e:	e853 3f00 	ldrex	r3, [r3]
 8009982:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009986:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800998a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800998c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	330c      	adds	r3, #12
 8009992:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009994:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009996:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009998:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800999a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800999c:	e841 2300 	strex	r3, r2, [r1]
 80099a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80099a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d1e5      	bne.n	8009974 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	3314      	adds	r3, #20
 80099ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099b2:	e853 3f00 	ldrex	r3, [r3]
 80099b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ba:	f023 0301 	bic.w	r3, r3, #1
 80099be:	667b      	str	r3, [r7, #100]	@ 0x64
 80099c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	3314      	adds	r3, #20
 80099c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80099c8:	647a      	str	r2, [r7, #68]	@ 0x44
 80099ca:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099d0:	e841 2300 	strex	r3, r2, [r1]
 80099d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d1e5      	bne.n	80099a8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	3314      	adds	r3, #20
 80099e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e6:	e853 3f00 	ldrex	r3, [r3]
 80099ea:	623b      	str	r3, [r7, #32]
   return(result);
 80099ec:	6a3b      	ldr	r3, [r7, #32]
 80099ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80099f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	3314      	adds	r3, #20
 80099fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80099fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80099fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a04:	e841 2300 	strex	r3, r2, [r1]
 8009a08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d1e5      	bne.n	80099dc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009a10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a12:	2220      	movs	r2, #32
 8009a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d119      	bne.n	8009a54 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	330c      	adds	r3, #12
 8009a26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	e853 3f00 	ldrex	r3, [r3]
 8009a2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f023 0310 	bic.w	r3, r3, #16
 8009a36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	330c      	adds	r3, #12
 8009a3e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009a40:	61fa      	str	r2, [r7, #28]
 8009a42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a44:	69b9      	ldr	r1, [r7, #24]
 8009a46:	69fa      	ldr	r2, [r7, #28]
 8009a48:	e841 2300 	strex	r3, r2, [r1]
 8009a4c:	617b      	str	r3, [r7, #20]
   return(result);
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d1e5      	bne.n	8009a20 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a56:	2200      	movs	r2, #0
 8009a58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a5e:	2b01      	cmp	r3, #1
 8009a60:	d106      	bne.n	8009a70 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a66:	4619      	mov	r1, r3
 8009a68:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009a6a:	f7f8 f8eb 	bl	8001c44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009a6e:	e002      	b.n	8009a76 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009a70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009a72:	f7ff fef5 	bl	8009860 <HAL_UART_RxCpltCallback>
}
 8009a76:	bf00      	nop
 8009a78:	3770      	adds	r7, #112	@ 0x70
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}

08009a7e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009a7e:	b580      	push	{r7, lr}
 8009a80:	b084      	sub	sp, #16
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a8a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d108      	bne.n	8009aac <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a9e:	085b      	lsrs	r3, r3, #1
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f7f8 f8cd 	bl	8001c44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009aaa:	e002      	b.n	8009ab2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009aac:	68f8      	ldr	r0, [r7, #12]
 8009aae:	f7ff fee1 	bl	8009874 <HAL_UART_RxHalfCpltCallback>
}
 8009ab2:	bf00      	nop
 8009ab4:	3710      	adds	r7, #16
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}

08009aba <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009aba:	b580      	push	{r7, lr}
 8009abc:	b084      	sub	sp, #16
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aca:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	695b      	ldr	r3, [r3, #20]
 8009ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ad6:	2b80      	cmp	r3, #128	@ 0x80
 8009ad8:	bf0c      	ite	eq
 8009ada:	2301      	moveq	r3, #1
 8009adc:	2300      	movne	r3, #0
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	2b21      	cmp	r3, #33	@ 0x21
 8009aec:	d108      	bne.n	8009b00 <UART_DMAError+0x46>
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d005      	beq.n	8009b00 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	2200      	movs	r2, #0
 8009af8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009afa:	68b8      	ldr	r0, [r7, #8]
 8009afc:	f000 f8c2 	bl	8009c84 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	695b      	ldr	r3, [r3, #20]
 8009b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b0a:	2b40      	cmp	r3, #64	@ 0x40
 8009b0c:	bf0c      	ite	eq
 8009b0e:	2301      	moveq	r3, #1
 8009b10:	2300      	movne	r3, #0
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b1c:	b2db      	uxtb	r3, r3
 8009b1e:	2b22      	cmp	r3, #34	@ 0x22
 8009b20:	d108      	bne.n	8009b34 <UART_DMAError+0x7a>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d005      	beq.n	8009b34 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009b2e:	68b8      	ldr	r0, [r7, #8]
 8009b30:	f000 f8d0 	bl	8009cd4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b38:	f043 0210 	orr.w	r2, r3, #16
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b40:	68b8      	ldr	r0, [r7, #8]
 8009b42:	f7ff fea1 	bl	8009888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b46:	bf00      	nop
 8009b48:	3710      	adds	r7, #16
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
	...

08009b50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b098      	sub	sp, #96	@ 0x60
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	4613      	mov	r3, r2
 8009b5c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009b5e:	68ba      	ldr	r2, [r7, #8]
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	88fa      	ldrh	r2, [r7, #6]
 8009b68:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2222      	movs	r2, #34	@ 0x22
 8009b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b7c:	4a3e      	ldr	r2, [pc, #248]	@ (8009c78 <UART_Start_Receive_DMA+0x128>)
 8009b7e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b84:	4a3d      	ldr	r2, [pc, #244]	@ (8009c7c <UART_Start_Receive_DMA+0x12c>)
 8009b86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b8c:	4a3c      	ldr	r2, [pc, #240]	@ (8009c80 <UART_Start_Receive_DMA+0x130>)
 8009b8e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b94:	2200      	movs	r2, #0
 8009b96:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009b98:	f107 0308 	add.w	r3, r7, #8
 8009b9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	3304      	adds	r3, #4
 8009ba8:	4619      	mov	r1, r3
 8009baa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	88fb      	ldrh	r3, [r7, #6]
 8009bb0:	f7fb ffdc 	bl	8005b6c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	613b      	str	r3, [r7, #16]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	613b      	str	r3, [r7, #16]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	613b      	str	r3, [r7, #16]
 8009bc8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d019      	beq.n	8009c06 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	330c      	adds	r3, #12
 8009bd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bdc:	e853 3f00 	ldrex	r3, [r3]
 8009be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009be8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	330c      	adds	r3, #12
 8009bf0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bf2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009bf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009bfa:	e841 2300 	strex	r3, r2, [r1]
 8009bfe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009c00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d1e5      	bne.n	8009bd2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	3314      	adds	r3, #20
 8009c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c18:	f043 0301 	orr.w	r3, r3, #1
 8009c1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	3314      	adds	r3, #20
 8009c24:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c26:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009c28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e5      	bne.n	8009c06 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	3314      	adds	r3, #20
 8009c40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	e853 3f00 	ldrex	r3, [r3]
 8009c48:	617b      	str	r3, [r7, #20]
   return(result);
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c50:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	3314      	adds	r3, #20
 8009c58:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c5a:	627a      	str	r2, [r7, #36]	@ 0x24
 8009c5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5e:	6a39      	ldr	r1, [r7, #32]
 8009c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c68:	69fb      	ldr	r3, [r7, #28]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1e5      	bne.n	8009c3a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009c6e:	2300      	movs	r3, #0
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3760      	adds	r7, #96	@ 0x60
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}
 8009c78:	08009953 	.word	0x08009953
 8009c7c:	08009a7f 	.word	0x08009a7f
 8009c80:	08009abb 	.word	0x08009abb

08009c84 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b089      	sub	sp, #36	@ 0x24
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	330c      	adds	r3, #12
 8009c92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	e853 3f00 	ldrex	r3, [r3]
 8009c9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009ca2:	61fb      	str	r3, [r7, #28]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	330c      	adds	r3, #12
 8009caa:	69fa      	ldr	r2, [r7, #28]
 8009cac:	61ba      	str	r2, [r7, #24]
 8009cae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb0:	6979      	ldr	r1, [r7, #20]
 8009cb2:	69ba      	ldr	r2, [r7, #24]
 8009cb4:	e841 2300 	strex	r3, r2, [r1]
 8009cb8:	613b      	str	r3, [r7, #16]
   return(result);
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1e5      	bne.n	8009c8c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2220      	movs	r2, #32
 8009cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009cc8:	bf00      	nop
 8009cca:	3724      	adds	r7, #36	@ 0x24
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b095      	sub	sp, #84	@ 0x54
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	330c      	adds	r3, #12
 8009ce2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ce6:	e853 3f00 	ldrex	r3, [r3]
 8009cea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	330c      	adds	r3, #12
 8009cfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009cfc:	643a      	str	r2, [r7, #64]	@ 0x40
 8009cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d04:	e841 2300 	strex	r3, r2, [r1]
 8009d08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d1e5      	bne.n	8009cdc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	3314      	adds	r3, #20
 8009d16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d18:	6a3b      	ldr	r3, [r7, #32]
 8009d1a:	e853 3f00 	ldrex	r3, [r3]
 8009d1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d20:	69fb      	ldr	r3, [r7, #28]
 8009d22:	f023 0301 	bic.w	r3, r3, #1
 8009d26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	3314      	adds	r3, #20
 8009d2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d38:	e841 2300 	strex	r3, r2, [r1]
 8009d3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d1e5      	bne.n	8009d10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d119      	bne.n	8009d80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	330c      	adds	r3, #12
 8009d52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	e853 3f00 	ldrex	r3, [r3]
 8009d5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	f023 0310 	bic.w	r3, r3, #16
 8009d62:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	330c      	adds	r3, #12
 8009d6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d6c:	61ba      	str	r2, [r7, #24]
 8009d6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d70:	6979      	ldr	r1, [r7, #20]
 8009d72:	69ba      	ldr	r2, [r7, #24]
 8009d74:	e841 2300 	strex	r3, r2, [r1]
 8009d78:	613b      	str	r3, [r7, #16]
   return(result);
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1e5      	bne.n	8009d4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2220      	movs	r2, #32
 8009d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009d8e:	bf00      	nop
 8009d90:	3754      	adds	r7, #84	@ 0x54
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d9a:	b580      	push	{r7, lr}
 8009d9c:	b084      	sub	sp, #16
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2200      	movs	r2, #0
 8009dac:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2200      	movs	r2, #0
 8009db2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009db4:	68f8      	ldr	r0, [r7, #12]
 8009db6:	f7ff fd67 	bl	8009888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dba:	bf00      	nop
 8009dbc:	3710      	adds	r7, #16
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009dc2:	b480      	push	{r7}
 8009dc4:	b085      	sub	sp, #20
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b21      	cmp	r3, #33	@ 0x21
 8009dd4:	d13e      	bne.n	8009e54 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	689b      	ldr	r3, [r3, #8]
 8009dda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009dde:	d114      	bne.n	8009e0a <UART_Transmit_IT+0x48>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	691b      	ldr	r3, [r3, #16]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d110      	bne.n	8009e0a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a1b      	ldr	r3, [r3, #32]
 8009dec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	881b      	ldrh	r3, [r3, #0]
 8009df2:	461a      	mov	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009dfc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a1b      	ldr	r3, [r3, #32]
 8009e02:	1c9a      	adds	r2, r3, #2
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	621a      	str	r2, [r3, #32]
 8009e08:	e008      	b.n	8009e1c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a1b      	ldr	r3, [r3, #32]
 8009e0e:	1c59      	adds	r1, r3, #1
 8009e10:	687a      	ldr	r2, [r7, #4]
 8009e12:	6211      	str	r1, [r2, #32]
 8009e14:	781a      	ldrb	r2, [r3, #0]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	3b01      	subs	r3, #1
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	687a      	ldr	r2, [r7, #4]
 8009e28:	4619      	mov	r1, r3
 8009e2a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d10f      	bne.n	8009e50 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	68da      	ldr	r2, [r3, #12]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009e3e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	68da      	ldr	r2, [r3, #12]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e4e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	e000      	b.n	8009e56 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e54:	2302      	movs	r3, #2
  }
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3714      	adds	r7, #20
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e60:	4770      	bx	lr

08009e62 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b082      	sub	sp, #8
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	68da      	ldr	r2, [r3, #12]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e78:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2220      	movs	r2, #32
 8009e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f7ff fcd8 	bl	8009838 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009e88:	2300      	movs	r3, #0
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3708      	adds	r7, #8
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}

08009e92 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b08c      	sub	sp, #48	@ 0x30
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	2b22      	cmp	r3, #34	@ 0x22
 8009ea4:	f040 80ae 	bne.w	800a004 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	689b      	ldr	r3, [r3, #8]
 8009eac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009eb0:	d117      	bne.n	8009ee2 <UART_Receive_IT+0x50>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	691b      	ldr	r3, [r3, #16]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d113      	bne.n	8009ee2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ed0:	b29a      	uxth	r2, r3
 8009ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ed4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eda:	1c9a      	adds	r2, r3, #2
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	629a      	str	r2, [r3, #40]	@ 0x28
 8009ee0:	e026      	b.n	8009f30 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ef4:	d007      	beq.n	8009f06 <UART_Receive_IT+0x74>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d10a      	bne.n	8009f14 <UART_Receive_IT+0x82>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d106      	bne.n	8009f14 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	b2da      	uxtb	r2, r3
 8009f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f10:	701a      	strb	r2, [r3, #0]
 8009f12:	e008      	b.n	8009f26 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f20:	b2da      	uxtb	r2, r3
 8009f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f24:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f2a:	1c5a      	adds	r2, r3, #1
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009f34:	b29b      	uxth	r3, r3
 8009f36:	3b01      	subs	r3, #1
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d15d      	bne.n	800a000 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	68da      	ldr	r2, [r3, #12]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f022 0220 	bic.w	r2, r2, #32
 8009f52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68da      	ldr	r2, [r3, #12]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009f62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	695a      	ldr	r2, [r3, #20]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f022 0201 	bic.w	r2, r2, #1
 8009f72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2220      	movs	r2, #32
 8009f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d135      	bne.n	8009ff6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	330c      	adds	r3, #12
 8009f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	e853 3f00 	ldrex	r3, [r3]
 8009f9e:	613b      	str	r3, [r7, #16]
   return(result);
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	f023 0310 	bic.w	r3, r3, #16
 8009fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	330c      	adds	r3, #12
 8009fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fb0:	623a      	str	r2, [r7, #32]
 8009fb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb4:	69f9      	ldr	r1, [r7, #28]
 8009fb6:	6a3a      	ldr	r2, [r7, #32]
 8009fb8:	e841 2300 	strex	r3, r2, [r1]
 8009fbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8009fbe:	69bb      	ldr	r3, [r7, #24]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d1e5      	bne.n	8009f90 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 0310 	and.w	r3, r3, #16
 8009fce:	2b10      	cmp	r3, #16
 8009fd0:	d10a      	bne.n	8009fe8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	60fb      	str	r3, [r7, #12]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	60fb      	str	r3, [r7, #12]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	60fb      	str	r3, [r7, #12]
 8009fe6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009fec:	4619      	mov	r1, r3
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f7f7 fe28 	bl	8001c44 <HAL_UARTEx_RxEventCallback>
 8009ff4:	e002      	b.n	8009ffc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f7ff fc32 	bl	8009860 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	e002      	b.n	800a006 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a000:	2300      	movs	r3, #0
 800a002:	e000      	b.n	800a006 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a004:	2302      	movs	r3, #2
  }
}
 800a006:	4618      	mov	r0, r3
 800a008:	3730      	adds	r7, #48	@ 0x30
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
	...

0800a010 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a010:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a014:	b0c0      	sub	sp, #256	@ 0x100
 800a016:	af00      	add	r7, sp, #0
 800a018:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a01c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	691b      	ldr	r3, [r3, #16]
 800a024:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a02c:	68d9      	ldr	r1, [r3, #12]
 800a02e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	ea40 0301 	orr.w	r3, r0, r1
 800a038:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a03a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a03e:	689a      	ldr	r2, [r3, #8]
 800a040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a044:	691b      	ldr	r3, [r3, #16]
 800a046:	431a      	orrs	r2, r3
 800a048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a04c:	695b      	ldr	r3, [r3, #20]
 800a04e:	431a      	orrs	r2, r3
 800a050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a054:	69db      	ldr	r3, [r3, #28]
 800a056:	4313      	orrs	r3, r2
 800a058:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a05c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a068:	f021 010c 	bic.w	r1, r1, #12
 800a06c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a076:	430b      	orrs	r3, r1
 800a078:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a07a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	695b      	ldr	r3, [r3, #20]
 800a082:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a08a:	6999      	ldr	r1, [r3, #24]
 800a08c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	ea40 0301 	orr.w	r3, r0, r1
 800a096:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a09c:	681a      	ldr	r2, [r3, #0]
 800a09e:	4b8f      	ldr	r3, [pc, #572]	@ (800a2dc <UART_SetConfig+0x2cc>)
 800a0a0:	429a      	cmp	r2, r3
 800a0a2:	d005      	beq.n	800a0b0 <UART_SetConfig+0xa0>
 800a0a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0a8:	681a      	ldr	r2, [r3, #0]
 800a0aa:	4b8d      	ldr	r3, [pc, #564]	@ (800a2e0 <UART_SetConfig+0x2d0>)
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d104      	bne.n	800a0ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a0b0:	f7fd fd1a 	bl	8007ae8 <HAL_RCC_GetPCLK2Freq>
 800a0b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a0b8:	e003      	b.n	800a0c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a0ba:	f7fd fd01 	bl	8007ac0 <HAL_RCC_GetPCLK1Freq>
 800a0be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0c6:	69db      	ldr	r3, [r3, #28]
 800a0c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0cc:	f040 810c 	bne.w	800a2e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a0d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a0da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a0de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a0e2:	4622      	mov	r2, r4
 800a0e4:	462b      	mov	r3, r5
 800a0e6:	1891      	adds	r1, r2, r2
 800a0e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a0ea:	415b      	adcs	r3, r3
 800a0ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	eb12 0801 	adds.w	r8, r2, r1
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	eb43 0901 	adc.w	r9, r3, r1
 800a0fe:	f04f 0200 	mov.w	r2, #0
 800a102:	f04f 0300 	mov.w	r3, #0
 800a106:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a10a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a10e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a112:	4690      	mov	r8, r2
 800a114:	4699      	mov	r9, r3
 800a116:	4623      	mov	r3, r4
 800a118:	eb18 0303 	adds.w	r3, r8, r3
 800a11c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a120:	462b      	mov	r3, r5
 800a122:	eb49 0303 	adc.w	r3, r9, r3
 800a126:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a12a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	2200      	movs	r2, #0
 800a132:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a136:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a13a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a13e:	460b      	mov	r3, r1
 800a140:	18db      	adds	r3, r3, r3
 800a142:	653b      	str	r3, [r7, #80]	@ 0x50
 800a144:	4613      	mov	r3, r2
 800a146:	eb42 0303 	adc.w	r3, r2, r3
 800a14a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a14c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a150:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a154:	f7f6 fc8a 	bl	8000a6c <__aeabi_uldivmod>
 800a158:	4602      	mov	r2, r0
 800a15a:	460b      	mov	r3, r1
 800a15c:	4b61      	ldr	r3, [pc, #388]	@ (800a2e4 <UART_SetConfig+0x2d4>)
 800a15e:	fba3 2302 	umull	r2, r3, r3, r2
 800a162:	095b      	lsrs	r3, r3, #5
 800a164:	011c      	lsls	r4, r3, #4
 800a166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a16a:	2200      	movs	r2, #0
 800a16c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a170:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a174:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a178:	4642      	mov	r2, r8
 800a17a:	464b      	mov	r3, r9
 800a17c:	1891      	adds	r1, r2, r2
 800a17e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a180:	415b      	adcs	r3, r3
 800a182:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a184:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a188:	4641      	mov	r1, r8
 800a18a:	eb12 0a01 	adds.w	sl, r2, r1
 800a18e:	4649      	mov	r1, r9
 800a190:	eb43 0b01 	adc.w	fp, r3, r1
 800a194:	f04f 0200 	mov.w	r2, #0
 800a198:	f04f 0300 	mov.w	r3, #0
 800a19c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a1a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a1a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1a8:	4692      	mov	sl, r2
 800a1aa:	469b      	mov	fp, r3
 800a1ac:	4643      	mov	r3, r8
 800a1ae:	eb1a 0303 	adds.w	r3, sl, r3
 800a1b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a1b6:	464b      	mov	r3, r9
 800a1b8:	eb4b 0303 	adc.w	r3, fp, r3
 800a1bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a1c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a1cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a1d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	18db      	adds	r3, r3, r3
 800a1d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1da:	4613      	mov	r3, r2
 800a1dc:	eb42 0303 	adc.w	r3, r2, r3
 800a1e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a1e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a1ea:	f7f6 fc3f 	bl	8000a6c <__aeabi_uldivmod>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	4611      	mov	r1, r2
 800a1f4:	4b3b      	ldr	r3, [pc, #236]	@ (800a2e4 <UART_SetConfig+0x2d4>)
 800a1f6:	fba3 2301 	umull	r2, r3, r3, r1
 800a1fa:	095b      	lsrs	r3, r3, #5
 800a1fc:	2264      	movs	r2, #100	@ 0x64
 800a1fe:	fb02 f303 	mul.w	r3, r2, r3
 800a202:	1acb      	subs	r3, r1, r3
 800a204:	00db      	lsls	r3, r3, #3
 800a206:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a20a:	4b36      	ldr	r3, [pc, #216]	@ (800a2e4 <UART_SetConfig+0x2d4>)
 800a20c:	fba3 2302 	umull	r2, r3, r3, r2
 800a210:	095b      	lsrs	r3, r3, #5
 800a212:	005b      	lsls	r3, r3, #1
 800a214:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a218:	441c      	add	r4, r3
 800a21a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a21e:	2200      	movs	r2, #0
 800a220:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a224:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a228:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a22c:	4642      	mov	r2, r8
 800a22e:	464b      	mov	r3, r9
 800a230:	1891      	adds	r1, r2, r2
 800a232:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a234:	415b      	adcs	r3, r3
 800a236:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a238:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a23c:	4641      	mov	r1, r8
 800a23e:	1851      	adds	r1, r2, r1
 800a240:	6339      	str	r1, [r7, #48]	@ 0x30
 800a242:	4649      	mov	r1, r9
 800a244:	414b      	adcs	r3, r1
 800a246:	637b      	str	r3, [r7, #52]	@ 0x34
 800a248:	f04f 0200 	mov.w	r2, #0
 800a24c:	f04f 0300 	mov.w	r3, #0
 800a250:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a254:	4659      	mov	r1, fp
 800a256:	00cb      	lsls	r3, r1, #3
 800a258:	4651      	mov	r1, sl
 800a25a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a25e:	4651      	mov	r1, sl
 800a260:	00ca      	lsls	r2, r1, #3
 800a262:	4610      	mov	r0, r2
 800a264:	4619      	mov	r1, r3
 800a266:	4603      	mov	r3, r0
 800a268:	4642      	mov	r2, r8
 800a26a:	189b      	adds	r3, r3, r2
 800a26c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a270:	464b      	mov	r3, r9
 800a272:	460a      	mov	r2, r1
 800a274:	eb42 0303 	adc.w	r3, r2, r3
 800a278:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a27c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a280:	685b      	ldr	r3, [r3, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a288:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a28c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a290:	460b      	mov	r3, r1
 800a292:	18db      	adds	r3, r3, r3
 800a294:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a296:	4613      	mov	r3, r2
 800a298:	eb42 0303 	adc.w	r3, r2, r3
 800a29c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a29e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a2a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a2a6:	f7f6 fbe1 	bl	8000a6c <__aeabi_uldivmod>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e4 <UART_SetConfig+0x2d4>)
 800a2b0:	fba3 1302 	umull	r1, r3, r3, r2
 800a2b4:	095b      	lsrs	r3, r3, #5
 800a2b6:	2164      	movs	r1, #100	@ 0x64
 800a2b8:	fb01 f303 	mul.w	r3, r1, r3
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	00db      	lsls	r3, r3, #3
 800a2c0:	3332      	adds	r3, #50	@ 0x32
 800a2c2:	4a08      	ldr	r2, [pc, #32]	@ (800a2e4 <UART_SetConfig+0x2d4>)
 800a2c4:	fba2 2303 	umull	r2, r3, r2, r3
 800a2c8:	095b      	lsrs	r3, r3, #5
 800a2ca:	f003 0207 	and.w	r2, r3, #7
 800a2ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4422      	add	r2, r4
 800a2d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a2d8:	e106      	b.n	800a4e8 <UART_SetConfig+0x4d8>
 800a2da:	bf00      	nop
 800a2dc:	40011000 	.word	0x40011000
 800a2e0:	40011400 	.word	0x40011400
 800a2e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a2f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a2f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a2fa:	4642      	mov	r2, r8
 800a2fc:	464b      	mov	r3, r9
 800a2fe:	1891      	adds	r1, r2, r2
 800a300:	6239      	str	r1, [r7, #32]
 800a302:	415b      	adcs	r3, r3
 800a304:	627b      	str	r3, [r7, #36]	@ 0x24
 800a306:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a30a:	4641      	mov	r1, r8
 800a30c:	1854      	adds	r4, r2, r1
 800a30e:	4649      	mov	r1, r9
 800a310:	eb43 0501 	adc.w	r5, r3, r1
 800a314:	f04f 0200 	mov.w	r2, #0
 800a318:	f04f 0300 	mov.w	r3, #0
 800a31c:	00eb      	lsls	r3, r5, #3
 800a31e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a322:	00e2      	lsls	r2, r4, #3
 800a324:	4614      	mov	r4, r2
 800a326:	461d      	mov	r5, r3
 800a328:	4643      	mov	r3, r8
 800a32a:	18e3      	adds	r3, r4, r3
 800a32c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a330:	464b      	mov	r3, r9
 800a332:	eb45 0303 	adc.w	r3, r5, r3
 800a336:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a33a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	2200      	movs	r2, #0
 800a342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a346:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a34a:	f04f 0200 	mov.w	r2, #0
 800a34e:	f04f 0300 	mov.w	r3, #0
 800a352:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a356:	4629      	mov	r1, r5
 800a358:	008b      	lsls	r3, r1, #2
 800a35a:	4621      	mov	r1, r4
 800a35c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a360:	4621      	mov	r1, r4
 800a362:	008a      	lsls	r2, r1, #2
 800a364:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a368:	f7f6 fb80 	bl	8000a6c <__aeabi_uldivmod>
 800a36c:	4602      	mov	r2, r0
 800a36e:	460b      	mov	r3, r1
 800a370:	4b60      	ldr	r3, [pc, #384]	@ (800a4f4 <UART_SetConfig+0x4e4>)
 800a372:	fba3 2302 	umull	r2, r3, r3, r2
 800a376:	095b      	lsrs	r3, r3, #5
 800a378:	011c      	lsls	r4, r3, #4
 800a37a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a37e:	2200      	movs	r2, #0
 800a380:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a384:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a388:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a38c:	4642      	mov	r2, r8
 800a38e:	464b      	mov	r3, r9
 800a390:	1891      	adds	r1, r2, r2
 800a392:	61b9      	str	r1, [r7, #24]
 800a394:	415b      	adcs	r3, r3
 800a396:	61fb      	str	r3, [r7, #28]
 800a398:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a39c:	4641      	mov	r1, r8
 800a39e:	1851      	adds	r1, r2, r1
 800a3a0:	6139      	str	r1, [r7, #16]
 800a3a2:	4649      	mov	r1, r9
 800a3a4:	414b      	adcs	r3, r1
 800a3a6:	617b      	str	r3, [r7, #20]
 800a3a8:	f04f 0200 	mov.w	r2, #0
 800a3ac:	f04f 0300 	mov.w	r3, #0
 800a3b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a3b4:	4659      	mov	r1, fp
 800a3b6:	00cb      	lsls	r3, r1, #3
 800a3b8:	4651      	mov	r1, sl
 800a3ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3be:	4651      	mov	r1, sl
 800a3c0:	00ca      	lsls	r2, r1, #3
 800a3c2:	4610      	mov	r0, r2
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	4642      	mov	r2, r8
 800a3ca:	189b      	adds	r3, r3, r2
 800a3cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3d0:	464b      	mov	r3, r9
 800a3d2:	460a      	mov	r2, r1
 800a3d4:	eb42 0303 	adc.w	r3, r2, r3
 800a3d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a3dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a3e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a3e8:	f04f 0200 	mov.w	r2, #0
 800a3ec:	f04f 0300 	mov.w	r3, #0
 800a3f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a3f4:	4649      	mov	r1, r9
 800a3f6:	008b      	lsls	r3, r1, #2
 800a3f8:	4641      	mov	r1, r8
 800a3fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3fe:	4641      	mov	r1, r8
 800a400:	008a      	lsls	r2, r1, #2
 800a402:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a406:	f7f6 fb31 	bl	8000a6c <__aeabi_uldivmod>
 800a40a:	4602      	mov	r2, r0
 800a40c:	460b      	mov	r3, r1
 800a40e:	4611      	mov	r1, r2
 800a410:	4b38      	ldr	r3, [pc, #224]	@ (800a4f4 <UART_SetConfig+0x4e4>)
 800a412:	fba3 2301 	umull	r2, r3, r3, r1
 800a416:	095b      	lsrs	r3, r3, #5
 800a418:	2264      	movs	r2, #100	@ 0x64
 800a41a:	fb02 f303 	mul.w	r3, r2, r3
 800a41e:	1acb      	subs	r3, r1, r3
 800a420:	011b      	lsls	r3, r3, #4
 800a422:	3332      	adds	r3, #50	@ 0x32
 800a424:	4a33      	ldr	r2, [pc, #204]	@ (800a4f4 <UART_SetConfig+0x4e4>)
 800a426:	fba2 2303 	umull	r2, r3, r2, r3
 800a42a:	095b      	lsrs	r3, r3, #5
 800a42c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a430:	441c      	add	r4, r3
 800a432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a436:	2200      	movs	r2, #0
 800a438:	673b      	str	r3, [r7, #112]	@ 0x70
 800a43a:	677a      	str	r2, [r7, #116]	@ 0x74
 800a43c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a440:	4642      	mov	r2, r8
 800a442:	464b      	mov	r3, r9
 800a444:	1891      	adds	r1, r2, r2
 800a446:	60b9      	str	r1, [r7, #8]
 800a448:	415b      	adcs	r3, r3
 800a44a:	60fb      	str	r3, [r7, #12]
 800a44c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a450:	4641      	mov	r1, r8
 800a452:	1851      	adds	r1, r2, r1
 800a454:	6039      	str	r1, [r7, #0]
 800a456:	4649      	mov	r1, r9
 800a458:	414b      	adcs	r3, r1
 800a45a:	607b      	str	r3, [r7, #4]
 800a45c:	f04f 0200 	mov.w	r2, #0
 800a460:	f04f 0300 	mov.w	r3, #0
 800a464:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a468:	4659      	mov	r1, fp
 800a46a:	00cb      	lsls	r3, r1, #3
 800a46c:	4651      	mov	r1, sl
 800a46e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a472:	4651      	mov	r1, sl
 800a474:	00ca      	lsls	r2, r1, #3
 800a476:	4610      	mov	r0, r2
 800a478:	4619      	mov	r1, r3
 800a47a:	4603      	mov	r3, r0
 800a47c:	4642      	mov	r2, r8
 800a47e:	189b      	adds	r3, r3, r2
 800a480:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a482:	464b      	mov	r3, r9
 800a484:	460a      	mov	r2, r1
 800a486:	eb42 0303 	adc.w	r3, r2, r3
 800a48a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a48c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a490:	685b      	ldr	r3, [r3, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	663b      	str	r3, [r7, #96]	@ 0x60
 800a496:	667a      	str	r2, [r7, #100]	@ 0x64
 800a498:	f04f 0200 	mov.w	r2, #0
 800a49c:	f04f 0300 	mov.w	r3, #0
 800a4a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a4a4:	4649      	mov	r1, r9
 800a4a6:	008b      	lsls	r3, r1, #2
 800a4a8:	4641      	mov	r1, r8
 800a4aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a4ae:	4641      	mov	r1, r8
 800a4b0:	008a      	lsls	r2, r1, #2
 800a4b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a4b6:	f7f6 fad9 	bl	8000a6c <__aeabi_uldivmod>
 800a4ba:	4602      	mov	r2, r0
 800a4bc:	460b      	mov	r3, r1
 800a4be:	4b0d      	ldr	r3, [pc, #52]	@ (800a4f4 <UART_SetConfig+0x4e4>)
 800a4c0:	fba3 1302 	umull	r1, r3, r3, r2
 800a4c4:	095b      	lsrs	r3, r3, #5
 800a4c6:	2164      	movs	r1, #100	@ 0x64
 800a4c8:	fb01 f303 	mul.w	r3, r1, r3
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	011b      	lsls	r3, r3, #4
 800a4d0:	3332      	adds	r3, #50	@ 0x32
 800a4d2:	4a08      	ldr	r2, [pc, #32]	@ (800a4f4 <UART_SetConfig+0x4e4>)
 800a4d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a4d8:	095b      	lsrs	r3, r3, #5
 800a4da:	f003 020f 	and.w	r2, r3, #15
 800a4de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4422      	add	r2, r4
 800a4e6:	609a      	str	r2, [r3, #8]
}
 800a4e8:	bf00      	nop
 800a4ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a4f4:	51eb851f 	.word	0x51eb851f

0800a4f8 <__NVIC_SetPriority>:
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	4603      	mov	r3, r0
 800a500:	6039      	str	r1, [r7, #0]
 800a502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	db0a      	blt.n	800a522 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	b2da      	uxtb	r2, r3
 800a510:	490c      	ldr	r1, [pc, #48]	@ (800a544 <__NVIC_SetPriority+0x4c>)
 800a512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a516:	0112      	lsls	r2, r2, #4
 800a518:	b2d2      	uxtb	r2, r2
 800a51a:	440b      	add	r3, r1
 800a51c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a520:	e00a      	b.n	800a538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	b2da      	uxtb	r2, r3
 800a526:	4908      	ldr	r1, [pc, #32]	@ (800a548 <__NVIC_SetPriority+0x50>)
 800a528:	79fb      	ldrb	r3, [r7, #7]
 800a52a:	f003 030f 	and.w	r3, r3, #15
 800a52e:	3b04      	subs	r3, #4
 800a530:	0112      	lsls	r2, r2, #4
 800a532:	b2d2      	uxtb	r2, r2
 800a534:	440b      	add	r3, r1
 800a536:	761a      	strb	r2, [r3, #24]
}
 800a538:	bf00      	nop
 800a53a:	370c      	adds	r7, #12
 800a53c:	46bd      	mov	sp, r7
 800a53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a542:	4770      	bx	lr
 800a544:	e000e100 	.word	0xe000e100
 800a548:	e000ed00 	.word	0xe000ed00

0800a54c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a54c:	b580      	push	{r7, lr}
 800a54e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a550:	2100      	movs	r1, #0
 800a552:	f06f 0004 	mvn.w	r0, #4
 800a556:	f7ff ffcf 	bl	800a4f8 <__NVIC_SetPriority>
#endif
}
 800a55a:	bf00      	nop
 800a55c:	bd80      	pop	{r7, pc}
	...

0800a560 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a566:	f3ef 8305 	mrs	r3, IPSR
 800a56a:	603b      	str	r3, [r7, #0]
  return(result);
 800a56c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d003      	beq.n	800a57a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a572:	f06f 0305 	mvn.w	r3, #5
 800a576:	607b      	str	r3, [r7, #4]
 800a578:	e00c      	b.n	800a594 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a57a:	4b0a      	ldr	r3, [pc, #40]	@ (800a5a4 <osKernelInitialize+0x44>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d105      	bne.n	800a58e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a582:	4b08      	ldr	r3, [pc, #32]	@ (800a5a4 <osKernelInitialize+0x44>)
 800a584:	2201      	movs	r2, #1
 800a586:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a588:	2300      	movs	r3, #0
 800a58a:	607b      	str	r3, [r7, #4]
 800a58c:	e002      	b.n	800a594 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a58e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a592:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a594:	687b      	ldr	r3, [r7, #4]
}
 800a596:	4618      	mov	r0, r3
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	20000d94 	.word	0x20000d94

0800a5a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a5ae:	f3ef 8305 	mrs	r3, IPSR
 800a5b2:	603b      	str	r3, [r7, #0]
  return(result);
 800a5b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d003      	beq.n	800a5c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a5ba:	f06f 0305 	mvn.w	r3, #5
 800a5be:	607b      	str	r3, [r7, #4]
 800a5c0:	e010      	b.n	800a5e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a5c2:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f0 <osKernelStart+0x48>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b01      	cmp	r3, #1
 800a5c8:	d109      	bne.n	800a5de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a5ca:	f7ff ffbf 	bl	800a54c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a5ce:	4b08      	ldr	r3, [pc, #32]	@ (800a5f0 <osKernelStart+0x48>)
 800a5d0:	2202      	movs	r2, #2
 800a5d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a5d4:	f001 f892 	bl	800b6fc <vTaskStartScheduler>
      stat = osOK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	607b      	str	r3, [r7, #4]
 800a5dc:	e002      	b.n	800a5e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a5de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a5e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a5e4:	687b      	ldr	r3, [r7, #4]
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	20000d94 	.word	0x20000d94

0800a5f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b08e      	sub	sp, #56	@ 0x38
 800a5f8:	af04      	add	r7, sp, #16
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a600:	2300      	movs	r3, #0
 800a602:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a604:	f3ef 8305 	mrs	r3, IPSR
 800a608:	617b      	str	r3, [r7, #20]
  return(result);
 800a60a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d17e      	bne.n	800a70e <osThreadNew+0x11a>
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d07b      	beq.n	800a70e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a616:	2380      	movs	r3, #128	@ 0x80
 800a618:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a61a:	2318      	movs	r3, #24
 800a61c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a61e:	2300      	movs	r3, #0
 800a620:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a626:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d045      	beq.n	800a6ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d002      	beq.n	800a63c <osThreadNew+0x48>
        name = attr->name;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	699b      	ldr	r3, [r3, #24]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d002      	beq.n	800a64a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	699b      	ldr	r3, [r3, #24]
 800a648:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d008      	beq.n	800a662 <osThreadNew+0x6e>
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	2b38      	cmp	r3, #56	@ 0x38
 800a654:	d805      	bhi.n	800a662 <osThreadNew+0x6e>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	f003 0301 	and.w	r3, r3, #1
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d001      	beq.n	800a666 <osThreadNew+0x72>
        return (NULL);
 800a662:	2300      	movs	r3, #0
 800a664:	e054      	b.n	800a710 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	695b      	ldr	r3, [r3, #20]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d003      	beq.n	800a676 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	695b      	ldr	r3, [r3, #20]
 800a672:	089b      	lsrs	r3, r3, #2
 800a674:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d00e      	beq.n	800a69c <osThreadNew+0xa8>
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	68db      	ldr	r3, [r3, #12]
 800a682:	2ba7      	cmp	r3, #167	@ 0xa7
 800a684:	d90a      	bls.n	800a69c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d006      	beq.n	800a69c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	695b      	ldr	r3, [r3, #20]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d002      	beq.n	800a69c <osThreadNew+0xa8>
        mem = 1;
 800a696:	2301      	movs	r3, #1
 800a698:	61bb      	str	r3, [r7, #24]
 800a69a:	e010      	b.n	800a6be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d10c      	bne.n	800a6be <osThreadNew+0xca>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d108      	bne.n	800a6be <osThreadNew+0xca>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	691b      	ldr	r3, [r3, #16]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d104      	bne.n	800a6be <osThreadNew+0xca>
          mem = 0;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	61bb      	str	r3, [r7, #24]
 800a6b8:	e001      	b.n	800a6be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a6be:	69bb      	ldr	r3, [r7, #24]
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d110      	bne.n	800a6e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a6cc:	9202      	str	r2, [sp, #8]
 800a6ce:	9301      	str	r3, [sp, #4]
 800a6d0:	69fb      	ldr	r3, [r7, #28]
 800a6d2:	9300      	str	r3, [sp, #0]
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	6a3a      	ldr	r2, [r7, #32]
 800a6d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f000 fe1a 	bl	800b314 <xTaskCreateStatic>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	613b      	str	r3, [r7, #16]
 800a6e4:	e013      	b.n	800a70e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a6e6:	69bb      	ldr	r3, [r7, #24]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d110      	bne.n	800a70e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a6ec:	6a3b      	ldr	r3, [r7, #32]
 800a6ee:	b29a      	uxth	r2, r3
 800a6f0:	f107 0310 	add.w	r3, r7, #16
 800a6f4:	9301      	str	r3, [sp, #4]
 800a6f6:	69fb      	ldr	r3, [r7, #28]
 800a6f8:	9300      	str	r3, [sp, #0]
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f000 fe68 	bl	800b3d4 <xTaskCreate>
 800a704:	4603      	mov	r3, r0
 800a706:	2b01      	cmp	r3, #1
 800a708:	d001      	beq.n	800a70e <osThreadNew+0x11a>
            hTask = NULL;
 800a70a:	2300      	movs	r3, #0
 800a70c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a70e:	693b      	ldr	r3, [r7, #16]
}
 800a710:	4618      	mov	r0, r3
 800a712:	3728      	adds	r7, #40	@ 0x28
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}

0800a718 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a718:	b580      	push	{r7, lr}
 800a71a:	b084      	sub	sp, #16
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a720:	f3ef 8305 	mrs	r3, IPSR
 800a724:	60bb      	str	r3, [r7, #8]
  return(result);
 800a726:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d003      	beq.n	800a734 <osDelay+0x1c>
    stat = osErrorISR;
 800a72c:	f06f 0305 	mvn.w	r3, #5
 800a730:	60fb      	str	r3, [r7, #12]
 800a732:	e007      	b.n	800a744 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a734:	2300      	movs	r3, #0
 800a736:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d002      	beq.n	800a744 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 ffa6 	bl	800b690 <vTaskDelay>
    }
  }

  return (stat);
 800a744:	68fb      	ldr	r3, [r7, #12]
}
 800a746:	4618      	mov	r0, r3
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
	...

0800a750 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a750:	b480      	push	{r7}
 800a752:	b085      	sub	sp, #20
 800a754:	af00      	add	r7, sp, #0
 800a756:	60f8      	str	r0, [r7, #12]
 800a758:	60b9      	str	r1, [r7, #8]
 800a75a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	4a07      	ldr	r2, [pc, #28]	@ (800a77c <vApplicationGetIdleTaskMemory+0x2c>)
 800a760:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	4a06      	ldr	r2, [pc, #24]	@ (800a780 <vApplicationGetIdleTaskMemory+0x30>)
 800a766:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2280      	movs	r2, #128	@ 0x80
 800a76c:	601a      	str	r2, [r3, #0]
}
 800a76e:	bf00      	nop
 800a770:	3714      	adds	r7, #20
 800a772:	46bd      	mov	sp, r7
 800a774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a778:	4770      	bx	lr
 800a77a:	bf00      	nop
 800a77c:	20000d98 	.word	0x20000d98
 800a780:	20000e40 	.word	0x20000e40

0800a784 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a784:	b480      	push	{r7}
 800a786:	b085      	sub	sp, #20
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	60b9      	str	r1, [r7, #8]
 800a78e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	4a07      	ldr	r2, [pc, #28]	@ (800a7b0 <vApplicationGetTimerTaskMemory+0x2c>)
 800a794:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	4a06      	ldr	r2, [pc, #24]	@ (800a7b4 <vApplicationGetTimerTaskMemory+0x30>)
 800a79a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a7a2:	601a      	str	r2, [r3, #0]
}
 800a7a4:	bf00      	nop
 800a7a6:	3714      	adds	r7, #20
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr
 800a7b0:	20001040 	.word	0x20001040
 800a7b4:	200010e8 	.word	0x200010e8

0800a7b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b083      	sub	sp, #12
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f103 0208 	add.w	r2, r3, #8
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a7d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f103 0208 	add.w	r2, r3, #8
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f103 0208 	add.w	r2, r3, #8
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a7ec:	bf00      	nop
 800a7ee:	370c      	adds	r7, #12
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f6:	4770      	bx	lr

0800a7f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a806:	bf00      	nop
 800a808:	370c      	adds	r7, #12
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a812:	b480      	push	{r7}
 800a814:	b085      	sub	sp, #20
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
 800a81a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	68fa      	ldr	r2, [r7, #12]
 800a826:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	689a      	ldr	r2, [r3, #8]
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	683a      	ldr	r2, [r7, #0]
 800a836:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	687a      	ldr	r2, [r7, #4]
 800a842:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	1c5a      	adds	r2, r3, #1
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	601a      	str	r2, [r3, #0]
}
 800a84e:	bf00      	nop
 800a850:	3714      	adds	r7, #20
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr

0800a85a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a85a:	b480      	push	{r7}
 800a85c:	b085      	sub	sp, #20
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
 800a862:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a870:	d103      	bne.n	800a87a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	691b      	ldr	r3, [r3, #16]
 800a876:	60fb      	str	r3, [r7, #12]
 800a878:	e00c      	b.n	800a894 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	3308      	adds	r3, #8
 800a87e:	60fb      	str	r3, [r7, #12]
 800a880:	e002      	b.n	800a888 <vListInsert+0x2e>
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	60fb      	str	r3, [r7, #12]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	685b      	ldr	r3, [r3, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	68ba      	ldr	r2, [r7, #8]
 800a890:	429a      	cmp	r2, r3
 800a892:	d2f6      	bcs.n	800a882 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	685a      	ldr	r2, [r3, #4]
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	683a      	ldr	r2, [r7, #0]
 800a8a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	68fa      	ldr	r2, [r7, #12]
 800a8a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	683a      	ldr	r2, [r7, #0]
 800a8ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	687a      	ldr	r2, [r7, #4]
 800a8b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	1c5a      	adds	r2, r3, #1
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	601a      	str	r2, [r3, #0]
}
 800a8c0:	bf00      	nop
 800a8c2:	3714      	adds	r7, #20
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b085      	sub	sp, #20
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	6892      	ldr	r2, [r2, #8]
 800a8e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	6852      	ldr	r2, [r2, #4]
 800a8ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d103      	bne.n	800a900 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	689a      	ldr	r2, [r3, #8]
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	1e5a      	subs	r2, r3, #1
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
}
 800a914:	4618      	mov	r0, r3
 800a916:	3714      	adds	r7, #20
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d10b      	bne.n	800a94c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a938:	f383 8811 	msr	BASEPRI, r3
 800a93c:	f3bf 8f6f 	isb	sy
 800a940:	f3bf 8f4f 	dsb	sy
 800a944:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a946:	bf00      	nop
 800a948:	bf00      	nop
 800a94a:	e7fd      	b.n	800a948 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a94c:	f002 fa84 	bl	800ce58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a958:	68f9      	ldr	r1, [r7, #12]
 800a95a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a95c:	fb01 f303 	mul.w	r3, r1, r3
 800a960:	441a      	add	r2, r3
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2200      	movs	r2, #0
 800a96a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681a      	ldr	r2, [r3, #0]
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a97c:	3b01      	subs	r3, #1
 800a97e:	68f9      	ldr	r1, [r7, #12]
 800a980:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a982:	fb01 f303 	mul.w	r3, r1, r3
 800a986:	441a      	add	r2, r3
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	22ff      	movs	r2, #255	@ 0xff
 800a990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	22ff      	movs	r2, #255	@ 0xff
 800a998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d114      	bne.n	800a9cc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	691b      	ldr	r3, [r3, #16]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d01a      	beq.n	800a9e0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	3310      	adds	r3, #16
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f001 fa3c 	bl	800be2c <xTaskRemoveFromEventList>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d012      	beq.n	800a9e0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a9ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a9f0 <xQueueGenericReset+0xd0>)
 800a9bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9c0:	601a      	str	r2, [r3, #0]
 800a9c2:	f3bf 8f4f 	dsb	sy
 800a9c6:	f3bf 8f6f 	isb	sy
 800a9ca:	e009      	b.n	800a9e0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	3310      	adds	r3, #16
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7ff fef1 	bl	800a7b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	3324      	adds	r3, #36	@ 0x24
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f7ff feec 	bl	800a7b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a9e0:	f002 fa6c 	bl	800cebc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a9e4:	2301      	movs	r3, #1
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3710      	adds	r7, #16
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}
 800a9ee:	bf00      	nop
 800a9f0:	e000ed04 	.word	0xe000ed04

0800a9f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b08e      	sub	sp, #56	@ 0x38
 800a9f8:	af02      	add	r7, sp, #8
 800a9fa:	60f8      	str	r0, [r7, #12]
 800a9fc:	60b9      	str	r1, [r7, #8]
 800a9fe:	607a      	str	r2, [r7, #4]
 800aa00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d10b      	bne.n	800aa20 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800aa08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0c:	f383 8811 	msr	BASEPRI, r3
 800aa10:	f3bf 8f6f 	isb	sy
 800aa14:	f3bf 8f4f 	dsb	sy
 800aa18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800aa1a:	bf00      	nop
 800aa1c:	bf00      	nop
 800aa1e:	e7fd      	b.n	800aa1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10b      	bne.n	800aa3e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800aa26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2a:	f383 8811 	msr	BASEPRI, r3
 800aa2e:	f3bf 8f6f 	isb	sy
 800aa32:	f3bf 8f4f 	dsb	sy
 800aa36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800aa38:	bf00      	nop
 800aa3a:	bf00      	nop
 800aa3c:	e7fd      	b.n	800aa3a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d002      	beq.n	800aa4a <xQueueGenericCreateStatic+0x56>
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d001      	beq.n	800aa4e <xQueueGenericCreateStatic+0x5a>
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e000      	b.n	800aa50 <xQueueGenericCreateStatic+0x5c>
 800aa4e:	2300      	movs	r3, #0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d10b      	bne.n	800aa6c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800aa54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa58:	f383 8811 	msr	BASEPRI, r3
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	623b      	str	r3, [r7, #32]
}
 800aa66:	bf00      	nop
 800aa68:	bf00      	nop
 800aa6a:	e7fd      	b.n	800aa68 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d102      	bne.n	800aa78 <xQueueGenericCreateStatic+0x84>
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d101      	bne.n	800aa7c <xQueueGenericCreateStatic+0x88>
 800aa78:	2301      	movs	r3, #1
 800aa7a:	e000      	b.n	800aa7e <xQueueGenericCreateStatic+0x8a>
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d10b      	bne.n	800aa9a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800aa82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	61fb      	str	r3, [r7, #28]
}
 800aa94:	bf00      	nop
 800aa96:	bf00      	nop
 800aa98:	e7fd      	b.n	800aa96 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800aa9a:	2350      	movs	r3, #80	@ 0x50
 800aa9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	2b50      	cmp	r3, #80	@ 0x50
 800aaa2:	d00b      	beq.n	800aabc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800aaa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa8:	f383 8811 	msr	BASEPRI, r3
 800aaac:	f3bf 8f6f 	isb	sy
 800aab0:	f3bf 8f4f 	dsb	sy
 800aab4:	61bb      	str	r3, [r7, #24]
}
 800aab6:	bf00      	nop
 800aab8:	bf00      	nop
 800aaba:	e7fd      	b.n	800aab8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aabc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800aac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d00d      	beq.n	800aae4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800aac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaca:	2201      	movs	r2, #1
 800aacc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aad0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800aad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad6:	9300      	str	r3, [sp, #0]
 800aad8:	4613      	mov	r3, r2
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	68b9      	ldr	r1, [r7, #8]
 800aade:	68f8      	ldr	r0, [r7, #12]
 800aae0:	f000 f805 	bl	800aaee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3730      	adds	r7, #48	@ 0x30
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}

0800aaee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800aaee:	b580      	push	{r7, lr}
 800aaf0:	b084      	sub	sp, #16
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	60f8      	str	r0, [r7, #12]
 800aaf6:	60b9      	str	r1, [r7, #8]
 800aaf8:	607a      	str	r2, [r7, #4]
 800aafa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d103      	bne.n	800ab0a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ab02:	69bb      	ldr	r3, [r7, #24]
 800ab04:	69ba      	ldr	r2, [r7, #24]
 800ab06:	601a      	str	r2, [r3, #0]
 800ab08:	e002      	b.n	800ab10 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ab0a:	69bb      	ldr	r3, [r7, #24]
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ab10:	69bb      	ldr	r3, [r7, #24]
 800ab12:	68fa      	ldr	r2, [r7, #12]
 800ab14:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ab16:	69bb      	ldr	r3, [r7, #24]
 800ab18:	68ba      	ldr	r2, [r7, #8]
 800ab1a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ab1c:	2101      	movs	r1, #1
 800ab1e:	69b8      	ldr	r0, [r7, #24]
 800ab20:	f7ff fefe 	bl	800a920 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ab24:	69bb      	ldr	r3, [r7, #24]
 800ab26:	78fa      	ldrb	r2, [r7, #3]
 800ab28:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ab2c:	bf00      	nop
 800ab2e:	3710      	adds	r7, #16
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b08e      	sub	sp, #56	@ 0x38
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	60b9      	str	r1, [r7, #8]
 800ab3e:	607a      	str	r2, [r7, #4]
 800ab40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ab42:	2300      	movs	r3, #0
 800ab44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ab4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d10b      	bne.n	800ab68 <xQueueGenericSend+0x34>
	__asm volatile
 800ab50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab54:	f383 8811 	msr	BASEPRI, r3
 800ab58:	f3bf 8f6f 	isb	sy
 800ab5c:	f3bf 8f4f 	dsb	sy
 800ab60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ab62:	bf00      	nop
 800ab64:	bf00      	nop
 800ab66:	e7fd      	b.n	800ab64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d103      	bne.n	800ab76 <xQueueGenericSend+0x42>
 800ab6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <xQueueGenericSend+0x46>
 800ab76:	2301      	movs	r3, #1
 800ab78:	e000      	b.n	800ab7c <xQueueGenericSend+0x48>
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d10b      	bne.n	800ab98 <xQueueGenericSend+0x64>
	__asm volatile
 800ab80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab84:	f383 8811 	msr	BASEPRI, r3
 800ab88:	f3bf 8f6f 	isb	sy
 800ab8c:	f3bf 8f4f 	dsb	sy
 800ab90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ab92:	bf00      	nop
 800ab94:	bf00      	nop
 800ab96:	e7fd      	b.n	800ab94 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	2b02      	cmp	r3, #2
 800ab9c:	d103      	bne.n	800aba6 <xQueueGenericSend+0x72>
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d101      	bne.n	800abaa <xQueueGenericSend+0x76>
 800aba6:	2301      	movs	r3, #1
 800aba8:	e000      	b.n	800abac <xQueueGenericSend+0x78>
 800abaa:	2300      	movs	r3, #0
 800abac:	2b00      	cmp	r3, #0
 800abae:	d10b      	bne.n	800abc8 <xQueueGenericSend+0x94>
	__asm volatile
 800abb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abb4:	f383 8811 	msr	BASEPRI, r3
 800abb8:	f3bf 8f6f 	isb	sy
 800abbc:	f3bf 8f4f 	dsb	sy
 800abc0:	623b      	str	r3, [r7, #32]
}
 800abc2:	bf00      	nop
 800abc4:	bf00      	nop
 800abc6:	e7fd      	b.n	800abc4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800abc8:	f001 faf6 	bl	800c1b8 <xTaskGetSchedulerState>
 800abcc:	4603      	mov	r3, r0
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d102      	bne.n	800abd8 <xQueueGenericSend+0xa4>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d101      	bne.n	800abdc <xQueueGenericSend+0xa8>
 800abd8:	2301      	movs	r3, #1
 800abda:	e000      	b.n	800abde <xQueueGenericSend+0xaa>
 800abdc:	2300      	movs	r3, #0
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d10b      	bne.n	800abfa <xQueueGenericSend+0xc6>
	__asm volatile
 800abe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abe6:	f383 8811 	msr	BASEPRI, r3
 800abea:	f3bf 8f6f 	isb	sy
 800abee:	f3bf 8f4f 	dsb	sy
 800abf2:	61fb      	str	r3, [r7, #28]
}
 800abf4:	bf00      	nop
 800abf6:	bf00      	nop
 800abf8:	e7fd      	b.n	800abf6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800abfa:	f002 f92d 	bl	800ce58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800abfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d302      	bcc.n	800ac10 <xQueueGenericSend+0xdc>
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	2b02      	cmp	r3, #2
 800ac0e:	d129      	bne.n	800ac64 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ac10:	683a      	ldr	r2, [r7, #0]
 800ac12:	68b9      	ldr	r1, [r7, #8]
 800ac14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ac16:	f000 fa0f 	bl	800b038 <prvCopyDataToQueue>
 800ac1a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d010      	beq.n	800ac46 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac26:	3324      	adds	r3, #36	@ 0x24
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f001 f8ff 	bl	800be2c <xTaskRemoveFromEventList>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d013      	beq.n	800ac5c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ac34:	4b3f      	ldr	r3, [pc, #252]	@ (800ad34 <xQueueGenericSend+0x200>)
 800ac36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac3a:	601a      	str	r2, [r3, #0]
 800ac3c:	f3bf 8f4f 	dsb	sy
 800ac40:	f3bf 8f6f 	isb	sy
 800ac44:	e00a      	b.n	800ac5c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ac46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d007      	beq.n	800ac5c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ac4c:	4b39      	ldr	r3, [pc, #228]	@ (800ad34 <xQueueGenericSend+0x200>)
 800ac4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac52:	601a      	str	r2, [r3, #0]
 800ac54:	f3bf 8f4f 	dsb	sy
 800ac58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ac5c:	f002 f92e 	bl	800cebc <vPortExitCritical>
				return pdPASS;
 800ac60:	2301      	movs	r3, #1
 800ac62:	e063      	b.n	800ad2c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d103      	bne.n	800ac72 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ac6a:	f002 f927 	bl	800cebc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	e05c      	b.n	800ad2c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ac72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d106      	bne.n	800ac86 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ac78:	f107 0314 	add.w	r3, r7, #20
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f001 f939 	bl	800bef4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ac82:	2301      	movs	r3, #1
 800ac84:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ac86:	f002 f919 	bl	800cebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ac8a:	f000 fda7 	bl	800b7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ac8e:	f002 f8e3 	bl	800ce58 <vPortEnterCritical>
 800ac92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ac98:	b25b      	sxtb	r3, r3
 800ac9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac9e:	d103      	bne.n	800aca8 <xQueueGenericSend+0x174>
 800aca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aca2:	2200      	movs	r2, #0
 800aca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acaa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acae:	b25b      	sxtb	r3, r3
 800acb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800acb4:	d103      	bne.n	800acbe <xQueueGenericSend+0x18a>
 800acb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb8:	2200      	movs	r2, #0
 800acba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acbe:	f002 f8fd 	bl	800cebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800acc2:	1d3a      	adds	r2, r7, #4
 800acc4:	f107 0314 	add.w	r3, r7, #20
 800acc8:	4611      	mov	r1, r2
 800acca:	4618      	mov	r0, r3
 800accc:	f001 f928 	bl	800bf20 <xTaskCheckForTimeOut>
 800acd0:	4603      	mov	r3, r0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d124      	bne.n	800ad20 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800acd6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800acd8:	f000 faa6 	bl	800b228 <prvIsQueueFull>
 800acdc:	4603      	mov	r3, r0
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d018      	beq.n	800ad14 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ace2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace4:	3310      	adds	r3, #16
 800ace6:	687a      	ldr	r2, [r7, #4]
 800ace8:	4611      	mov	r1, r2
 800acea:	4618      	mov	r0, r3
 800acec:	f001 f84c 	bl	800bd88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800acf0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800acf2:	f000 fa31 	bl	800b158 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800acf6:	f000 fd7f 	bl	800b7f8 <xTaskResumeAll>
 800acfa:	4603      	mov	r3, r0
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f47f af7c 	bne.w	800abfa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ad02:	4b0c      	ldr	r3, [pc, #48]	@ (800ad34 <xQueueGenericSend+0x200>)
 800ad04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad08:	601a      	str	r2, [r3, #0]
 800ad0a:	f3bf 8f4f 	dsb	sy
 800ad0e:	f3bf 8f6f 	isb	sy
 800ad12:	e772      	b.n	800abfa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ad14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ad16:	f000 fa1f 	bl	800b158 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ad1a:	f000 fd6d 	bl	800b7f8 <xTaskResumeAll>
 800ad1e:	e76c      	b.n	800abfa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ad20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ad22:	f000 fa19 	bl	800b158 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ad26:	f000 fd67 	bl	800b7f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ad2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3738      	adds	r7, #56	@ 0x38
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	e000ed04 	.word	0xe000ed04

0800ad38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b090      	sub	sp, #64	@ 0x40
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	60f8      	str	r0, [r7, #12]
 800ad40:	60b9      	str	r1, [r7, #8]
 800ad42:	607a      	str	r2, [r7, #4]
 800ad44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ad4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d10b      	bne.n	800ad68 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ad50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad54:	f383 8811 	msr	BASEPRI, r3
 800ad58:	f3bf 8f6f 	isb	sy
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ad62:	bf00      	nop
 800ad64:	bf00      	nop
 800ad66:	e7fd      	b.n	800ad64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d103      	bne.n	800ad76 <xQueueGenericSendFromISR+0x3e>
 800ad6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d101      	bne.n	800ad7a <xQueueGenericSendFromISR+0x42>
 800ad76:	2301      	movs	r3, #1
 800ad78:	e000      	b.n	800ad7c <xQueueGenericSendFromISR+0x44>
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d10b      	bne.n	800ad98 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ad80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad84:	f383 8811 	msr	BASEPRI, r3
 800ad88:	f3bf 8f6f 	isb	sy
 800ad8c:	f3bf 8f4f 	dsb	sy
 800ad90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ad92:	bf00      	nop
 800ad94:	bf00      	nop
 800ad96:	e7fd      	b.n	800ad94 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	2b02      	cmp	r3, #2
 800ad9c:	d103      	bne.n	800ada6 <xQueueGenericSendFromISR+0x6e>
 800ad9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ada0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d101      	bne.n	800adaa <xQueueGenericSendFromISR+0x72>
 800ada6:	2301      	movs	r3, #1
 800ada8:	e000      	b.n	800adac <xQueueGenericSendFromISR+0x74>
 800adaa:	2300      	movs	r3, #0
 800adac:	2b00      	cmp	r3, #0
 800adae:	d10b      	bne.n	800adc8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800adb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb4:	f383 8811 	msr	BASEPRI, r3
 800adb8:	f3bf 8f6f 	isb	sy
 800adbc:	f3bf 8f4f 	dsb	sy
 800adc0:	623b      	str	r3, [r7, #32]
}
 800adc2:	bf00      	nop
 800adc4:	bf00      	nop
 800adc6:	e7fd      	b.n	800adc4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800adc8:	f002 f926 	bl	800d018 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800adcc:	f3ef 8211 	mrs	r2, BASEPRI
 800add0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	61fa      	str	r2, [r7, #28]
 800ade2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ade4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ade6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ade8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800adec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d302      	bcc.n	800adfa <xQueueGenericSendFromISR+0xc2>
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	2b02      	cmp	r3, #2
 800adf8:	d12f      	bne.n	800ae5a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800adfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ae00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae08:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ae0a:	683a      	ldr	r2, [r7, #0]
 800ae0c:	68b9      	ldr	r1, [r7, #8]
 800ae0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ae10:	f000 f912 	bl	800b038 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ae14:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ae18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae1c:	d112      	bne.n	800ae44 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ae1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d016      	beq.n	800ae54 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ae26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae28:	3324      	adds	r3, #36	@ 0x24
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f000 fffe 	bl	800be2c <xTaskRemoveFromEventList>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d00e      	beq.n	800ae54 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d00b      	beq.n	800ae54 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	601a      	str	r2, [r3, #0]
 800ae42:	e007      	b.n	800ae54 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ae44:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ae48:	3301      	adds	r3, #1
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	b25a      	sxtb	r2, r3
 800ae4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ae54:	2301      	movs	r3, #1
 800ae56:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ae58:	e001      	b.n	800ae5e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae60:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ae68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3740      	adds	r7, #64	@ 0x40
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b08c      	sub	sp, #48	@ 0x30
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae80:	2300      	movs	r3, #0
 800ae82:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ae88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d10b      	bne.n	800aea6 <xQueueReceive+0x32>
	__asm volatile
 800ae8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae92:	f383 8811 	msr	BASEPRI, r3
 800ae96:	f3bf 8f6f 	isb	sy
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	623b      	str	r3, [r7, #32]
}
 800aea0:	bf00      	nop
 800aea2:	bf00      	nop
 800aea4:	e7fd      	b.n	800aea2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d103      	bne.n	800aeb4 <xQueueReceive+0x40>
 800aeac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d101      	bne.n	800aeb8 <xQueueReceive+0x44>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e000      	b.n	800aeba <xQueueReceive+0x46>
 800aeb8:	2300      	movs	r3, #0
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d10b      	bne.n	800aed6 <xQueueReceive+0x62>
	__asm volatile
 800aebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec2:	f383 8811 	msr	BASEPRI, r3
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	61fb      	str	r3, [r7, #28]
}
 800aed0:	bf00      	nop
 800aed2:	bf00      	nop
 800aed4:	e7fd      	b.n	800aed2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aed6:	f001 f96f 	bl	800c1b8 <xTaskGetSchedulerState>
 800aeda:	4603      	mov	r3, r0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d102      	bne.n	800aee6 <xQueueReceive+0x72>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d101      	bne.n	800aeea <xQueueReceive+0x76>
 800aee6:	2301      	movs	r3, #1
 800aee8:	e000      	b.n	800aeec <xQueueReceive+0x78>
 800aeea:	2300      	movs	r3, #0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d10b      	bne.n	800af08 <xQueueReceive+0x94>
	__asm volatile
 800aef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef4:	f383 8811 	msr	BASEPRI, r3
 800aef8:	f3bf 8f6f 	isb	sy
 800aefc:	f3bf 8f4f 	dsb	sy
 800af00:	61bb      	str	r3, [r7, #24]
}
 800af02:	bf00      	nop
 800af04:	bf00      	nop
 800af06:	e7fd      	b.n	800af04 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800af08:	f001 ffa6 	bl	800ce58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af10:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af14:	2b00      	cmp	r3, #0
 800af16:	d01f      	beq.n	800af58 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af1c:	f000 f8f6 	bl	800b10c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af22:	1e5a      	subs	r2, r3, #1
 800af24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af26:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2a:	691b      	ldr	r3, [r3, #16]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00f      	beq.n	800af50 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af32:	3310      	adds	r3, #16
 800af34:	4618      	mov	r0, r3
 800af36:	f000 ff79 	bl	800be2c <xTaskRemoveFromEventList>
 800af3a:	4603      	mov	r3, r0
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d007      	beq.n	800af50 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800af40:	4b3c      	ldr	r3, [pc, #240]	@ (800b034 <xQueueReceive+0x1c0>)
 800af42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af46:	601a      	str	r2, [r3, #0]
 800af48:	f3bf 8f4f 	dsb	sy
 800af4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800af50:	f001 ffb4 	bl	800cebc <vPortExitCritical>
				return pdPASS;
 800af54:	2301      	movs	r3, #1
 800af56:	e069      	b.n	800b02c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d103      	bne.n	800af66 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af5e:	f001 ffad 	bl	800cebc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800af62:	2300      	movs	r3, #0
 800af64:	e062      	b.n	800b02c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d106      	bne.n	800af7a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af6c:	f107 0310 	add.w	r3, r7, #16
 800af70:	4618      	mov	r0, r3
 800af72:	f000 ffbf 	bl	800bef4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af76:	2301      	movs	r3, #1
 800af78:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af7a:	f001 ff9f 	bl	800cebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af7e:	f000 fc2d 	bl	800b7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af82:	f001 ff69 	bl	800ce58 <vPortEnterCritical>
 800af86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af8c:	b25b      	sxtb	r3, r3
 800af8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800af92:	d103      	bne.n	800af9c <xQueueReceive+0x128>
 800af94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af96:	2200      	movs	r2, #0
 800af98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800afa2:	b25b      	sxtb	r3, r3
 800afa4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800afa8:	d103      	bne.n	800afb2 <xQueueReceive+0x13e>
 800afaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afac:	2200      	movs	r2, #0
 800afae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800afb2:	f001 ff83 	bl	800cebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800afb6:	1d3a      	adds	r2, r7, #4
 800afb8:	f107 0310 	add.w	r3, r7, #16
 800afbc:	4611      	mov	r1, r2
 800afbe:	4618      	mov	r0, r3
 800afc0:	f000 ffae 	bl	800bf20 <xTaskCheckForTimeOut>
 800afc4:	4603      	mov	r3, r0
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d123      	bne.n	800b012 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800afcc:	f000 f916 	bl	800b1fc <prvIsQueueEmpty>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d017      	beq.n	800b006 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800afd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd8:	3324      	adds	r3, #36	@ 0x24
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	4611      	mov	r1, r2
 800afde:	4618      	mov	r0, r3
 800afe0:	f000 fed2 	bl	800bd88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800afe4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800afe6:	f000 f8b7 	bl	800b158 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800afea:	f000 fc05 	bl	800b7f8 <xTaskResumeAll>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d189      	bne.n	800af08 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800aff4:	4b0f      	ldr	r3, [pc, #60]	@ (800b034 <xQueueReceive+0x1c0>)
 800aff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800affa:	601a      	str	r2, [r3, #0]
 800affc:	f3bf 8f4f 	dsb	sy
 800b000:	f3bf 8f6f 	isb	sy
 800b004:	e780      	b.n	800af08 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b008:	f000 f8a6 	bl	800b158 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b00c:	f000 fbf4 	bl	800b7f8 <xTaskResumeAll>
 800b010:	e77a      	b.n	800af08 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b012:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b014:	f000 f8a0 	bl	800b158 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b018:	f000 fbee 	bl	800b7f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b01c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b01e:	f000 f8ed 	bl	800b1fc <prvIsQueueEmpty>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	f43f af6f 	beq.w	800af08 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b02a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3730      	adds	r7, #48	@ 0x30
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}
 800b034:	e000ed04 	.word	0xe000ed04

0800b038 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b086      	sub	sp, #24
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	60b9      	str	r1, [r7, #8]
 800b042:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b044:	2300      	movs	r3, #0
 800b046:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b04c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b052:	2b00      	cmp	r3, #0
 800b054:	d10d      	bne.n	800b072 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d14d      	bne.n	800b0fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	689b      	ldr	r3, [r3, #8]
 800b062:	4618      	mov	r0, r3
 800b064:	f001 f8c6 	bl	800c1f4 <xTaskPriorityDisinherit>
 800b068:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2200      	movs	r2, #0
 800b06e:	609a      	str	r2, [r3, #8]
 800b070:	e043      	b.n	800b0fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d119      	bne.n	800b0ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	6858      	ldr	r0, [r3, #4]
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b080:	461a      	mov	r2, r3
 800b082:	68b9      	ldr	r1, [r7, #8]
 800b084:	f002 faa2 	bl	800d5cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	685a      	ldr	r2, [r3, #4]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b090:	441a      	add	r2, r3
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	685a      	ldr	r2, [r3, #4]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	689b      	ldr	r3, [r3, #8]
 800b09e:	429a      	cmp	r2, r3
 800b0a0:	d32b      	bcc.n	800b0fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681a      	ldr	r2, [r3, #0]
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	605a      	str	r2, [r3, #4]
 800b0aa:	e026      	b.n	800b0fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	68d8      	ldr	r0, [r3, #12]
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	68b9      	ldr	r1, [r7, #8]
 800b0b8:	f002 fa88 	bl	800d5cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	68da      	ldr	r2, [r3, #12]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0c4:	425b      	negs	r3, r3
 800b0c6:	441a      	add	r2, r3
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	68da      	ldr	r2, [r3, #12]
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d207      	bcs.n	800b0e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	689a      	ldr	r2, [r3, #8]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0e0:	425b      	negs	r3, r3
 800b0e2:	441a      	add	r2, r3
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2b02      	cmp	r3, #2
 800b0ec:	d105      	bne.n	800b0fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d002      	beq.n	800b0fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	3b01      	subs	r3, #1
 800b0f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	1c5a      	adds	r2, r3, #1
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b102:	697b      	ldr	r3, [r7, #20]
}
 800b104:	4618      	mov	r0, r3
 800b106:	3718      	adds	r7, #24
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b082      	sub	sp, #8
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d018      	beq.n	800b150 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	68da      	ldr	r2, [r3, #12]
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b126:	441a      	add	r2, r3
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	68da      	ldr	r2, [r3, #12]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	689b      	ldr	r3, [r3, #8]
 800b134:	429a      	cmp	r2, r3
 800b136:	d303      	bcc.n	800b140 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	68d9      	ldr	r1, [r3, #12]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b148:	461a      	mov	r2, r3
 800b14a:	6838      	ldr	r0, [r7, #0]
 800b14c:	f002 fa3e 	bl	800d5cc <memcpy>
	}
}
 800b150:	bf00      	nop
 800b152:	3708      	adds	r7, #8
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}

0800b158 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b084      	sub	sp, #16
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b160:	f001 fe7a 	bl	800ce58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b16a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b16c:	e011      	b.n	800b192 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b172:	2b00      	cmp	r3, #0
 800b174:	d012      	beq.n	800b19c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	3324      	adds	r3, #36	@ 0x24
 800b17a:	4618      	mov	r0, r3
 800b17c:	f000 fe56 	bl	800be2c <xTaskRemoveFromEventList>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d001      	beq.n	800b18a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b186:	f000 ff2f 	bl	800bfe8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b18a:	7bfb      	ldrb	r3, [r7, #15]
 800b18c:	3b01      	subs	r3, #1
 800b18e:	b2db      	uxtb	r3, r3
 800b190:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b196:	2b00      	cmp	r3, #0
 800b198:	dce9      	bgt.n	800b16e <prvUnlockQueue+0x16>
 800b19a:	e000      	b.n	800b19e <prvUnlockQueue+0x46>
					break;
 800b19c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	22ff      	movs	r2, #255	@ 0xff
 800b1a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b1a6:	f001 fe89 	bl	800cebc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b1aa:	f001 fe55 	bl	800ce58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b1b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b1b6:	e011      	b.n	800b1dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	691b      	ldr	r3, [r3, #16]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d012      	beq.n	800b1e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	3310      	adds	r3, #16
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f000 fe31 	bl	800be2c <xTaskRemoveFromEventList>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d001      	beq.n	800b1d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b1d0:	f000 ff0a 	bl	800bfe8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b1d4:	7bbb      	ldrb	r3, [r7, #14]
 800b1d6:	3b01      	subs	r3, #1
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b1dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	dce9      	bgt.n	800b1b8 <prvUnlockQueue+0x60>
 800b1e4:	e000      	b.n	800b1e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b1e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	22ff      	movs	r2, #255	@ 0xff
 800b1ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b1f0:	f001 fe64 	bl	800cebc <vPortExitCritical>
}
 800b1f4:	bf00      	nop
 800b1f6:	3710      	adds	r7, #16
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b204:	f001 fe28 	bl	800ce58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d102      	bne.n	800b216 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b210:	2301      	movs	r3, #1
 800b212:	60fb      	str	r3, [r7, #12]
 800b214:	e001      	b.n	800b21a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b216:	2300      	movs	r3, #0
 800b218:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b21a:	f001 fe4f 	bl	800cebc <vPortExitCritical>

	return xReturn;
 800b21e:	68fb      	ldr	r3, [r7, #12]
}
 800b220:	4618      	mov	r0, r3
 800b222:	3710      	adds	r7, #16
 800b224:	46bd      	mov	sp, r7
 800b226:	bd80      	pop	{r7, pc}

0800b228 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b084      	sub	sp, #16
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b230:	f001 fe12 	bl	800ce58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d102      	bne.n	800b246 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b240:	2301      	movs	r3, #1
 800b242:	60fb      	str	r3, [r7, #12]
 800b244:	e001      	b.n	800b24a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b246:	2300      	movs	r3, #0
 800b248:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b24a:	f001 fe37 	bl	800cebc <vPortExitCritical>

	return xReturn;
 800b24e:	68fb      	ldr	r3, [r7, #12]
}
 800b250:	4618      	mov	r0, r3
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b258:	b480      	push	{r7}
 800b25a:	b085      	sub	sp, #20
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b262:	2300      	movs	r3, #0
 800b264:	60fb      	str	r3, [r7, #12]
 800b266:	e014      	b.n	800b292 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b268:	4a0f      	ldr	r2, [pc, #60]	@ (800b2a8 <vQueueAddToRegistry+0x50>)
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d10b      	bne.n	800b28c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b274:	490c      	ldr	r1, [pc, #48]	@ (800b2a8 <vQueueAddToRegistry+0x50>)
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	683a      	ldr	r2, [r7, #0]
 800b27a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b27e:	4a0a      	ldr	r2, [pc, #40]	@ (800b2a8 <vQueueAddToRegistry+0x50>)
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	00db      	lsls	r3, r3, #3
 800b284:	4413      	add	r3, r2
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b28a:	e006      	b.n	800b29a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	3301      	adds	r3, #1
 800b290:	60fb      	str	r3, [r7, #12]
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2b07      	cmp	r3, #7
 800b296:	d9e7      	bls.n	800b268 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b298:	bf00      	nop
 800b29a:	bf00      	nop
 800b29c:	3714      	adds	r7, #20
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a4:	4770      	bx	lr
 800b2a6:	bf00      	nop
 800b2a8:	200014e8 	.word	0x200014e8

0800b2ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b086      	sub	sp, #24
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	60b9      	str	r1, [r7, #8]
 800b2b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b2bc:	f001 fdcc 	bl	800ce58 <vPortEnterCritical>
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b2c6:	b25b      	sxtb	r3, r3
 800b2c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b2cc:	d103      	bne.n	800b2d6 <vQueueWaitForMessageRestricted+0x2a>
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2dc:	b25b      	sxtb	r3, r3
 800b2de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b2e2:	d103      	bne.n	800b2ec <vQueueWaitForMessageRestricted+0x40>
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2ec:	f001 fde6 	bl	800cebc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d106      	bne.n	800b306 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	3324      	adds	r3, #36	@ 0x24
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	68b9      	ldr	r1, [r7, #8]
 800b300:	4618      	mov	r0, r3
 800b302:	f000 fd67 	bl	800bdd4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b306:	6978      	ldr	r0, [r7, #20]
 800b308:	f7ff ff26 	bl	800b158 <prvUnlockQueue>
	}
 800b30c:	bf00      	nop
 800b30e:	3718      	adds	r7, #24
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b314:	b580      	push	{r7, lr}
 800b316:	b08e      	sub	sp, #56	@ 0x38
 800b318:	af04      	add	r7, sp, #16
 800b31a:	60f8      	str	r0, [r7, #12]
 800b31c:	60b9      	str	r1, [r7, #8]
 800b31e:	607a      	str	r2, [r7, #4]
 800b320:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b324:	2b00      	cmp	r3, #0
 800b326:	d10b      	bne.n	800b340 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b32c:	f383 8811 	msr	BASEPRI, r3
 800b330:	f3bf 8f6f 	isb	sy
 800b334:	f3bf 8f4f 	dsb	sy
 800b338:	623b      	str	r3, [r7, #32]
}
 800b33a:	bf00      	nop
 800b33c:	bf00      	nop
 800b33e:	e7fd      	b.n	800b33c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10b      	bne.n	800b35e <xTaskCreateStatic+0x4a>
	__asm volatile
 800b346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b34a:	f383 8811 	msr	BASEPRI, r3
 800b34e:	f3bf 8f6f 	isb	sy
 800b352:	f3bf 8f4f 	dsb	sy
 800b356:	61fb      	str	r3, [r7, #28]
}
 800b358:	bf00      	nop
 800b35a:	bf00      	nop
 800b35c:	e7fd      	b.n	800b35a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b35e:	23a8      	movs	r3, #168	@ 0xa8
 800b360:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	2ba8      	cmp	r3, #168	@ 0xa8
 800b366:	d00b      	beq.n	800b380 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b36c:	f383 8811 	msr	BASEPRI, r3
 800b370:	f3bf 8f6f 	isb	sy
 800b374:	f3bf 8f4f 	dsb	sy
 800b378:	61bb      	str	r3, [r7, #24]
}
 800b37a:	bf00      	nop
 800b37c:	bf00      	nop
 800b37e:	e7fd      	b.n	800b37c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b380:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b384:	2b00      	cmp	r3, #0
 800b386:	d01e      	beq.n	800b3c6 <xTaskCreateStatic+0xb2>
 800b388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d01b      	beq.n	800b3c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b38e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b390:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b394:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b396:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b39a:	2202      	movs	r2, #2
 800b39c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	9303      	str	r3, [sp, #12]
 800b3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a6:	9302      	str	r3, [sp, #8]
 800b3a8:	f107 0314 	add.w	r3, r7, #20
 800b3ac:	9301      	str	r3, [sp, #4]
 800b3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	68b9      	ldr	r1, [r7, #8]
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f000 f851 	bl	800b460 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b3be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b3c0:	f000 f8f6 	bl	800b5b0 <prvAddNewTaskToReadyList>
 800b3c4:	e001      	b.n	800b3ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b3ca:	697b      	ldr	r3, [r7, #20]
	}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3728      	adds	r7, #40	@ 0x28
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b08c      	sub	sp, #48	@ 0x30
 800b3d8:	af04      	add	r7, sp, #16
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	603b      	str	r3, [r7, #0]
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b3e4:	88fb      	ldrh	r3, [r7, #6]
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f001 fe57 	bl	800d09c <pvPortMalloc>
 800b3ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d00e      	beq.n	800b414 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b3f6:	20a8      	movs	r0, #168	@ 0xa8
 800b3f8:	f001 fe50 	bl	800d09c <pvPortMalloc>
 800b3fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b3fe:	69fb      	ldr	r3, [r7, #28]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d003      	beq.n	800b40c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b404:	69fb      	ldr	r3, [r7, #28]
 800b406:	697a      	ldr	r2, [r7, #20]
 800b408:	631a      	str	r2, [r3, #48]	@ 0x30
 800b40a:	e005      	b.n	800b418 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b40c:	6978      	ldr	r0, [r7, #20]
 800b40e:	f001 ff13 	bl	800d238 <vPortFree>
 800b412:	e001      	b.n	800b418 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b414:	2300      	movs	r3, #0
 800b416:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b418:	69fb      	ldr	r3, [r7, #28]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d017      	beq.n	800b44e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	2200      	movs	r2, #0
 800b422:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b426:	88fa      	ldrh	r2, [r7, #6]
 800b428:	2300      	movs	r3, #0
 800b42a:	9303      	str	r3, [sp, #12]
 800b42c:	69fb      	ldr	r3, [r7, #28]
 800b42e:	9302      	str	r3, [sp, #8]
 800b430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b432:	9301      	str	r3, [sp, #4]
 800b434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	68b9      	ldr	r1, [r7, #8]
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	f000 f80f 	bl	800b460 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b442:	69f8      	ldr	r0, [r7, #28]
 800b444:	f000 f8b4 	bl	800b5b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b448:	2301      	movs	r3, #1
 800b44a:	61bb      	str	r3, [r7, #24]
 800b44c:	e002      	b.n	800b454 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b44e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b452:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b454:	69bb      	ldr	r3, [r7, #24]
	}
 800b456:	4618      	mov	r0, r3
 800b458:	3720      	adds	r7, #32
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}
	...

0800b460 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b088      	sub	sp, #32
 800b464:	af00      	add	r7, sp, #0
 800b466:	60f8      	str	r0, [r7, #12]
 800b468:	60b9      	str	r1, [r7, #8]
 800b46a:	607a      	str	r2, [r7, #4]
 800b46c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b470:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	009b      	lsls	r3, r3, #2
 800b476:	461a      	mov	r2, r3
 800b478:	21a5      	movs	r1, #165	@ 0xa5
 800b47a:	f002 f81d 	bl	800d4b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b488:	3b01      	subs	r3, #1
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	4413      	add	r3, r2
 800b48e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	f023 0307 	bic.w	r3, r3, #7
 800b496:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	f003 0307 	and.w	r3, r3, #7
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d00b      	beq.n	800b4ba <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a6:	f383 8811 	msr	BASEPRI, r3
 800b4aa:	f3bf 8f6f 	isb	sy
 800b4ae:	f3bf 8f4f 	dsb	sy
 800b4b2:	617b      	str	r3, [r7, #20]
}
 800b4b4:	bf00      	nop
 800b4b6:	bf00      	nop
 800b4b8:	e7fd      	b.n	800b4b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d01f      	beq.n	800b500 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	61fb      	str	r3, [r7, #28]
 800b4c4:	e012      	b.n	800b4ec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b4c6:	68ba      	ldr	r2, [r7, #8]
 800b4c8:	69fb      	ldr	r3, [r7, #28]
 800b4ca:	4413      	add	r3, r2
 800b4cc:	7819      	ldrb	r1, [r3, #0]
 800b4ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4d0:	69fb      	ldr	r3, [r7, #28]
 800b4d2:	4413      	add	r3, r2
 800b4d4:	3334      	adds	r3, #52	@ 0x34
 800b4d6:	460a      	mov	r2, r1
 800b4d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b4da:	68ba      	ldr	r2, [r7, #8]
 800b4dc:	69fb      	ldr	r3, [r7, #28]
 800b4de:	4413      	add	r3, r2
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d006      	beq.n	800b4f4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b4e6:	69fb      	ldr	r3, [r7, #28]
 800b4e8:	3301      	adds	r3, #1
 800b4ea:	61fb      	str	r3, [r7, #28]
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	2b0f      	cmp	r3, #15
 800b4f0:	d9e9      	bls.n	800b4c6 <prvInitialiseNewTask+0x66>
 800b4f2:	e000      	b.n	800b4f6 <prvInitialiseNewTask+0x96>
			{
				break;
 800b4f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b4fe:	e003      	b.n	800b508 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b502:	2200      	movs	r2, #0
 800b504:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b50a:	2b37      	cmp	r3, #55	@ 0x37
 800b50c:	d901      	bls.n	800b512 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b50e:	2337      	movs	r3, #55	@ 0x37
 800b510:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b516:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b51a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b51c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b520:	2200      	movs	r2, #0
 800b522:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b526:	3304      	adds	r3, #4
 800b528:	4618      	mov	r0, r3
 800b52a:	f7ff f965 	bl	800a7f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b530:	3318      	adds	r3, #24
 800b532:	4618      	mov	r0, r3
 800b534:	f7ff f960 	bl	800a7f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b53a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b53c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b53e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b540:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b546:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b54a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b54c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b550:	2200      	movs	r2, #0
 800b552:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b558:	2200      	movs	r2, #0
 800b55a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b560:	3354      	adds	r3, #84	@ 0x54
 800b562:	224c      	movs	r2, #76	@ 0x4c
 800b564:	2100      	movs	r1, #0
 800b566:	4618      	mov	r0, r3
 800b568:	f001 ffa6 	bl	800d4b8 <memset>
 800b56c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b56e:	4a0d      	ldr	r2, [pc, #52]	@ (800b5a4 <prvInitialiseNewTask+0x144>)
 800b570:	659a      	str	r2, [r3, #88]	@ 0x58
 800b572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b574:	4a0c      	ldr	r2, [pc, #48]	@ (800b5a8 <prvInitialiseNewTask+0x148>)
 800b576:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b57a:	4a0c      	ldr	r2, [pc, #48]	@ (800b5ac <prvInitialiseNewTask+0x14c>)
 800b57c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b57e:	683a      	ldr	r2, [r7, #0]
 800b580:	68f9      	ldr	r1, [r7, #12]
 800b582:	69b8      	ldr	r0, [r7, #24]
 800b584:	f001 fb36 	bl	800cbf4 <pxPortInitialiseStack>
 800b588:	4602      	mov	r2, r0
 800b58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b58c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b598:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b59a:	bf00      	nop
 800b59c:	3720      	adds	r7, #32
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop
 800b5a4:	2000577c 	.word	0x2000577c
 800b5a8:	200057e4 	.word	0x200057e4
 800b5ac:	2000584c 	.word	0x2000584c

0800b5b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b5b8:	f001 fc4e 	bl	800ce58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b5bc:	4b2d      	ldr	r3, [pc, #180]	@ (800b674 <prvAddNewTaskToReadyList+0xc4>)
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	4a2c      	ldr	r2, [pc, #176]	@ (800b674 <prvAddNewTaskToReadyList+0xc4>)
 800b5c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b5c6:	4b2c      	ldr	r3, [pc, #176]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d109      	bne.n	800b5e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b5ce:	4a2a      	ldr	r2, [pc, #168]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b5d4:	4b27      	ldr	r3, [pc, #156]	@ (800b674 <prvAddNewTaskToReadyList+0xc4>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	2b01      	cmp	r3, #1
 800b5da:	d110      	bne.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b5dc:	f000 fd28 	bl	800c030 <prvInitialiseTaskLists>
 800b5e0:	e00d      	b.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b5e2:	4b26      	ldr	r3, [pc, #152]	@ (800b67c <prvAddNewTaskToReadyList+0xcc>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d109      	bne.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b5ea:	4b23      	ldr	r3, [pc, #140]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d802      	bhi.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b5f8:	4a1f      	ldr	r2, [pc, #124]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b5fe:	4b20      	ldr	r3, [pc, #128]	@ (800b680 <prvAddNewTaskToReadyList+0xd0>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	3301      	adds	r3, #1
 800b604:	4a1e      	ldr	r2, [pc, #120]	@ (800b680 <prvAddNewTaskToReadyList+0xd0>)
 800b606:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b608:	4b1d      	ldr	r3, [pc, #116]	@ (800b680 <prvAddNewTaskToReadyList+0xd0>)
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b614:	4b1b      	ldr	r3, [pc, #108]	@ (800b684 <prvAddNewTaskToReadyList+0xd4>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	429a      	cmp	r2, r3
 800b61a:	d903      	bls.n	800b624 <prvAddNewTaskToReadyList+0x74>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b620:	4a18      	ldr	r2, [pc, #96]	@ (800b684 <prvAddNewTaskToReadyList+0xd4>)
 800b622:	6013      	str	r3, [r2, #0]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b628:	4613      	mov	r3, r2
 800b62a:	009b      	lsls	r3, r3, #2
 800b62c:	4413      	add	r3, r2
 800b62e:	009b      	lsls	r3, r3, #2
 800b630:	4a15      	ldr	r2, [pc, #84]	@ (800b688 <prvAddNewTaskToReadyList+0xd8>)
 800b632:	441a      	add	r2, r3
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	3304      	adds	r3, #4
 800b638:	4619      	mov	r1, r3
 800b63a:	4610      	mov	r0, r2
 800b63c:	f7ff f8e9 	bl	800a812 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b640:	f001 fc3c 	bl	800cebc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b644:	4b0d      	ldr	r3, [pc, #52]	@ (800b67c <prvAddNewTaskToReadyList+0xcc>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d00e      	beq.n	800b66a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b64c:	4b0a      	ldr	r3, [pc, #40]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b656:	429a      	cmp	r2, r3
 800b658:	d207      	bcs.n	800b66a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b65a:	4b0c      	ldr	r3, [pc, #48]	@ (800b68c <prvAddNewTaskToReadyList+0xdc>)
 800b65c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b660:	601a      	str	r2, [r3, #0]
 800b662:	f3bf 8f4f 	dsb	sy
 800b666:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b66a:	bf00      	nop
 800b66c:	3708      	adds	r7, #8
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
 800b672:	bf00      	nop
 800b674:	200019fc 	.word	0x200019fc
 800b678:	20001528 	.word	0x20001528
 800b67c:	20001a08 	.word	0x20001a08
 800b680:	20001a18 	.word	0x20001a18
 800b684:	20001a04 	.word	0x20001a04
 800b688:	2000152c 	.word	0x2000152c
 800b68c:	e000ed04 	.word	0xe000ed04

0800b690 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b690:	b580      	push	{r7, lr}
 800b692:	b084      	sub	sp, #16
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b698:	2300      	movs	r3, #0
 800b69a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d018      	beq.n	800b6d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b6a2:	4b14      	ldr	r3, [pc, #80]	@ (800b6f4 <vTaskDelay+0x64>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d00b      	beq.n	800b6c2 <vTaskDelay+0x32>
	__asm volatile
 800b6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ae:	f383 8811 	msr	BASEPRI, r3
 800b6b2:	f3bf 8f6f 	isb	sy
 800b6b6:	f3bf 8f4f 	dsb	sy
 800b6ba:	60bb      	str	r3, [r7, #8]
}
 800b6bc:	bf00      	nop
 800b6be:	bf00      	nop
 800b6c0:	e7fd      	b.n	800b6be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b6c2:	f000 f88b 	bl	800b7dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 fee5 	bl	800c498 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b6ce:	f000 f893 	bl	800b7f8 <xTaskResumeAll>
 800b6d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d107      	bne.n	800b6ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b6da:	4b07      	ldr	r3, [pc, #28]	@ (800b6f8 <vTaskDelay+0x68>)
 800b6dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6e0:	601a      	str	r2, [r3, #0]
 800b6e2:	f3bf 8f4f 	dsb	sy
 800b6e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b6ea:	bf00      	nop
 800b6ec:	3710      	adds	r7, #16
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	20001a24 	.word	0x20001a24
 800b6f8:	e000ed04 	.word	0xe000ed04

0800b6fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b08a      	sub	sp, #40	@ 0x28
 800b700:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b702:	2300      	movs	r3, #0
 800b704:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b706:	2300      	movs	r3, #0
 800b708:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b70a:	463a      	mov	r2, r7
 800b70c:	1d39      	adds	r1, r7, #4
 800b70e:	f107 0308 	add.w	r3, r7, #8
 800b712:	4618      	mov	r0, r3
 800b714:	f7ff f81c 	bl	800a750 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	68ba      	ldr	r2, [r7, #8]
 800b71e:	9202      	str	r2, [sp, #8]
 800b720:	9301      	str	r3, [sp, #4]
 800b722:	2300      	movs	r3, #0
 800b724:	9300      	str	r3, [sp, #0]
 800b726:	2300      	movs	r3, #0
 800b728:	460a      	mov	r2, r1
 800b72a:	4924      	ldr	r1, [pc, #144]	@ (800b7bc <vTaskStartScheduler+0xc0>)
 800b72c:	4824      	ldr	r0, [pc, #144]	@ (800b7c0 <vTaskStartScheduler+0xc4>)
 800b72e:	f7ff fdf1 	bl	800b314 <xTaskCreateStatic>
 800b732:	4603      	mov	r3, r0
 800b734:	4a23      	ldr	r2, [pc, #140]	@ (800b7c4 <vTaskStartScheduler+0xc8>)
 800b736:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b738:	4b22      	ldr	r3, [pc, #136]	@ (800b7c4 <vTaskStartScheduler+0xc8>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d002      	beq.n	800b746 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b740:	2301      	movs	r3, #1
 800b742:	617b      	str	r3, [r7, #20]
 800b744:	e001      	b.n	800b74a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b746:	2300      	movs	r3, #0
 800b748:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	d102      	bne.n	800b756 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b750:	f000 fef6 	bl	800c540 <xTimerCreateTimerTask>
 800b754:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d11b      	bne.n	800b794 <vTaskStartScheduler+0x98>
	__asm volatile
 800b75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b760:	f383 8811 	msr	BASEPRI, r3
 800b764:	f3bf 8f6f 	isb	sy
 800b768:	f3bf 8f4f 	dsb	sy
 800b76c:	613b      	str	r3, [r7, #16]
}
 800b76e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b770:	4b15      	ldr	r3, [pc, #84]	@ (800b7c8 <vTaskStartScheduler+0xcc>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	3354      	adds	r3, #84	@ 0x54
 800b776:	4a15      	ldr	r2, [pc, #84]	@ (800b7cc <vTaskStartScheduler+0xd0>)
 800b778:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b77a:	4b15      	ldr	r3, [pc, #84]	@ (800b7d0 <vTaskStartScheduler+0xd4>)
 800b77c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b780:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b782:	4b14      	ldr	r3, [pc, #80]	@ (800b7d4 <vTaskStartScheduler+0xd8>)
 800b784:	2201      	movs	r2, #1
 800b786:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b788:	4b13      	ldr	r3, [pc, #76]	@ (800b7d8 <vTaskStartScheduler+0xdc>)
 800b78a:	2200      	movs	r2, #0
 800b78c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b78e:	f001 fabf 	bl	800cd10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b792:	e00f      	b.n	800b7b4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b79a:	d10b      	bne.n	800b7b4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800b79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a0:	f383 8811 	msr	BASEPRI, r3
 800b7a4:	f3bf 8f6f 	isb	sy
 800b7a8:	f3bf 8f4f 	dsb	sy
 800b7ac:	60fb      	str	r3, [r7, #12]
}
 800b7ae:	bf00      	nop
 800b7b0:	bf00      	nop
 800b7b2:	e7fd      	b.n	800b7b0 <vTaskStartScheduler+0xb4>
}
 800b7b4:	bf00      	nop
 800b7b6:	3718      	adds	r7, #24
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}
 800b7bc:	0800dec8 	.word	0x0800dec8
 800b7c0:	0800c001 	.word	0x0800c001
 800b7c4:	20001a20 	.word	0x20001a20
 800b7c8:	20001528 	.word	0x20001528
 800b7cc:	2000002c 	.word	0x2000002c
 800b7d0:	20001a1c 	.word	0x20001a1c
 800b7d4:	20001a08 	.word	0x20001a08
 800b7d8:	20001a00 	.word	0x20001a00

0800b7dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b7dc:	b480      	push	{r7}
 800b7de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b7e0:	4b04      	ldr	r3, [pc, #16]	@ (800b7f4 <vTaskSuspendAll+0x18>)
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	4a03      	ldr	r2, [pc, #12]	@ (800b7f4 <vTaskSuspendAll+0x18>)
 800b7e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b7ea:	bf00      	nop
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr
 800b7f4:	20001a24 	.word	0x20001a24

0800b7f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b084      	sub	sp, #16
 800b7fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b7fe:	2300      	movs	r3, #0
 800b800:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b802:	2300      	movs	r3, #0
 800b804:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b806:	4b42      	ldr	r3, [pc, #264]	@ (800b910 <xTaskResumeAll+0x118>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d10b      	bne.n	800b826 <xTaskResumeAll+0x2e>
	__asm volatile
 800b80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b812:	f383 8811 	msr	BASEPRI, r3
 800b816:	f3bf 8f6f 	isb	sy
 800b81a:	f3bf 8f4f 	dsb	sy
 800b81e:	603b      	str	r3, [r7, #0]
}
 800b820:	bf00      	nop
 800b822:	bf00      	nop
 800b824:	e7fd      	b.n	800b822 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b826:	f001 fb17 	bl	800ce58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b82a:	4b39      	ldr	r3, [pc, #228]	@ (800b910 <xTaskResumeAll+0x118>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	3b01      	subs	r3, #1
 800b830:	4a37      	ldr	r2, [pc, #220]	@ (800b910 <xTaskResumeAll+0x118>)
 800b832:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b834:	4b36      	ldr	r3, [pc, #216]	@ (800b910 <xTaskResumeAll+0x118>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d162      	bne.n	800b902 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b83c:	4b35      	ldr	r3, [pc, #212]	@ (800b914 <xTaskResumeAll+0x11c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d05e      	beq.n	800b902 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b844:	e02f      	b.n	800b8a6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b846:	4b34      	ldr	r3, [pc, #208]	@ (800b918 <xTaskResumeAll+0x120>)
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	68db      	ldr	r3, [r3, #12]
 800b84c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3318      	adds	r3, #24
 800b852:	4618      	mov	r0, r3
 800b854:	f7ff f83a 	bl	800a8cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	3304      	adds	r3, #4
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7ff f835 	bl	800a8cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b866:	4b2d      	ldr	r3, [pc, #180]	@ (800b91c <xTaskResumeAll+0x124>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d903      	bls.n	800b876 <xTaskResumeAll+0x7e>
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b872:	4a2a      	ldr	r2, [pc, #168]	@ (800b91c <xTaskResumeAll+0x124>)
 800b874:	6013      	str	r3, [r2, #0]
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b87a:	4613      	mov	r3, r2
 800b87c:	009b      	lsls	r3, r3, #2
 800b87e:	4413      	add	r3, r2
 800b880:	009b      	lsls	r3, r3, #2
 800b882:	4a27      	ldr	r2, [pc, #156]	@ (800b920 <xTaskResumeAll+0x128>)
 800b884:	441a      	add	r2, r3
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	3304      	adds	r3, #4
 800b88a:	4619      	mov	r1, r3
 800b88c:	4610      	mov	r0, r2
 800b88e:	f7fe ffc0 	bl	800a812 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b896:	4b23      	ldr	r3, [pc, #140]	@ (800b924 <xTaskResumeAll+0x12c>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b89c:	429a      	cmp	r2, r3
 800b89e:	d302      	bcc.n	800b8a6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b8a0:	4b21      	ldr	r3, [pc, #132]	@ (800b928 <xTaskResumeAll+0x130>)
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8a6:	4b1c      	ldr	r3, [pc, #112]	@ (800b918 <xTaskResumeAll+0x120>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d1cb      	bne.n	800b846 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d001      	beq.n	800b8b8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b8b4:	f000 fc60 	bl	800c178 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b8b8:	4b1c      	ldr	r3, [pc, #112]	@ (800b92c <xTaskResumeAll+0x134>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d010      	beq.n	800b8e6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b8c4:	f000 f940 	bl	800bb48 <xTaskIncrementTick>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d002      	beq.n	800b8d4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b8ce:	4b16      	ldr	r3, [pc, #88]	@ (800b928 <xTaskResumeAll+0x130>)
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	3b01      	subs	r3, #1
 800b8d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d1f1      	bne.n	800b8c4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b8e0:	4b12      	ldr	r3, [pc, #72]	@ (800b92c <xTaskResumeAll+0x134>)
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b8e6:	4b10      	ldr	r3, [pc, #64]	@ (800b928 <xTaskResumeAll+0x130>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d009      	beq.n	800b902 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b8f2:	4b0f      	ldr	r3, [pc, #60]	@ (800b930 <xTaskResumeAll+0x138>)
 800b8f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8f8:	601a      	str	r2, [r3, #0]
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b902:	f001 fadb 	bl	800cebc <vPortExitCritical>

	return xAlreadyYielded;
 800b906:	68bb      	ldr	r3, [r7, #8]
}
 800b908:	4618      	mov	r0, r3
 800b90a:	3710      	adds	r7, #16
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bd80      	pop	{r7, pc}
 800b910:	20001a24 	.word	0x20001a24
 800b914:	200019fc 	.word	0x200019fc
 800b918:	200019bc 	.word	0x200019bc
 800b91c:	20001a04 	.word	0x20001a04
 800b920:	2000152c 	.word	0x2000152c
 800b924:	20001528 	.word	0x20001528
 800b928:	20001a10 	.word	0x20001a10
 800b92c:	20001a0c 	.word	0x20001a0c
 800b930:	e000ed04 	.word	0xe000ed04

0800b934 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b934:	b480      	push	{r7}
 800b936:	b083      	sub	sp, #12
 800b938:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b93a:	4b05      	ldr	r3, [pc, #20]	@ (800b950 <xTaskGetTickCount+0x1c>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b940:	687b      	ldr	r3, [r7, #4]
}
 800b942:	4618      	mov	r0, r3
 800b944:	370c      	adds	r7, #12
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	20001a00 	.word	0x20001a00

0800b954 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800b954:	b480      	push	{r7}
 800b956:	b085      	sub	sp, #20
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d102      	bne.n	800b968 <pcTaskGetName+0x14>
 800b962:	4b0e      	ldr	r3, [pc, #56]	@ (800b99c <pcTaskGetName+0x48>)
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	e000      	b.n	800b96a <pcTaskGetName+0x16>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d10b      	bne.n	800b98a <pcTaskGetName+0x36>
	__asm volatile
 800b972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b976:	f383 8811 	msr	BASEPRI, r3
 800b97a:	f3bf 8f6f 	isb	sy
 800b97e:	f3bf 8f4f 	dsb	sy
 800b982:	60bb      	str	r3, [r7, #8]
}
 800b984:	bf00      	nop
 800b986:	bf00      	nop
 800b988:	e7fd      	b.n	800b986 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	3334      	adds	r3, #52	@ 0x34
}
 800b98e:	4618      	mov	r0, r3
 800b990:	3714      	adds	r7, #20
 800b992:	46bd      	mov	sp, r7
 800b994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b998:	4770      	bx	lr
 800b99a:	bf00      	nop
 800b99c:	20001528 	.word	0x20001528

0800b9a0 <prvSearchForNameWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	static TCB_t *prvSearchForNameWithinSingleList( List_t *pxList, const char pcNameToQuery[] )
	{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b08b      	sub	sp, #44	@ 0x2c
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
 800b9a8:	6039      	str	r1, [r7, #0]
	TCB_t *pxNextTCB, *pxFirstTCB, *pxReturn = NULL;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	627b      	str	r3, [r7, #36]	@ 0x24
	char cNextChar;
	BaseType_t xBreakLoop;

		/* This function is called with the scheduler suspended. */

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d05b      	beq.n	800ba6e <prvSearchForNameWithinSingleList+0xce>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );  /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	61bb      	str	r3, [r7, #24]
 800b9ba:	69bb      	ldr	r3, [r7, #24]
 800b9bc:	685b      	ldr	r3, [r3, #4]
 800b9be:	685a      	ldr	r2, [r3, #4]
 800b9c0:	69bb      	ldr	r3, [r7, #24]
 800b9c2:	605a      	str	r2, [r3, #4]
 800b9c4:	69bb      	ldr	r3, [r7, #24]
 800b9c6:	685a      	ldr	r2, [r3, #4]
 800b9c8:	69bb      	ldr	r3, [r7, #24]
 800b9ca:	3308      	adds	r3, #8
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d104      	bne.n	800b9da <prvSearchForNameWithinSingleList+0x3a>
 800b9d0:	69bb      	ldr	r3, [r7, #24]
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	685a      	ldr	r2, [r3, #4]
 800b9d6:	69bb      	ldr	r3, [r7, #24]
 800b9d8:	605a      	str	r2, [r3, #4]
 800b9da:	69bb      	ldr	r3, [r7, #24]
 800b9dc:	685b      	ldr	r3, [r3, #4]
 800b9de:	68db      	ldr	r3, [r3, #12]
 800b9e0:	617b      	str	r3, [r7, #20]

			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	613b      	str	r3, [r7, #16]
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	685b      	ldr	r3, [r3, #4]
 800b9ea:	685a      	ldr	r2, [r3, #4]
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	605a      	str	r2, [r3, #4]
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	685a      	ldr	r2, [r3, #4]
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	3308      	adds	r3, #8
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d104      	bne.n	800ba06 <prvSearchForNameWithinSingleList+0x66>
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	685a      	ldr	r2, [r3, #4]
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	605a      	str	r2, [r3, #4]
 800ba06:	693b      	ldr	r3, [r7, #16]
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	68db      	ldr	r3, [r3, #12]
 800ba0c:	60fb      	str	r3, [r7, #12]

				/* Check each character in the name looking for a match or
				mismatch. */
				xBreakLoop = pdFALSE;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	61fb      	str	r3, [r7, #28]
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba12:	2300      	movs	r3, #0
 800ba14:	623b      	str	r3, [r7, #32]
 800ba16:	e01c      	b.n	800ba52 <prvSearchForNameWithinSingleList+0xb2>
				{
					cNextChar = pxNextTCB->pcTaskName[ x ];
 800ba18:	68fa      	ldr	r2, [r7, #12]
 800ba1a:	6a3b      	ldr	r3, [r7, #32]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	3334      	adds	r3, #52	@ 0x34
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	72fb      	strb	r3, [r7, #11]

					if( cNextChar != pcNameToQuery[ x ] )
 800ba24:	683a      	ldr	r2, [r7, #0]
 800ba26:	6a3b      	ldr	r3, [r7, #32]
 800ba28:	4413      	add	r3, r2
 800ba2a:	781b      	ldrb	r3, [r3, #0]
 800ba2c:	7afa      	ldrb	r2, [r7, #11]
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d002      	beq.n	800ba38 <prvSearchForNameWithinSingleList+0x98>
					{
						/* Characters didn't match. */
						xBreakLoop = pdTRUE;
 800ba32:	2301      	movs	r3, #1
 800ba34:	61fb      	str	r3, [r7, #28]
 800ba36:	e006      	b.n	800ba46 <prvSearchForNameWithinSingleList+0xa6>
					}
					else if( cNextChar == ( char ) 0x00 )
 800ba38:	7afb      	ldrb	r3, [r7, #11]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d103      	bne.n	800ba46 <prvSearchForNameWithinSingleList+0xa6>
					{
						/* Both strings terminated, a match must have been
						found. */
						pxReturn = pxNextTCB;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	627b      	str	r3, [r7, #36]	@ 0x24
						xBreakLoop = pdTRUE;
 800ba42:	2301      	movs	r3, #1
 800ba44:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					if( xBreakLoop != pdFALSE )
 800ba46:	69fb      	ldr	r3, [r7, #28]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d106      	bne.n	800ba5a <prvSearchForNameWithinSingleList+0xba>
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba4c:	6a3b      	ldr	r3, [r7, #32]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	623b      	str	r3, [r7, #32]
 800ba52:	6a3b      	ldr	r3, [r7, #32]
 800ba54:	2b0f      	cmp	r3, #15
 800ba56:	d9df      	bls.n	800ba18 <prvSearchForNameWithinSingleList+0x78>
 800ba58:	e000      	b.n	800ba5c <prvSearchForNameWithinSingleList+0xbc>
					{
						break;
 800ba5a:	bf00      	nop
					}
				}

				if( pxReturn != NULL )
 800ba5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d104      	bne.n	800ba6c <prvSearchForNameWithinSingleList+0xcc>
				{
					/* The handle has been found. */
					break;
				}

			} while( pxNextTCB != pxFirstTCB );
 800ba62:	68fa      	ldr	r2, [r7, #12]
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d1bb      	bne.n	800b9e2 <prvSearchForNameWithinSingleList+0x42>
 800ba6a:	e000      	b.n	800ba6e <prvSearchForNameWithinSingleList+0xce>
					break;
 800ba6c:	bf00      	nop
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return pxReturn;
 800ba6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800ba70:	4618      	mov	r0, r3
 800ba72:	372c      	adds	r7, #44	@ 0x2c
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b086      	sub	sp, #24
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
	UBaseType_t uxQueue = configMAX_PRIORITIES;
 800ba84:	2338      	movs	r3, #56	@ 0x38
 800ba86:	617b      	str	r3, [r7, #20]
	TCB_t* pxTCB;

		/* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
		configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f7f4 fba1 	bl	80001d0 <strlen>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	2b0f      	cmp	r3, #15
 800ba92:	d90b      	bls.n	800baac <xTaskGetHandle+0x30>
	__asm volatile
 800ba94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba98:	f383 8811 	msr	BASEPRI, r3
 800ba9c:	f3bf 8f6f 	isb	sy
 800baa0:	f3bf 8f4f 	dsb	sy
 800baa4:	60fb      	str	r3, [r7, #12]
}
 800baa6:	bf00      	nop
 800baa8:	bf00      	nop
 800baaa:	e7fd      	b.n	800baa8 <xTaskGetHandle+0x2c>

		vTaskSuspendAll();
 800baac:	f7ff fe96 	bl	800b7dc <vTaskSuspendAll>
		{
			/* Search the ready lists. */
			do
			{
				uxQueue--;
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	3b01      	subs	r3, #1
 800bab4:	617b      	str	r3, [r7, #20]
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 800bab6:	697a      	ldr	r2, [r7, #20]
 800bab8:	4613      	mov	r3, r2
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	4413      	add	r3, r2
 800babe:	009b      	lsls	r3, r3, #2
 800bac0:	4a1c      	ldr	r2, [pc, #112]	@ (800bb34 <xTaskGetHandle+0xb8>)
 800bac2:	4413      	add	r3, r2
 800bac4:	6879      	ldr	r1, [r7, #4]
 800bac6:	4618      	mov	r0, r3
 800bac8:	f7ff ff6a 	bl	800b9a0 <prvSearchForNameWithinSingleList>
 800bacc:	6138      	str	r0, [r7, #16]

				if( pxTCB != NULL )
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d103      	bne.n	800badc <xTaskGetHandle+0x60>
				{
					/* Found the handle. */
					break;
				}

			} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1ea      	bne.n	800bab0 <xTaskGetHandle+0x34>
 800bada:	e000      	b.n	800bade <xTaskGetHandle+0x62>
					break;
 800badc:	bf00      	nop

			/* Search the delayed lists. */
			if( pxTCB == NULL )
 800bade:	693b      	ldr	r3, [r7, #16]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d106      	bne.n	800baf2 <xTaskGetHandle+0x76>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 800bae4:	4b14      	ldr	r3, [pc, #80]	@ (800bb38 <xTaskGetHandle+0xbc>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	6879      	ldr	r1, [r7, #4]
 800baea:	4618      	mov	r0, r3
 800baec:	f7ff ff58 	bl	800b9a0 <prvSearchForNameWithinSingleList>
 800baf0:	6138      	str	r0, [r7, #16]
			}

			if( pxTCB == NULL )
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d106      	bne.n	800bb06 <xTaskGetHandle+0x8a>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 800baf8:	4b10      	ldr	r3, [pc, #64]	@ (800bb3c <xTaskGetHandle+0xc0>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	6879      	ldr	r1, [r7, #4]
 800bafe:	4618      	mov	r0, r3
 800bb00:	f7ff ff4e 	bl	800b9a0 <prvSearchForNameWithinSingleList>
 800bb04:	6138      	str	r0, [r7, #16]
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( pxTCB == NULL )
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d104      	bne.n	800bb16 <xTaskGetHandle+0x9a>
				{
					/* Search the suspended list. */
					pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 800bb0c:	6879      	ldr	r1, [r7, #4]
 800bb0e:	480c      	ldr	r0, [pc, #48]	@ (800bb40 <xTaskGetHandle+0xc4>)
 800bb10:	f7ff ff46 	bl	800b9a0 <prvSearchForNameWithinSingleList>
 800bb14:	6138      	str	r0, [r7, #16]
			}
			#endif

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( pxTCB == NULL )
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d104      	bne.n	800bb26 <xTaskGetHandle+0xaa>
				{
					/* Search the deleted list. */
					pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 800bb1c:	6879      	ldr	r1, [r7, #4]
 800bb1e:	4809      	ldr	r0, [pc, #36]	@ (800bb44 <xTaskGetHandle+0xc8>)
 800bb20:	f7ff ff3e 	bl	800b9a0 <prvSearchForNameWithinSingleList>
 800bb24:	6138      	str	r0, [r7, #16]
				}
			}
			#endif
		}
		( void ) xTaskResumeAll();
 800bb26:	f7ff fe67 	bl	800b7f8 <xTaskResumeAll>

		return pxTCB;
 800bb2a:	693b      	ldr	r3, [r7, #16]
	}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	3718      	adds	r7, #24
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}
 800bb34:	2000152c 	.word	0x2000152c
 800bb38:	200019b4 	.word	0x200019b4
 800bb3c:	200019b8 	.word	0x200019b8
 800bb40:	200019e8 	.word	0x200019e8
 800bb44:	200019d0 	.word	0x200019d0

0800bb48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b086      	sub	sp, #24
 800bb4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb52:	4b4f      	ldr	r3, [pc, #316]	@ (800bc90 <xTaskIncrementTick+0x148>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	f040 8090 	bne.w	800bc7c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bb5c:	4b4d      	ldr	r3, [pc, #308]	@ (800bc94 <xTaskIncrementTick+0x14c>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	3301      	adds	r3, #1
 800bb62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bb64:	4a4b      	ldr	r2, [pc, #300]	@ (800bc94 <xTaskIncrementTick+0x14c>)
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d121      	bne.n	800bbb4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800bb70:	4b49      	ldr	r3, [pc, #292]	@ (800bc98 <xTaskIncrementTick+0x150>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d00b      	beq.n	800bb92 <xTaskIncrementTick+0x4a>
	__asm volatile
 800bb7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb7e:	f383 8811 	msr	BASEPRI, r3
 800bb82:	f3bf 8f6f 	isb	sy
 800bb86:	f3bf 8f4f 	dsb	sy
 800bb8a:	603b      	str	r3, [r7, #0]
}
 800bb8c:	bf00      	nop
 800bb8e:	bf00      	nop
 800bb90:	e7fd      	b.n	800bb8e <xTaskIncrementTick+0x46>
 800bb92:	4b41      	ldr	r3, [pc, #260]	@ (800bc98 <xTaskIncrementTick+0x150>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	60fb      	str	r3, [r7, #12]
 800bb98:	4b40      	ldr	r3, [pc, #256]	@ (800bc9c <xTaskIncrementTick+0x154>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4a3e      	ldr	r2, [pc, #248]	@ (800bc98 <xTaskIncrementTick+0x150>)
 800bb9e:	6013      	str	r3, [r2, #0]
 800bba0:	4a3e      	ldr	r2, [pc, #248]	@ (800bc9c <xTaskIncrementTick+0x154>)
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	6013      	str	r3, [r2, #0]
 800bba6:	4b3e      	ldr	r3, [pc, #248]	@ (800bca0 <xTaskIncrementTick+0x158>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	3301      	adds	r3, #1
 800bbac:	4a3c      	ldr	r2, [pc, #240]	@ (800bca0 <xTaskIncrementTick+0x158>)
 800bbae:	6013      	str	r3, [r2, #0]
 800bbb0:	f000 fae2 	bl	800c178 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bbb4:	4b3b      	ldr	r3, [pc, #236]	@ (800bca4 <xTaskIncrementTick+0x15c>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	693a      	ldr	r2, [r7, #16]
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d349      	bcc.n	800bc52 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bbbe:	4b36      	ldr	r3, [pc, #216]	@ (800bc98 <xTaskIncrementTick+0x150>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d104      	bne.n	800bbd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbc8:	4b36      	ldr	r3, [pc, #216]	@ (800bca4 <xTaskIncrementTick+0x15c>)
 800bbca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bbce:	601a      	str	r2, [r3, #0]
					break;
 800bbd0:	e03f      	b.n	800bc52 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbd2:	4b31      	ldr	r3, [pc, #196]	@ (800bc98 <xTaskIncrementTick+0x150>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	68db      	ldr	r3, [r3, #12]
 800bbd8:	68db      	ldr	r3, [r3, #12]
 800bbda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bbe2:	693a      	ldr	r2, [r7, #16]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d203      	bcs.n	800bbf2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bbea:	4a2e      	ldr	r2, [pc, #184]	@ (800bca4 <xTaskIncrementTick+0x15c>)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bbf0:	e02f      	b.n	800bc52 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	3304      	adds	r3, #4
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f7fe fe68 	bl	800a8cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d004      	beq.n	800bc0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	3318      	adds	r3, #24
 800bc08:	4618      	mov	r0, r3
 800bc0a:	f7fe fe5f 	bl	800a8cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc12:	4b25      	ldr	r3, [pc, #148]	@ (800bca8 <xTaskIncrementTick+0x160>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d903      	bls.n	800bc22 <xTaskIncrementTick+0xda>
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc1e:	4a22      	ldr	r2, [pc, #136]	@ (800bca8 <xTaskIncrementTick+0x160>)
 800bc20:	6013      	str	r3, [r2, #0]
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc26:	4613      	mov	r3, r2
 800bc28:	009b      	lsls	r3, r3, #2
 800bc2a:	4413      	add	r3, r2
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	4a1f      	ldr	r2, [pc, #124]	@ (800bcac <xTaskIncrementTick+0x164>)
 800bc30:	441a      	add	r2, r3
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	3304      	adds	r3, #4
 800bc36:	4619      	mov	r1, r3
 800bc38:	4610      	mov	r0, r2
 800bc3a:	f7fe fdea 	bl	800a812 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc42:	4b1b      	ldr	r3, [pc, #108]	@ (800bcb0 <xTaskIncrementTick+0x168>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d3b8      	bcc.n	800bbbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc50:	e7b5      	b.n	800bbbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bc52:	4b17      	ldr	r3, [pc, #92]	@ (800bcb0 <xTaskIncrementTick+0x168>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc58:	4914      	ldr	r1, [pc, #80]	@ (800bcac <xTaskIncrementTick+0x164>)
 800bc5a:	4613      	mov	r3, r2
 800bc5c:	009b      	lsls	r3, r3, #2
 800bc5e:	4413      	add	r3, r2
 800bc60:	009b      	lsls	r3, r3, #2
 800bc62:	440b      	add	r3, r1
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	2b01      	cmp	r3, #1
 800bc68:	d901      	bls.n	800bc6e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bc6e:	4b11      	ldr	r3, [pc, #68]	@ (800bcb4 <xTaskIncrementTick+0x16c>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d007      	beq.n	800bc86 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800bc76:	2301      	movs	r3, #1
 800bc78:	617b      	str	r3, [r7, #20]
 800bc7a:	e004      	b.n	800bc86 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bc7c:	4b0e      	ldr	r3, [pc, #56]	@ (800bcb8 <xTaskIncrementTick+0x170>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	3301      	adds	r3, #1
 800bc82:	4a0d      	ldr	r2, [pc, #52]	@ (800bcb8 <xTaskIncrementTick+0x170>)
 800bc84:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bc86:	697b      	ldr	r3, [r7, #20]
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3718      	adds	r7, #24
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}
 800bc90:	20001a24 	.word	0x20001a24
 800bc94:	20001a00 	.word	0x20001a00
 800bc98:	200019b4 	.word	0x200019b4
 800bc9c:	200019b8 	.word	0x200019b8
 800bca0:	20001a14 	.word	0x20001a14
 800bca4:	20001a1c 	.word	0x20001a1c
 800bca8:	20001a04 	.word	0x20001a04
 800bcac:	2000152c 	.word	0x2000152c
 800bcb0:	20001528 	.word	0x20001528
 800bcb4:	20001a10 	.word	0x20001a10
 800bcb8:	20001a0c 	.word	0x20001a0c

0800bcbc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b085      	sub	sp, #20
 800bcc0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bcc2:	4b2b      	ldr	r3, [pc, #172]	@ (800bd70 <vTaskSwitchContext+0xb4>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d003      	beq.n	800bcd2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bcca:	4b2a      	ldr	r3, [pc, #168]	@ (800bd74 <vTaskSwitchContext+0xb8>)
 800bccc:	2201      	movs	r2, #1
 800bcce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bcd0:	e047      	b.n	800bd62 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bcd2:	4b28      	ldr	r3, [pc, #160]	@ (800bd74 <vTaskSwitchContext+0xb8>)
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcd8:	4b27      	ldr	r3, [pc, #156]	@ (800bd78 <vTaskSwitchContext+0xbc>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	60fb      	str	r3, [r7, #12]
 800bcde:	e011      	b.n	800bd04 <vTaskSwitchContext+0x48>
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d10b      	bne.n	800bcfe <vTaskSwitchContext+0x42>
	__asm volatile
 800bce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcea:	f383 8811 	msr	BASEPRI, r3
 800bcee:	f3bf 8f6f 	isb	sy
 800bcf2:	f3bf 8f4f 	dsb	sy
 800bcf6:	607b      	str	r3, [r7, #4]
}
 800bcf8:	bf00      	nop
 800bcfa:	bf00      	nop
 800bcfc:	e7fd      	b.n	800bcfa <vTaskSwitchContext+0x3e>
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	3b01      	subs	r3, #1
 800bd02:	60fb      	str	r3, [r7, #12]
 800bd04:	491d      	ldr	r1, [pc, #116]	@ (800bd7c <vTaskSwitchContext+0xc0>)
 800bd06:	68fa      	ldr	r2, [r7, #12]
 800bd08:	4613      	mov	r3, r2
 800bd0a:	009b      	lsls	r3, r3, #2
 800bd0c:	4413      	add	r3, r2
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	440b      	add	r3, r1
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d0e3      	beq.n	800bce0 <vTaskSwitchContext+0x24>
 800bd18:	68fa      	ldr	r2, [r7, #12]
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	4413      	add	r3, r2
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	4a16      	ldr	r2, [pc, #88]	@ (800bd7c <vTaskSwitchContext+0xc0>)
 800bd24:	4413      	add	r3, r2
 800bd26:	60bb      	str	r3, [r7, #8]
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	685b      	ldr	r3, [r3, #4]
 800bd2c:	685a      	ldr	r2, [r3, #4]
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	605a      	str	r2, [r3, #4]
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	685a      	ldr	r2, [r3, #4]
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	3308      	adds	r3, #8
 800bd3a:	429a      	cmp	r2, r3
 800bd3c:	d104      	bne.n	800bd48 <vTaskSwitchContext+0x8c>
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	685b      	ldr	r3, [r3, #4]
 800bd42:	685a      	ldr	r2, [r3, #4]
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	605a      	str	r2, [r3, #4]
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	68db      	ldr	r3, [r3, #12]
 800bd4e:	4a0c      	ldr	r2, [pc, #48]	@ (800bd80 <vTaskSwitchContext+0xc4>)
 800bd50:	6013      	str	r3, [r2, #0]
 800bd52:	4a09      	ldr	r2, [pc, #36]	@ (800bd78 <vTaskSwitchContext+0xbc>)
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bd58:	4b09      	ldr	r3, [pc, #36]	@ (800bd80 <vTaskSwitchContext+0xc4>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	3354      	adds	r3, #84	@ 0x54
 800bd5e:	4a09      	ldr	r2, [pc, #36]	@ (800bd84 <vTaskSwitchContext+0xc8>)
 800bd60:	6013      	str	r3, [r2, #0]
}
 800bd62:	bf00      	nop
 800bd64:	3714      	adds	r7, #20
 800bd66:	46bd      	mov	sp, r7
 800bd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	20001a24 	.word	0x20001a24
 800bd74:	20001a10 	.word	0x20001a10
 800bd78:	20001a04 	.word	0x20001a04
 800bd7c:	2000152c 	.word	0x2000152c
 800bd80:	20001528 	.word	0x20001528
 800bd84:	2000002c 	.word	0x2000002c

0800bd88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d10b      	bne.n	800bdb0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bd98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd9c:	f383 8811 	msr	BASEPRI, r3
 800bda0:	f3bf 8f6f 	isb	sy
 800bda4:	f3bf 8f4f 	dsb	sy
 800bda8:	60fb      	str	r3, [r7, #12]
}
 800bdaa:	bf00      	nop
 800bdac:	bf00      	nop
 800bdae:	e7fd      	b.n	800bdac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bdb0:	4b07      	ldr	r3, [pc, #28]	@ (800bdd0 <vTaskPlaceOnEventList+0x48>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	3318      	adds	r3, #24
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f7fe fd4e 	bl	800a85a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bdbe:	2101      	movs	r1, #1
 800bdc0:	6838      	ldr	r0, [r7, #0]
 800bdc2:	f000 fb69 	bl	800c498 <prvAddCurrentTaskToDelayedList>
}
 800bdc6:	bf00      	nop
 800bdc8:	3710      	adds	r7, #16
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}
 800bdce:	bf00      	nop
 800bdd0:	20001528 	.word	0x20001528

0800bdd4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b086      	sub	sp, #24
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	60f8      	str	r0, [r7, #12]
 800bddc:	60b9      	str	r1, [r7, #8]
 800bdde:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d10b      	bne.n	800bdfe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800bde6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdea:	f383 8811 	msr	BASEPRI, r3
 800bdee:	f3bf 8f6f 	isb	sy
 800bdf2:	f3bf 8f4f 	dsb	sy
 800bdf6:	617b      	str	r3, [r7, #20]
}
 800bdf8:	bf00      	nop
 800bdfa:	bf00      	nop
 800bdfc:	e7fd      	b.n	800bdfa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bdfe:	4b0a      	ldr	r3, [pc, #40]	@ (800be28 <vTaskPlaceOnEventListRestricted+0x54>)
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	3318      	adds	r3, #24
 800be04:	4619      	mov	r1, r3
 800be06:	68f8      	ldr	r0, [r7, #12]
 800be08:	f7fe fd03 	bl	800a812 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d002      	beq.n	800be18 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800be12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800be16:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800be18:	6879      	ldr	r1, [r7, #4]
 800be1a:	68b8      	ldr	r0, [r7, #8]
 800be1c:	f000 fb3c 	bl	800c498 <prvAddCurrentTaskToDelayedList>
	}
 800be20:	bf00      	nop
 800be22:	3718      	adds	r7, #24
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}
 800be28:	20001528 	.word	0x20001528

0800be2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b086      	sub	sp, #24
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	68db      	ldr	r3, [r3, #12]
 800be38:	68db      	ldr	r3, [r3, #12]
 800be3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d10b      	bne.n	800be5a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800be42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be46:	f383 8811 	msr	BASEPRI, r3
 800be4a:	f3bf 8f6f 	isb	sy
 800be4e:	f3bf 8f4f 	dsb	sy
 800be52:	60fb      	str	r3, [r7, #12]
}
 800be54:	bf00      	nop
 800be56:	bf00      	nop
 800be58:	e7fd      	b.n	800be56 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800be5a:	693b      	ldr	r3, [r7, #16]
 800be5c:	3318      	adds	r3, #24
 800be5e:	4618      	mov	r0, r3
 800be60:	f7fe fd34 	bl	800a8cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be64:	4b1d      	ldr	r3, [pc, #116]	@ (800bedc <xTaskRemoveFromEventList+0xb0>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d11d      	bne.n	800bea8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	3304      	adds	r3, #4
 800be70:	4618      	mov	r0, r3
 800be72:	f7fe fd2b 	bl	800a8cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be7a:	4b19      	ldr	r3, [pc, #100]	@ (800bee0 <xTaskRemoveFromEventList+0xb4>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	429a      	cmp	r2, r3
 800be80:	d903      	bls.n	800be8a <xTaskRemoveFromEventList+0x5e>
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be86:	4a16      	ldr	r2, [pc, #88]	@ (800bee0 <xTaskRemoveFromEventList+0xb4>)
 800be88:	6013      	str	r3, [r2, #0]
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be8e:	4613      	mov	r3, r2
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	4413      	add	r3, r2
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	4a13      	ldr	r2, [pc, #76]	@ (800bee4 <xTaskRemoveFromEventList+0xb8>)
 800be98:	441a      	add	r2, r3
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	3304      	adds	r3, #4
 800be9e:	4619      	mov	r1, r3
 800bea0:	4610      	mov	r0, r2
 800bea2:	f7fe fcb6 	bl	800a812 <vListInsertEnd>
 800bea6:	e005      	b.n	800beb4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	3318      	adds	r3, #24
 800beac:	4619      	mov	r1, r3
 800beae:	480e      	ldr	r0, [pc, #56]	@ (800bee8 <xTaskRemoveFromEventList+0xbc>)
 800beb0:	f7fe fcaf 	bl	800a812 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800beb8:	4b0c      	ldr	r3, [pc, #48]	@ (800beec <xTaskRemoveFromEventList+0xc0>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d905      	bls.n	800bece <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bec2:	2301      	movs	r3, #1
 800bec4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bec6:	4b0a      	ldr	r3, [pc, #40]	@ (800bef0 <xTaskRemoveFromEventList+0xc4>)
 800bec8:	2201      	movs	r2, #1
 800beca:	601a      	str	r2, [r3, #0]
 800becc:	e001      	b.n	800bed2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800bece:	2300      	movs	r3, #0
 800bed0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bed2:	697b      	ldr	r3, [r7, #20]
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3718      	adds	r7, #24
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}
 800bedc:	20001a24 	.word	0x20001a24
 800bee0:	20001a04 	.word	0x20001a04
 800bee4:	2000152c 	.word	0x2000152c
 800bee8:	200019bc 	.word	0x200019bc
 800beec:	20001528 	.word	0x20001528
 800bef0:	20001a10 	.word	0x20001a10

0800bef4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800befc:	4b06      	ldr	r3, [pc, #24]	@ (800bf18 <vTaskInternalSetTimeOutState+0x24>)
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bf04:	4b05      	ldr	r3, [pc, #20]	@ (800bf1c <vTaskInternalSetTimeOutState+0x28>)
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	605a      	str	r2, [r3, #4]
}
 800bf0c:	bf00      	nop
 800bf0e:	370c      	adds	r7, #12
 800bf10:	46bd      	mov	sp, r7
 800bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf16:	4770      	bx	lr
 800bf18:	20001a14 	.word	0x20001a14
 800bf1c:	20001a00 	.word	0x20001a00

0800bf20 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b088      	sub	sp, #32
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d10b      	bne.n	800bf48 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800bf30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf34:	f383 8811 	msr	BASEPRI, r3
 800bf38:	f3bf 8f6f 	isb	sy
 800bf3c:	f3bf 8f4f 	dsb	sy
 800bf40:	613b      	str	r3, [r7, #16]
}
 800bf42:	bf00      	nop
 800bf44:	bf00      	nop
 800bf46:	e7fd      	b.n	800bf44 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d10b      	bne.n	800bf66 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bf4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf52:	f383 8811 	msr	BASEPRI, r3
 800bf56:	f3bf 8f6f 	isb	sy
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	60fb      	str	r3, [r7, #12]
}
 800bf60:	bf00      	nop
 800bf62:	bf00      	nop
 800bf64:	e7fd      	b.n	800bf62 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800bf66:	f000 ff77 	bl	800ce58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bf6a:	4b1d      	ldr	r3, [pc, #116]	@ (800bfe0 <xTaskCheckForTimeOut+0xc0>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	69ba      	ldr	r2, [r7, #24]
 800bf76:	1ad3      	subs	r3, r2, r3
 800bf78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bf82:	d102      	bne.n	800bf8a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bf84:	2300      	movs	r3, #0
 800bf86:	61fb      	str	r3, [r7, #28]
 800bf88:	e023      	b.n	800bfd2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681a      	ldr	r2, [r3, #0]
 800bf8e:	4b15      	ldr	r3, [pc, #84]	@ (800bfe4 <xTaskCheckForTimeOut+0xc4>)
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d007      	beq.n	800bfa6 <xTaskCheckForTimeOut+0x86>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	685b      	ldr	r3, [r3, #4]
 800bf9a:	69ba      	ldr	r2, [r7, #24]
 800bf9c:	429a      	cmp	r2, r3
 800bf9e:	d302      	bcc.n	800bfa6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	61fb      	str	r3, [r7, #28]
 800bfa4:	e015      	b.n	800bfd2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	697a      	ldr	r2, [r7, #20]
 800bfac:	429a      	cmp	r2, r3
 800bfae:	d20b      	bcs.n	800bfc8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	1ad2      	subs	r2, r2, r3
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f7ff ff99 	bl	800bef4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	61fb      	str	r3, [r7, #28]
 800bfc6:	e004      	b.n	800bfd2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	2200      	movs	r2, #0
 800bfcc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bfd2:	f000 ff73 	bl	800cebc <vPortExitCritical>

	return xReturn;
 800bfd6:	69fb      	ldr	r3, [r7, #28]
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3720      	adds	r7, #32
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}
 800bfe0:	20001a00 	.word	0x20001a00
 800bfe4:	20001a14 	.word	0x20001a14

0800bfe8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bfe8:	b480      	push	{r7}
 800bfea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bfec:	4b03      	ldr	r3, [pc, #12]	@ (800bffc <vTaskMissedYield+0x14>)
 800bfee:	2201      	movs	r2, #1
 800bff0:	601a      	str	r2, [r3, #0]
}
 800bff2:	bf00      	nop
 800bff4:	46bd      	mov	sp, r7
 800bff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffa:	4770      	bx	lr
 800bffc:	20001a10 	.word	0x20001a10

0800c000 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b082      	sub	sp, #8
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c008:	f000 f852 	bl	800c0b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c00c:	4b06      	ldr	r3, [pc, #24]	@ (800c028 <prvIdleTask+0x28>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	2b01      	cmp	r3, #1
 800c012:	d9f9      	bls.n	800c008 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c014:	4b05      	ldr	r3, [pc, #20]	@ (800c02c <prvIdleTask+0x2c>)
 800c016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c01a:	601a      	str	r2, [r3, #0]
 800c01c:	f3bf 8f4f 	dsb	sy
 800c020:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c024:	e7f0      	b.n	800c008 <prvIdleTask+0x8>
 800c026:	bf00      	nop
 800c028:	2000152c 	.word	0x2000152c
 800c02c:	e000ed04 	.word	0xe000ed04

0800c030 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c036:	2300      	movs	r3, #0
 800c038:	607b      	str	r3, [r7, #4]
 800c03a:	e00c      	b.n	800c056 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c03c:	687a      	ldr	r2, [r7, #4]
 800c03e:	4613      	mov	r3, r2
 800c040:	009b      	lsls	r3, r3, #2
 800c042:	4413      	add	r3, r2
 800c044:	009b      	lsls	r3, r3, #2
 800c046:	4a12      	ldr	r2, [pc, #72]	@ (800c090 <prvInitialiseTaskLists+0x60>)
 800c048:	4413      	add	r3, r2
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7fe fbb4 	bl	800a7b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	3301      	adds	r3, #1
 800c054:	607b      	str	r3, [r7, #4]
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2b37      	cmp	r3, #55	@ 0x37
 800c05a:	d9ef      	bls.n	800c03c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c05c:	480d      	ldr	r0, [pc, #52]	@ (800c094 <prvInitialiseTaskLists+0x64>)
 800c05e:	f7fe fbab 	bl	800a7b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c062:	480d      	ldr	r0, [pc, #52]	@ (800c098 <prvInitialiseTaskLists+0x68>)
 800c064:	f7fe fba8 	bl	800a7b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c068:	480c      	ldr	r0, [pc, #48]	@ (800c09c <prvInitialiseTaskLists+0x6c>)
 800c06a:	f7fe fba5 	bl	800a7b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c06e:	480c      	ldr	r0, [pc, #48]	@ (800c0a0 <prvInitialiseTaskLists+0x70>)
 800c070:	f7fe fba2 	bl	800a7b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c074:	480b      	ldr	r0, [pc, #44]	@ (800c0a4 <prvInitialiseTaskLists+0x74>)
 800c076:	f7fe fb9f 	bl	800a7b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c07a:	4b0b      	ldr	r3, [pc, #44]	@ (800c0a8 <prvInitialiseTaskLists+0x78>)
 800c07c:	4a05      	ldr	r2, [pc, #20]	@ (800c094 <prvInitialiseTaskLists+0x64>)
 800c07e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c080:	4b0a      	ldr	r3, [pc, #40]	@ (800c0ac <prvInitialiseTaskLists+0x7c>)
 800c082:	4a05      	ldr	r2, [pc, #20]	@ (800c098 <prvInitialiseTaskLists+0x68>)
 800c084:	601a      	str	r2, [r3, #0]
}
 800c086:	bf00      	nop
 800c088:	3708      	adds	r7, #8
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}
 800c08e:	bf00      	nop
 800c090:	2000152c 	.word	0x2000152c
 800c094:	2000198c 	.word	0x2000198c
 800c098:	200019a0 	.word	0x200019a0
 800c09c:	200019bc 	.word	0x200019bc
 800c0a0:	200019d0 	.word	0x200019d0
 800c0a4:	200019e8 	.word	0x200019e8
 800c0a8:	200019b4 	.word	0x200019b4
 800c0ac:	200019b8 	.word	0x200019b8

0800c0b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c0b6:	e019      	b.n	800c0ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c0b8:	f000 fece 	bl	800ce58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0bc:	4b10      	ldr	r3, [pc, #64]	@ (800c100 <prvCheckTasksWaitingTermination+0x50>)
 800c0be:	68db      	ldr	r3, [r3, #12]
 800c0c0:	68db      	ldr	r3, [r3, #12]
 800c0c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	3304      	adds	r3, #4
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f7fe fbff 	bl	800a8cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c0ce:	4b0d      	ldr	r3, [pc, #52]	@ (800c104 <prvCheckTasksWaitingTermination+0x54>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	3b01      	subs	r3, #1
 800c0d4:	4a0b      	ldr	r2, [pc, #44]	@ (800c104 <prvCheckTasksWaitingTermination+0x54>)
 800c0d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c0d8:	4b0b      	ldr	r3, [pc, #44]	@ (800c108 <prvCheckTasksWaitingTermination+0x58>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	3b01      	subs	r3, #1
 800c0de:	4a0a      	ldr	r2, [pc, #40]	@ (800c108 <prvCheckTasksWaitingTermination+0x58>)
 800c0e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c0e2:	f000 feeb 	bl	800cebc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	f000 f810 	bl	800c10c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c0ec:	4b06      	ldr	r3, [pc, #24]	@ (800c108 <prvCheckTasksWaitingTermination+0x58>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d1e1      	bne.n	800c0b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c0f4:	bf00      	nop
 800c0f6:	bf00      	nop
 800c0f8:	3708      	adds	r7, #8
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}
 800c0fe:	bf00      	nop
 800c100:	200019d0 	.word	0x200019d0
 800c104:	200019fc 	.word	0x200019fc
 800c108:	200019e4 	.word	0x200019e4

0800c10c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b084      	sub	sp, #16
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	3354      	adds	r3, #84	@ 0x54
 800c118:	4618      	mov	r0, r3
 800c11a:	f001 f9d5 	bl	800d4c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c124:	2b00      	cmp	r3, #0
 800c126:	d108      	bne.n	800c13a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c12c:	4618      	mov	r0, r3
 800c12e:	f001 f883 	bl	800d238 <vPortFree>
				vPortFree( pxTCB );
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f001 f880 	bl	800d238 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c138:	e019      	b.n	800c16e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c140:	2b01      	cmp	r3, #1
 800c142:	d103      	bne.n	800c14c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f001 f877 	bl	800d238 <vPortFree>
	}
 800c14a:	e010      	b.n	800c16e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c152:	2b02      	cmp	r3, #2
 800c154:	d00b      	beq.n	800c16e <prvDeleteTCB+0x62>
	__asm volatile
 800c156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c15a:	f383 8811 	msr	BASEPRI, r3
 800c15e:	f3bf 8f6f 	isb	sy
 800c162:	f3bf 8f4f 	dsb	sy
 800c166:	60fb      	str	r3, [r7, #12]
}
 800c168:	bf00      	nop
 800c16a:	bf00      	nop
 800c16c:	e7fd      	b.n	800c16a <prvDeleteTCB+0x5e>
	}
 800c16e:	bf00      	nop
 800c170:	3710      	adds	r7, #16
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}
	...

0800c178 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c178:	b480      	push	{r7}
 800c17a:	b083      	sub	sp, #12
 800c17c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c17e:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b0 <prvResetNextTaskUnblockTime+0x38>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d104      	bne.n	800c192 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c188:	4b0a      	ldr	r3, [pc, #40]	@ (800c1b4 <prvResetNextTaskUnblockTime+0x3c>)
 800c18a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c18e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c190:	e008      	b.n	800c1a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c192:	4b07      	ldr	r3, [pc, #28]	@ (800c1b0 <prvResetNextTaskUnblockTime+0x38>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	68db      	ldr	r3, [r3, #12]
 800c198:	68db      	ldr	r3, [r3, #12]
 800c19a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	685b      	ldr	r3, [r3, #4]
 800c1a0:	4a04      	ldr	r2, [pc, #16]	@ (800c1b4 <prvResetNextTaskUnblockTime+0x3c>)
 800c1a2:	6013      	str	r3, [r2, #0]
}
 800c1a4:	bf00      	nop
 800c1a6:	370c      	adds	r7, #12
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ae:	4770      	bx	lr
 800c1b0:	200019b4 	.word	0x200019b4
 800c1b4:	20001a1c 	.word	0x20001a1c

0800c1b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b083      	sub	sp, #12
 800c1bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c1be:	4b0b      	ldr	r3, [pc, #44]	@ (800c1ec <xTaskGetSchedulerState+0x34>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d102      	bne.n	800c1cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	607b      	str	r3, [r7, #4]
 800c1ca:	e008      	b.n	800c1de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1cc:	4b08      	ldr	r3, [pc, #32]	@ (800c1f0 <xTaskGetSchedulerState+0x38>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d102      	bne.n	800c1da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c1d4:	2302      	movs	r3, #2
 800c1d6:	607b      	str	r3, [r7, #4]
 800c1d8:	e001      	b.n	800c1de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c1da:	2300      	movs	r3, #0
 800c1dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c1de:	687b      	ldr	r3, [r7, #4]
	}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	370c      	adds	r7, #12
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ea:	4770      	bx	lr
 800c1ec:	20001a08 	.word	0x20001a08
 800c1f0:	20001a24 	.word	0x20001a24

0800c1f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b086      	sub	sp, #24
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c200:	2300      	movs	r3, #0
 800c202:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d058      	beq.n	800c2bc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c20a:	4b2f      	ldr	r3, [pc, #188]	@ (800c2c8 <xTaskPriorityDisinherit+0xd4>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	693a      	ldr	r2, [r7, #16]
 800c210:	429a      	cmp	r2, r3
 800c212:	d00b      	beq.n	800c22c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c218:	f383 8811 	msr	BASEPRI, r3
 800c21c:	f3bf 8f6f 	isb	sy
 800c220:	f3bf 8f4f 	dsb	sy
 800c224:	60fb      	str	r3, [r7, #12]
}
 800c226:	bf00      	nop
 800c228:	bf00      	nop
 800c22a:	e7fd      	b.n	800c228 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c230:	2b00      	cmp	r3, #0
 800c232:	d10b      	bne.n	800c24c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c238:	f383 8811 	msr	BASEPRI, r3
 800c23c:	f3bf 8f6f 	isb	sy
 800c240:	f3bf 8f4f 	dsb	sy
 800c244:	60bb      	str	r3, [r7, #8]
}
 800c246:	bf00      	nop
 800c248:	bf00      	nop
 800c24a:	e7fd      	b.n	800c248 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c250:	1e5a      	subs	r2, r3, #1
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c25e:	429a      	cmp	r2, r3
 800c260:	d02c      	beq.n	800c2bc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c266:	2b00      	cmp	r3, #0
 800c268:	d128      	bne.n	800c2bc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	3304      	adds	r3, #4
 800c26e:	4618      	mov	r0, r3
 800c270:	f7fe fb2c 	bl	800a8cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c280:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c28c:	4b0f      	ldr	r3, [pc, #60]	@ (800c2cc <xTaskPriorityDisinherit+0xd8>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	429a      	cmp	r2, r3
 800c292:	d903      	bls.n	800c29c <xTaskPriorityDisinherit+0xa8>
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c298:	4a0c      	ldr	r2, [pc, #48]	@ (800c2cc <xTaskPriorityDisinherit+0xd8>)
 800c29a:	6013      	str	r3, [r2, #0]
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2a0:	4613      	mov	r3, r2
 800c2a2:	009b      	lsls	r3, r3, #2
 800c2a4:	4413      	add	r3, r2
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	4a09      	ldr	r2, [pc, #36]	@ (800c2d0 <xTaskPriorityDisinherit+0xdc>)
 800c2aa:	441a      	add	r2, r3
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	3304      	adds	r3, #4
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	4610      	mov	r0, r2
 800c2b4:	f7fe faad 	bl	800a812 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c2bc:	697b      	ldr	r3, [r7, #20]
	}
 800c2be:	4618      	mov	r0, r3
 800c2c0:	3718      	adds	r7, #24
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}
 800c2c6:	bf00      	nop
 800c2c8:	20001528 	.word	0x20001528
 800c2cc:	20001a04 	.word	0x20001a04
 800c2d0:	2000152c 	.word	0x2000152c

0800c2d4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800c2de:	f000 fdbb 	bl	800ce58 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800c2e2:	4b20      	ldr	r3, [pc, #128]	@ (800c364 <ulTaskNotifyTake+0x90>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d113      	bne.n	800c316 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c2ee:	4b1d      	ldr	r3, [pc, #116]	@ (800c364 <ulTaskNotifyTake+0x90>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00b      	beq.n	800c316 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c2fe:	2101      	movs	r1, #1
 800c300:	6838      	ldr	r0, [r7, #0]
 800c302:	f000 f8c9 	bl	800c498 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c306:	4b18      	ldr	r3, [pc, #96]	@ (800c368 <ulTaskNotifyTake+0x94>)
 800c308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c30c:	601a      	str	r2, [r3, #0]
 800c30e:	f3bf 8f4f 	dsb	sy
 800c312:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c316:	f000 fdd1 	bl	800cebc <vPortExitCritical>

		taskENTER_CRITICAL();
 800c31a:	f000 fd9d 	bl	800ce58 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800c31e:	4b11      	ldr	r3, [pc, #68]	@ (800c364 <ulTaskNotifyTake+0x90>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c326:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d00e      	beq.n	800c34c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d005      	beq.n	800c340 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800c334:	4b0b      	ldr	r3, [pc, #44]	@ (800c364 <ulTaskNotifyTake+0x90>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	2200      	movs	r2, #0
 800c33a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800c33e:	e005      	b.n	800c34c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800c340:	4b08      	ldr	r3, [pc, #32]	@ (800c364 <ulTaskNotifyTake+0x90>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	68fa      	ldr	r2, [r7, #12]
 800c346:	3a01      	subs	r2, #1
 800c348:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c34c:	4b05      	ldr	r3, [pc, #20]	@ (800c364 <ulTaskNotifyTake+0x90>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2200      	movs	r2, #0
 800c352:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800c356:	f000 fdb1 	bl	800cebc <vPortExitCritical>

		return ulReturn;
 800c35a:	68fb      	ldr	r3, [r7, #12]
	}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3710      	adds	r7, #16
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}
 800c364:	20001528 	.word	0x20001528
 800c368:	e000ed04 	.word	0xe000ed04

0800c36c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b08a      	sub	sp, #40	@ 0x28
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d10b      	bne.n	800c394 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800c37c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c380:	f383 8811 	msr	BASEPRI, r3
 800c384:	f3bf 8f6f 	isb	sy
 800c388:	f3bf 8f4f 	dsb	sy
 800c38c:	61bb      	str	r3, [r7, #24]
}
 800c38e:	bf00      	nop
 800c390:	bf00      	nop
 800c392:	e7fd      	b.n	800c390 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c394:	f000 fe40 	bl	800d018 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800c39c:	f3ef 8211 	mrs	r2, BASEPRI
 800c3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a4:	f383 8811 	msr	BASEPRI, r3
 800c3a8:	f3bf 8f6f 	isb	sy
 800c3ac:	f3bf 8f4f 	dsb	sy
 800c3b0:	617a      	str	r2, [r7, #20]
 800c3b2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c3b4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c3b6:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c3b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ba:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800c3be:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c2:	2202      	movs	r2, #2
 800c3c4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800c3c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c3ce:	1c5a      	adds	r2, r3, #1
 800c3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c3d6:	7ffb      	ldrb	r3, [r7, #31]
 800c3d8:	2b01      	cmp	r3, #1
 800c3da:	d147      	bne.n	800c46c <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c3dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d00b      	beq.n	800c3fc <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800c3e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3e8:	f383 8811 	msr	BASEPRI, r3
 800c3ec:	f3bf 8f6f 	isb	sy
 800c3f0:	f3bf 8f4f 	dsb	sy
 800c3f4:	60fb      	str	r3, [r7, #12]
}
 800c3f6:	bf00      	nop
 800c3f8:	bf00      	nop
 800c3fa:	e7fd      	b.n	800c3f8 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3fc:	4b20      	ldr	r3, [pc, #128]	@ (800c480 <vTaskNotifyGiveFromISR+0x114>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d11d      	bne.n	800c440 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c406:	3304      	adds	r3, #4
 800c408:	4618      	mov	r0, r3
 800c40a:	f7fe fa5f 	bl	800a8cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c412:	4b1c      	ldr	r3, [pc, #112]	@ (800c484 <vTaskNotifyGiveFromISR+0x118>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	429a      	cmp	r2, r3
 800c418:	d903      	bls.n	800c422 <vTaskNotifyGiveFromISR+0xb6>
 800c41a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c41c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c41e:	4a19      	ldr	r2, [pc, #100]	@ (800c484 <vTaskNotifyGiveFromISR+0x118>)
 800c420:	6013      	str	r3, [r2, #0]
 800c422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c426:	4613      	mov	r3, r2
 800c428:	009b      	lsls	r3, r3, #2
 800c42a:	4413      	add	r3, r2
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	4a16      	ldr	r2, [pc, #88]	@ (800c488 <vTaskNotifyGiveFromISR+0x11c>)
 800c430:	441a      	add	r2, r3
 800c432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c434:	3304      	adds	r3, #4
 800c436:	4619      	mov	r1, r3
 800c438:	4610      	mov	r0, r2
 800c43a:	f7fe f9ea 	bl	800a812 <vListInsertEnd>
 800c43e:	e005      	b.n	800c44c <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c442:	3318      	adds	r3, #24
 800c444:	4619      	mov	r1, r3
 800c446:	4811      	ldr	r0, [pc, #68]	@ (800c48c <vTaskNotifyGiveFromISR+0x120>)
 800c448:	f7fe f9e3 	bl	800a812 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c44e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c450:	4b0f      	ldr	r3, [pc, #60]	@ (800c490 <vTaskNotifyGiveFromISR+0x124>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c456:	429a      	cmp	r2, r3
 800c458:	d908      	bls.n	800c46c <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d002      	beq.n	800c466 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	2201      	movs	r2, #1
 800c464:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c466:	4b0b      	ldr	r3, [pc, #44]	@ (800c494 <vTaskNotifyGiveFromISR+0x128>)
 800c468:	2201      	movs	r2, #1
 800c46a:	601a      	str	r2, [r3, #0]
 800c46c:	6a3b      	ldr	r3, [r7, #32]
 800c46e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	f383 8811 	msr	BASEPRI, r3
}
 800c476:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800c478:	bf00      	nop
 800c47a:	3728      	adds	r7, #40	@ 0x28
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}
 800c480:	20001a24 	.word	0x20001a24
 800c484:	20001a04 	.word	0x20001a04
 800c488:	2000152c 	.word	0x2000152c
 800c48c:	200019bc 	.word	0x200019bc
 800c490:	20001528 	.word	0x20001528
 800c494:	20001a10 	.word	0x20001a10

0800c498 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b084      	sub	sp, #16
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c4a2:	4b21      	ldr	r3, [pc, #132]	@ (800c528 <prvAddCurrentTaskToDelayedList+0x90>)
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4a8:	4b20      	ldr	r3, [pc, #128]	@ (800c52c <prvAddCurrentTaskToDelayedList+0x94>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	3304      	adds	r3, #4
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f7fe fa0c 	bl	800a8cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c4ba:	d10a      	bne.n	800c4d2 <prvAddCurrentTaskToDelayedList+0x3a>
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d007      	beq.n	800c4d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4c2:	4b1a      	ldr	r3, [pc, #104]	@ (800c52c <prvAddCurrentTaskToDelayedList+0x94>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	3304      	adds	r3, #4
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	4819      	ldr	r0, [pc, #100]	@ (800c530 <prvAddCurrentTaskToDelayedList+0x98>)
 800c4cc:	f7fe f9a1 	bl	800a812 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c4d0:	e026      	b.n	800c520 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c4d2:	68fa      	ldr	r2, [r7, #12]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	4413      	add	r3, r2
 800c4d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c4da:	4b14      	ldr	r3, [pc, #80]	@ (800c52c <prvAddCurrentTaskToDelayedList+0x94>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	68ba      	ldr	r2, [r7, #8]
 800c4e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c4e2:	68ba      	ldr	r2, [r7, #8]
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	429a      	cmp	r2, r3
 800c4e8:	d209      	bcs.n	800c4fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4ea:	4b12      	ldr	r3, [pc, #72]	@ (800c534 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c4ec:	681a      	ldr	r2, [r3, #0]
 800c4ee:	4b0f      	ldr	r3, [pc, #60]	@ (800c52c <prvAddCurrentTaskToDelayedList+0x94>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	3304      	adds	r3, #4
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	4610      	mov	r0, r2
 800c4f8:	f7fe f9af 	bl	800a85a <vListInsert>
}
 800c4fc:	e010      	b.n	800c520 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4fe:	4b0e      	ldr	r3, [pc, #56]	@ (800c538 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c500:	681a      	ldr	r2, [r3, #0]
 800c502:	4b0a      	ldr	r3, [pc, #40]	@ (800c52c <prvAddCurrentTaskToDelayedList+0x94>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	3304      	adds	r3, #4
 800c508:	4619      	mov	r1, r3
 800c50a:	4610      	mov	r0, r2
 800c50c:	f7fe f9a5 	bl	800a85a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c510:	4b0a      	ldr	r3, [pc, #40]	@ (800c53c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	68ba      	ldr	r2, [r7, #8]
 800c516:	429a      	cmp	r2, r3
 800c518:	d202      	bcs.n	800c520 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c51a:	4a08      	ldr	r2, [pc, #32]	@ (800c53c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	6013      	str	r3, [r2, #0]
}
 800c520:	bf00      	nop
 800c522:	3710      	adds	r7, #16
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}
 800c528:	20001a00 	.word	0x20001a00
 800c52c:	20001528 	.word	0x20001528
 800c530:	200019e8 	.word	0x200019e8
 800c534:	200019b8 	.word	0x200019b8
 800c538:	200019b4 	.word	0x200019b4
 800c53c:	20001a1c 	.word	0x20001a1c

0800c540 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b08a      	sub	sp, #40	@ 0x28
 800c544:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c546:	2300      	movs	r3, #0
 800c548:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c54a:	f000 fb13 	bl	800cb74 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c54e:	4b1d      	ldr	r3, [pc, #116]	@ (800c5c4 <xTimerCreateTimerTask+0x84>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d021      	beq.n	800c59a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c556:	2300      	movs	r3, #0
 800c558:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c55a:	2300      	movs	r3, #0
 800c55c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c55e:	1d3a      	adds	r2, r7, #4
 800c560:	f107 0108 	add.w	r1, r7, #8
 800c564:	f107 030c 	add.w	r3, r7, #12
 800c568:	4618      	mov	r0, r3
 800c56a:	f7fe f90b 	bl	800a784 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c56e:	6879      	ldr	r1, [r7, #4]
 800c570:	68bb      	ldr	r3, [r7, #8]
 800c572:	68fa      	ldr	r2, [r7, #12]
 800c574:	9202      	str	r2, [sp, #8]
 800c576:	9301      	str	r3, [sp, #4]
 800c578:	2302      	movs	r3, #2
 800c57a:	9300      	str	r3, [sp, #0]
 800c57c:	2300      	movs	r3, #0
 800c57e:	460a      	mov	r2, r1
 800c580:	4911      	ldr	r1, [pc, #68]	@ (800c5c8 <xTimerCreateTimerTask+0x88>)
 800c582:	4812      	ldr	r0, [pc, #72]	@ (800c5cc <xTimerCreateTimerTask+0x8c>)
 800c584:	f7fe fec6 	bl	800b314 <xTaskCreateStatic>
 800c588:	4603      	mov	r3, r0
 800c58a:	4a11      	ldr	r2, [pc, #68]	@ (800c5d0 <xTimerCreateTimerTask+0x90>)
 800c58c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c58e:	4b10      	ldr	r3, [pc, #64]	@ (800c5d0 <xTimerCreateTimerTask+0x90>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d001      	beq.n	800c59a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c596:	2301      	movs	r3, #1
 800c598:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d10b      	bne.n	800c5b8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5a4:	f383 8811 	msr	BASEPRI, r3
 800c5a8:	f3bf 8f6f 	isb	sy
 800c5ac:	f3bf 8f4f 	dsb	sy
 800c5b0:	613b      	str	r3, [r7, #16]
}
 800c5b2:	bf00      	nop
 800c5b4:	bf00      	nop
 800c5b6:	e7fd      	b.n	800c5b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c5b8:	697b      	ldr	r3, [r7, #20]
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3718      	adds	r7, #24
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}
 800c5c2:	bf00      	nop
 800c5c4:	20001a58 	.word	0x20001a58
 800c5c8:	0800ded0 	.word	0x0800ded0
 800c5cc:	0800c70d 	.word	0x0800c70d
 800c5d0:	20001a5c 	.word	0x20001a5c

0800c5d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b08a      	sub	sp, #40	@ 0x28
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	60b9      	str	r1, [r7, #8]
 800c5de:	607a      	str	r2, [r7, #4]
 800c5e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d10b      	bne.n	800c604 <xTimerGenericCommand+0x30>
	__asm volatile
 800c5ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f0:	f383 8811 	msr	BASEPRI, r3
 800c5f4:	f3bf 8f6f 	isb	sy
 800c5f8:	f3bf 8f4f 	dsb	sy
 800c5fc:	623b      	str	r3, [r7, #32]
}
 800c5fe:	bf00      	nop
 800c600:	bf00      	nop
 800c602:	e7fd      	b.n	800c600 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c604:	4b19      	ldr	r3, [pc, #100]	@ (800c66c <xTimerGenericCommand+0x98>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d02a      	beq.n	800c662 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	2b05      	cmp	r3, #5
 800c61c:	dc18      	bgt.n	800c650 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c61e:	f7ff fdcb 	bl	800c1b8 <xTaskGetSchedulerState>
 800c622:	4603      	mov	r3, r0
 800c624:	2b02      	cmp	r3, #2
 800c626:	d109      	bne.n	800c63c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c628:	4b10      	ldr	r3, [pc, #64]	@ (800c66c <xTimerGenericCommand+0x98>)
 800c62a:	6818      	ldr	r0, [r3, #0]
 800c62c:	f107 0110 	add.w	r1, r7, #16
 800c630:	2300      	movs	r3, #0
 800c632:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c634:	f7fe fa7e 	bl	800ab34 <xQueueGenericSend>
 800c638:	6278      	str	r0, [r7, #36]	@ 0x24
 800c63a:	e012      	b.n	800c662 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c63c:	4b0b      	ldr	r3, [pc, #44]	@ (800c66c <xTimerGenericCommand+0x98>)
 800c63e:	6818      	ldr	r0, [r3, #0]
 800c640:	f107 0110 	add.w	r1, r7, #16
 800c644:	2300      	movs	r3, #0
 800c646:	2200      	movs	r2, #0
 800c648:	f7fe fa74 	bl	800ab34 <xQueueGenericSend>
 800c64c:	6278      	str	r0, [r7, #36]	@ 0x24
 800c64e:	e008      	b.n	800c662 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c650:	4b06      	ldr	r3, [pc, #24]	@ (800c66c <xTimerGenericCommand+0x98>)
 800c652:	6818      	ldr	r0, [r3, #0]
 800c654:	f107 0110 	add.w	r1, r7, #16
 800c658:	2300      	movs	r3, #0
 800c65a:	683a      	ldr	r2, [r7, #0]
 800c65c:	f7fe fb6c 	bl	800ad38 <xQueueGenericSendFromISR>
 800c660:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c664:	4618      	mov	r0, r3
 800c666:	3728      	adds	r7, #40	@ 0x28
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}
 800c66c:	20001a58 	.word	0x20001a58

0800c670 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b088      	sub	sp, #32
 800c674:	af02      	add	r7, sp, #8
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c67a:	4b23      	ldr	r3, [pc, #140]	@ (800c708 <prvProcessExpiredTimer+0x98>)
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	68db      	ldr	r3, [r3, #12]
 800c682:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	3304      	adds	r3, #4
 800c688:	4618      	mov	r0, r3
 800c68a:	f7fe f91f 	bl	800a8cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c68e:	697b      	ldr	r3, [r7, #20]
 800c690:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c694:	f003 0304 	and.w	r3, r3, #4
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d023      	beq.n	800c6e4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c69c:	697b      	ldr	r3, [r7, #20]
 800c69e:	699a      	ldr	r2, [r3, #24]
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	18d1      	adds	r1, r2, r3
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	683a      	ldr	r2, [r7, #0]
 800c6a8:	6978      	ldr	r0, [r7, #20]
 800c6aa:	f000 f8d5 	bl	800c858 <prvInsertTimerInActiveList>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d020      	beq.n	800c6f6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	9300      	str	r3, [sp, #0]
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	2100      	movs	r1, #0
 800c6be:	6978      	ldr	r0, [r7, #20]
 800c6c0:	f7ff ff88 	bl	800c5d4 <xTimerGenericCommand>
 800c6c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d114      	bne.n	800c6f6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6d0:	f383 8811 	msr	BASEPRI, r3
 800c6d4:	f3bf 8f6f 	isb	sy
 800c6d8:	f3bf 8f4f 	dsb	sy
 800c6dc:	60fb      	str	r3, [r7, #12]
}
 800c6de:	bf00      	nop
 800c6e0:	bf00      	nop
 800c6e2:	e7fd      	b.n	800c6e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6ea:	f023 0301 	bic.w	r3, r3, #1
 800c6ee:	b2da      	uxtb	r2, r3
 800c6f0:	697b      	ldr	r3, [r7, #20]
 800c6f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c6f6:	697b      	ldr	r3, [r7, #20]
 800c6f8:	6a1b      	ldr	r3, [r3, #32]
 800c6fa:	6978      	ldr	r0, [r7, #20]
 800c6fc:	4798      	blx	r3
}
 800c6fe:	bf00      	nop
 800c700:	3718      	adds	r7, #24
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}
 800c706:	bf00      	nop
 800c708:	20001a50 	.word	0x20001a50

0800c70c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b084      	sub	sp, #16
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c714:	f107 0308 	add.w	r3, r7, #8
 800c718:	4618      	mov	r0, r3
 800c71a:	f000 f859 	bl	800c7d0 <prvGetNextExpireTime>
 800c71e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	4619      	mov	r1, r3
 800c724:	68f8      	ldr	r0, [r7, #12]
 800c726:	f000 f805 	bl	800c734 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c72a:	f000 f8d7 	bl	800c8dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c72e:	bf00      	nop
 800c730:	e7f0      	b.n	800c714 <prvTimerTask+0x8>
	...

0800c734 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b084      	sub	sp, #16
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
 800c73c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c73e:	f7ff f84d 	bl	800b7dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c742:	f107 0308 	add.w	r3, r7, #8
 800c746:	4618      	mov	r0, r3
 800c748:	f000 f866 	bl	800c818 <prvSampleTimeNow>
 800c74c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d130      	bne.n	800c7b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d10a      	bne.n	800c770 <prvProcessTimerOrBlockTask+0x3c>
 800c75a:	687a      	ldr	r2, [r7, #4]
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	429a      	cmp	r2, r3
 800c760:	d806      	bhi.n	800c770 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c762:	f7ff f849 	bl	800b7f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c766:	68f9      	ldr	r1, [r7, #12]
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f7ff ff81 	bl	800c670 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c76e:	e024      	b.n	800c7ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d008      	beq.n	800c788 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c776:	4b13      	ldr	r3, [pc, #76]	@ (800c7c4 <prvProcessTimerOrBlockTask+0x90>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d101      	bne.n	800c784 <prvProcessTimerOrBlockTask+0x50>
 800c780:	2301      	movs	r3, #1
 800c782:	e000      	b.n	800c786 <prvProcessTimerOrBlockTask+0x52>
 800c784:	2300      	movs	r3, #0
 800c786:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c788:	4b0f      	ldr	r3, [pc, #60]	@ (800c7c8 <prvProcessTimerOrBlockTask+0x94>)
 800c78a:	6818      	ldr	r0, [r3, #0]
 800c78c:	687a      	ldr	r2, [r7, #4]
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	1ad3      	subs	r3, r2, r3
 800c792:	683a      	ldr	r2, [r7, #0]
 800c794:	4619      	mov	r1, r3
 800c796:	f7fe fd89 	bl	800b2ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c79a:	f7ff f82d 	bl	800b7f8 <xTaskResumeAll>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d10a      	bne.n	800c7ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c7a4:	4b09      	ldr	r3, [pc, #36]	@ (800c7cc <prvProcessTimerOrBlockTask+0x98>)
 800c7a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7aa:	601a      	str	r2, [r3, #0]
 800c7ac:	f3bf 8f4f 	dsb	sy
 800c7b0:	f3bf 8f6f 	isb	sy
}
 800c7b4:	e001      	b.n	800c7ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c7b6:	f7ff f81f 	bl	800b7f8 <xTaskResumeAll>
}
 800c7ba:	bf00      	nop
 800c7bc:	3710      	adds	r7, #16
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	20001a54 	.word	0x20001a54
 800c7c8:	20001a58 	.word	0x20001a58
 800c7cc:	e000ed04 	.word	0xe000ed04

0800c7d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b085      	sub	sp, #20
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c7d8:	4b0e      	ldr	r3, [pc, #56]	@ (800c814 <prvGetNextExpireTime+0x44>)
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d101      	bne.n	800c7e6 <prvGetNextExpireTime+0x16>
 800c7e2:	2201      	movs	r2, #1
 800c7e4:	e000      	b.n	800c7e8 <prvGetNextExpireTime+0x18>
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d105      	bne.n	800c800 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7f4:	4b07      	ldr	r3, [pc, #28]	@ (800c814 <prvGetNextExpireTime+0x44>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	68db      	ldr	r3, [r3, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	60fb      	str	r3, [r7, #12]
 800c7fe:	e001      	b.n	800c804 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c800:	2300      	movs	r3, #0
 800c802:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c804:	68fb      	ldr	r3, [r7, #12]
}
 800c806:	4618      	mov	r0, r3
 800c808:	3714      	adds	r7, #20
 800c80a:	46bd      	mov	sp, r7
 800c80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c810:	4770      	bx	lr
 800c812:	bf00      	nop
 800c814:	20001a50 	.word	0x20001a50

0800c818 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b084      	sub	sp, #16
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c820:	f7ff f888 	bl	800b934 <xTaskGetTickCount>
 800c824:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c826:	4b0b      	ldr	r3, [pc, #44]	@ (800c854 <prvSampleTimeNow+0x3c>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	68fa      	ldr	r2, [r7, #12]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d205      	bcs.n	800c83c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c830:	f000 f93a 	bl	800caa8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2201      	movs	r2, #1
 800c838:	601a      	str	r2, [r3, #0]
 800c83a:	e002      	b.n	800c842 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2200      	movs	r2, #0
 800c840:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c842:	4a04      	ldr	r2, [pc, #16]	@ (800c854 <prvSampleTimeNow+0x3c>)
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c848:	68fb      	ldr	r3, [r7, #12]
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3710      	adds	r7, #16
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
 800c852:	bf00      	nop
 800c854:	20001a60 	.word	0x20001a60

0800c858 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b086      	sub	sp, #24
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	60f8      	str	r0, [r7, #12]
 800c860:	60b9      	str	r1, [r7, #8]
 800c862:	607a      	str	r2, [r7, #4]
 800c864:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c866:	2300      	movs	r3, #0
 800c868:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	68ba      	ldr	r2, [r7, #8]
 800c86e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	68fa      	ldr	r2, [r7, #12]
 800c874:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c876:	68ba      	ldr	r2, [r7, #8]
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	429a      	cmp	r2, r3
 800c87c:	d812      	bhi.n	800c8a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c87e:	687a      	ldr	r2, [r7, #4]
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	1ad2      	subs	r2, r2, r3
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	699b      	ldr	r3, [r3, #24]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d302      	bcc.n	800c892 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c88c:	2301      	movs	r3, #1
 800c88e:	617b      	str	r3, [r7, #20]
 800c890:	e01b      	b.n	800c8ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c892:	4b10      	ldr	r3, [pc, #64]	@ (800c8d4 <prvInsertTimerInActiveList+0x7c>)
 800c894:	681a      	ldr	r2, [r3, #0]
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	3304      	adds	r3, #4
 800c89a:	4619      	mov	r1, r3
 800c89c:	4610      	mov	r0, r2
 800c89e:	f7fd ffdc 	bl	800a85a <vListInsert>
 800c8a2:	e012      	b.n	800c8ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c8a4:	687a      	ldr	r2, [r7, #4]
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d206      	bcs.n	800c8ba <prvInsertTimerInActiveList+0x62>
 800c8ac:	68ba      	ldr	r2, [r7, #8]
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	d302      	bcc.n	800c8ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	617b      	str	r3, [r7, #20]
 800c8b8:	e007      	b.n	800c8ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c8ba:	4b07      	ldr	r3, [pc, #28]	@ (800c8d8 <prvInsertTimerInActiveList+0x80>)
 800c8bc:	681a      	ldr	r2, [r3, #0]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	3304      	adds	r3, #4
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	4610      	mov	r0, r2
 800c8c6:	f7fd ffc8 	bl	800a85a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c8ca:	697b      	ldr	r3, [r7, #20]
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	3718      	adds	r7, #24
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	bd80      	pop	{r7, pc}
 800c8d4:	20001a54 	.word	0x20001a54
 800c8d8:	20001a50 	.word	0x20001a50

0800c8dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b08e      	sub	sp, #56	@ 0x38
 800c8e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c8e2:	e0ce      	b.n	800ca82 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	da19      	bge.n	800c91e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c8ea:	1d3b      	adds	r3, r7, #4
 800c8ec:	3304      	adds	r3, #4
 800c8ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d10b      	bne.n	800c90e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fa:	f383 8811 	msr	BASEPRI, r3
 800c8fe:	f3bf 8f6f 	isb	sy
 800c902:	f3bf 8f4f 	dsb	sy
 800c906:	61fb      	str	r3, [r7, #28]
}
 800c908:	bf00      	nop
 800c90a:	bf00      	nop
 800c90c:	e7fd      	b.n	800c90a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c914:	6850      	ldr	r0, [r2, #4]
 800c916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c918:	6892      	ldr	r2, [r2, #8]
 800c91a:	4611      	mov	r1, r2
 800c91c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2b00      	cmp	r3, #0
 800c922:	f2c0 80ae 	blt.w	800ca82 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c92c:	695b      	ldr	r3, [r3, #20]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d004      	beq.n	800c93c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c934:	3304      	adds	r3, #4
 800c936:	4618      	mov	r0, r3
 800c938:	f7fd ffc8 	bl	800a8cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c93c:	463b      	mov	r3, r7
 800c93e:	4618      	mov	r0, r3
 800c940:	f7ff ff6a 	bl	800c818 <prvSampleTimeNow>
 800c944:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2b09      	cmp	r3, #9
 800c94a:	f200 8097 	bhi.w	800ca7c <prvProcessReceivedCommands+0x1a0>
 800c94e:	a201      	add	r2, pc, #4	@ (adr r2, 800c954 <prvProcessReceivedCommands+0x78>)
 800c950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c954:	0800c97d 	.word	0x0800c97d
 800c958:	0800c97d 	.word	0x0800c97d
 800c95c:	0800c97d 	.word	0x0800c97d
 800c960:	0800c9f3 	.word	0x0800c9f3
 800c964:	0800ca07 	.word	0x0800ca07
 800c968:	0800ca53 	.word	0x0800ca53
 800c96c:	0800c97d 	.word	0x0800c97d
 800c970:	0800c97d 	.word	0x0800c97d
 800c974:	0800c9f3 	.word	0x0800c9f3
 800c978:	0800ca07 	.word	0x0800ca07
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c97e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c982:	f043 0301 	orr.w	r3, r3, #1
 800c986:	b2da      	uxtb	r2, r3
 800c988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c98a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c98e:	68ba      	ldr	r2, [r7, #8]
 800c990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c992:	699b      	ldr	r3, [r3, #24]
 800c994:	18d1      	adds	r1, r2, r3
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c99a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c99c:	f7ff ff5c 	bl	800c858 <prvInsertTimerInActiveList>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d06c      	beq.n	800ca80 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c9a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9a8:	6a1b      	ldr	r3, [r3, #32]
 800c9aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c9ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c9ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c9b4:	f003 0304 	and.w	r3, r3, #4
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d061      	beq.n	800ca80 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c9bc:	68ba      	ldr	r2, [r7, #8]
 800c9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9c0:	699b      	ldr	r3, [r3, #24]
 800c9c2:	441a      	add	r2, r3
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	9300      	str	r3, [sp, #0]
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	2100      	movs	r1, #0
 800c9cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c9ce:	f7ff fe01 	bl	800c5d4 <xTimerGenericCommand>
 800c9d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c9d4:	6a3b      	ldr	r3, [r7, #32]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d152      	bne.n	800ca80 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c9da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9de:	f383 8811 	msr	BASEPRI, r3
 800c9e2:	f3bf 8f6f 	isb	sy
 800c9e6:	f3bf 8f4f 	dsb	sy
 800c9ea:	61bb      	str	r3, [r7, #24]
}
 800c9ec:	bf00      	nop
 800c9ee:	bf00      	nop
 800c9f0:	e7fd      	b.n	800c9ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c9f8:	f023 0301 	bic.w	r3, r3, #1
 800c9fc:	b2da      	uxtb	r2, r3
 800c9fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ca04:	e03d      	b.n	800ca82 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca0c:	f043 0301 	orr.w	r3, r3, #1
 800ca10:	b2da      	uxtb	r2, r3
 800ca12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca14:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ca18:	68ba      	ldr	r2, [r7, #8]
 800ca1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca1c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ca1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca20:	699b      	ldr	r3, [r3, #24]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d10b      	bne.n	800ca3e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ca26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca2a:	f383 8811 	msr	BASEPRI, r3
 800ca2e:	f3bf 8f6f 	isb	sy
 800ca32:	f3bf 8f4f 	dsb	sy
 800ca36:	617b      	str	r3, [r7, #20]
}
 800ca38:	bf00      	nop
 800ca3a:	bf00      	nop
 800ca3c:	e7fd      	b.n	800ca3a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ca3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca40:	699a      	ldr	r2, [r3, #24]
 800ca42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca44:	18d1      	adds	r1, r2, r3
 800ca46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca4c:	f7ff ff04 	bl	800c858 <prvInsertTimerInActiveList>
					break;
 800ca50:	e017      	b.n	800ca82 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ca52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca58:	f003 0302 	and.w	r3, r3, #2
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d103      	bne.n	800ca68 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ca60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca62:	f000 fbe9 	bl	800d238 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ca66:	e00c      	b.n	800ca82 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca6e:	f023 0301 	bic.w	r3, r3, #1
 800ca72:	b2da      	uxtb	r2, r3
 800ca74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ca7a:	e002      	b.n	800ca82 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ca7c:	bf00      	nop
 800ca7e:	e000      	b.n	800ca82 <prvProcessReceivedCommands+0x1a6>
					break;
 800ca80:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca82:	4b08      	ldr	r3, [pc, #32]	@ (800caa4 <prvProcessReceivedCommands+0x1c8>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	1d39      	adds	r1, r7, #4
 800ca88:	2200      	movs	r2, #0
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f7fe f9f2 	bl	800ae74 <xQueueReceive>
 800ca90:	4603      	mov	r3, r0
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	f47f af26 	bne.w	800c8e4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ca98:	bf00      	nop
 800ca9a:	bf00      	nop
 800ca9c:	3730      	adds	r7, #48	@ 0x30
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}
 800caa2:	bf00      	nop
 800caa4:	20001a58 	.word	0x20001a58

0800caa8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b088      	sub	sp, #32
 800caac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800caae:	e049      	b.n	800cb44 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cab0:	4b2e      	ldr	r3, [pc, #184]	@ (800cb6c <prvSwitchTimerLists+0xc4>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	68db      	ldr	r3, [r3, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800caba:	4b2c      	ldr	r3, [pc, #176]	@ (800cb6c <prvSwitchTimerLists+0xc4>)
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	68db      	ldr	r3, [r3, #12]
 800cac0:	68db      	ldr	r3, [r3, #12]
 800cac2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	3304      	adds	r3, #4
 800cac8:	4618      	mov	r0, r3
 800caca:	f7fd feff 	bl	800a8cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	6a1b      	ldr	r3, [r3, #32]
 800cad2:	68f8      	ldr	r0, [r7, #12]
 800cad4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cadc:	f003 0304 	and.w	r3, r3, #4
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d02f      	beq.n	800cb44 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	699b      	ldr	r3, [r3, #24]
 800cae8:	693a      	ldr	r2, [r7, #16]
 800caea:	4413      	add	r3, r2
 800caec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800caee:	68ba      	ldr	r2, [r7, #8]
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	429a      	cmp	r2, r3
 800caf4:	d90e      	bls.n	800cb14 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	68ba      	ldr	r2, [r7, #8]
 800cafa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	68fa      	ldr	r2, [r7, #12]
 800cb00:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb02:	4b1a      	ldr	r3, [pc, #104]	@ (800cb6c <prvSwitchTimerLists+0xc4>)
 800cb04:	681a      	ldr	r2, [r3, #0]
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	3304      	adds	r3, #4
 800cb0a:	4619      	mov	r1, r3
 800cb0c:	4610      	mov	r0, r2
 800cb0e:	f7fd fea4 	bl	800a85a <vListInsert>
 800cb12:	e017      	b.n	800cb44 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb14:	2300      	movs	r3, #0
 800cb16:	9300      	str	r3, [sp, #0]
 800cb18:	2300      	movs	r3, #0
 800cb1a:	693a      	ldr	r2, [r7, #16]
 800cb1c:	2100      	movs	r1, #0
 800cb1e:	68f8      	ldr	r0, [r7, #12]
 800cb20:	f7ff fd58 	bl	800c5d4 <xTimerGenericCommand>
 800cb24:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d10b      	bne.n	800cb44 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cb2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb30:	f383 8811 	msr	BASEPRI, r3
 800cb34:	f3bf 8f6f 	isb	sy
 800cb38:	f3bf 8f4f 	dsb	sy
 800cb3c:	603b      	str	r3, [r7, #0]
}
 800cb3e:	bf00      	nop
 800cb40:	bf00      	nop
 800cb42:	e7fd      	b.n	800cb40 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb44:	4b09      	ldr	r3, [pc, #36]	@ (800cb6c <prvSwitchTimerLists+0xc4>)
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d1b0      	bne.n	800cab0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cb4e:	4b07      	ldr	r3, [pc, #28]	@ (800cb6c <prvSwitchTimerLists+0xc4>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cb54:	4b06      	ldr	r3, [pc, #24]	@ (800cb70 <prvSwitchTimerLists+0xc8>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4a04      	ldr	r2, [pc, #16]	@ (800cb6c <prvSwitchTimerLists+0xc4>)
 800cb5a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cb5c:	4a04      	ldr	r2, [pc, #16]	@ (800cb70 <prvSwitchTimerLists+0xc8>)
 800cb5e:	697b      	ldr	r3, [r7, #20]
 800cb60:	6013      	str	r3, [r2, #0]
}
 800cb62:	bf00      	nop
 800cb64:	3718      	adds	r7, #24
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}
 800cb6a:	bf00      	nop
 800cb6c:	20001a50 	.word	0x20001a50
 800cb70:	20001a54 	.word	0x20001a54

0800cb74 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b082      	sub	sp, #8
 800cb78:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cb7a:	f000 f96d 	bl	800ce58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cb7e:	4b15      	ldr	r3, [pc, #84]	@ (800cbd4 <prvCheckForValidListAndQueue+0x60>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d120      	bne.n	800cbc8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cb86:	4814      	ldr	r0, [pc, #80]	@ (800cbd8 <prvCheckForValidListAndQueue+0x64>)
 800cb88:	f7fd fe16 	bl	800a7b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cb8c:	4813      	ldr	r0, [pc, #76]	@ (800cbdc <prvCheckForValidListAndQueue+0x68>)
 800cb8e:	f7fd fe13 	bl	800a7b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cb92:	4b13      	ldr	r3, [pc, #76]	@ (800cbe0 <prvCheckForValidListAndQueue+0x6c>)
 800cb94:	4a10      	ldr	r2, [pc, #64]	@ (800cbd8 <prvCheckForValidListAndQueue+0x64>)
 800cb96:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb98:	4b12      	ldr	r3, [pc, #72]	@ (800cbe4 <prvCheckForValidListAndQueue+0x70>)
 800cb9a:	4a10      	ldr	r2, [pc, #64]	@ (800cbdc <prvCheckForValidListAndQueue+0x68>)
 800cb9c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cb9e:	2300      	movs	r3, #0
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	4b11      	ldr	r3, [pc, #68]	@ (800cbe8 <prvCheckForValidListAndQueue+0x74>)
 800cba4:	4a11      	ldr	r2, [pc, #68]	@ (800cbec <prvCheckForValidListAndQueue+0x78>)
 800cba6:	2110      	movs	r1, #16
 800cba8:	200a      	movs	r0, #10
 800cbaa:	f7fd ff23 	bl	800a9f4 <xQueueGenericCreateStatic>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	4a08      	ldr	r2, [pc, #32]	@ (800cbd4 <prvCheckForValidListAndQueue+0x60>)
 800cbb2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cbb4:	4b07      	ldr	r3, [pc, #28]	@ (800cbd4 <prvCheckForValidListAndQueue+0x60>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d005      	beq.n	800cbc8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cbbc:	4b05      	ldr	r3, [pc, #20]	@ (800cbd4 <prvCheckForValidListAndQueue+0x60>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	490b      	ldr	r1, [pc, #44]	@ (800cbf0 <prvCheckForValidListAndQueue+0x7c>)
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f7fe fb48 	bl	800b258 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cbc8:	f000 f978 	bl	800cebc <vPortExitCritical>
}
 800cbcc:	bf00      	nop
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}
 800cbd2:	bf00      	nop
 800cbd4:	20001a58 	.word	0x20001a58
 800cbd8:	20001a28 	.word	0x20001a28
 800cbdc:	20001a3c 	.word	0x20001a3c
 800cbe0:	20001a50 	.word	0x20001a50
 800cbe4:	20001a54 	.word	0x20001a54
 800cbe8:	20001b04 	.word	0x20001b04
 800cbec:	20001a64 	.word	0x20001a64
 800cbf0:	0800ded8 	.word	0x0800ded8

0800cbf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	b085      	sub	sp, #20
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	60f8      	str	r0, [r7, #12]
 800cbfc:	60b9      	str	r1, [r7, #8]
 800cbfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	3b04      	subs	r3, #4
 800cc04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cc0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	3b04      	subs	r3, #4
 800cc12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cc14:	68bb      	ldr	r3, [r7, #8]
 800cc16:	f023 0201 	bic.w	r2, r3, #1
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	3b04      	subs	r3, #4
 800cc22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cc24:	4a0c      	ldr	r2, [pc, #48]	@ (800cc58 <pxPortInitialiseStack+0x64>)
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	3b14      	subs	r3, #20
 800cc2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cc30:	687a      	ldr	r2, [r7, #4]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	3b04      	subs	r3, #4
 800cc3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	f06f 0202 	mvn.w	r2, #2
 800cc42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	3b20      	subs	r3, #32
 800cc48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
}
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	3714      	adds	r7, #20
 800cc50:	46bd      	mov	sp, r7
 800cc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc56:	4770      	bx	lr
 800cc58:	0800cc5d 	.word	0x0800cc5d

0800cc5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	b085      	sub	sp, #20
 800cc60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc62:	2300      	movs	r3, #0
 800cc64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc66:	4b13      	ldr	r3, [pc, #76]	@ (800ccb4 <prvTaskExitError+0x58>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cc6e:	d00b      	beq.n	800cc88 <prvTaskExitError+0x2c>
	__asm volatile
 800cc70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc74:	f383 8811 	msr	BASEPRI, r3
 800cc78:	f3bf 8f6f 	isb	sy
 800cc7c:	f3bf 8f4f 	dsb	sy
 800cc80:	60fb      	str	r3, [r7, #12]
}
 800cc82:	bf00      	nop
 800cc84:	bf00      	nop
 800cc86:	e7fd      	b.n	800cc84 <prvTaskExitError+0x28>
	__asm volatile
 800cc88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc8c:	f383 8811 	msr	BASEPRI, r3
 800cc90:	f3bf 8f6f 	isb	sy
 800cc94:	f3bf 8f4f 	dsb	sy
 800cc98:	60bb      	str	r3, [r7, #8]
}
 800cc9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc9c:	bf00      	nop
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d0fc      	beq.n	800cc9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cca4:	bf00      	nop
 800cca6:	bf00      	nop
 800cca8:	3714      	adds	r7, #20
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb0:	4770      	bx	lr
 800ccb2:	bf00      	nop
 800ccb4:	20000028 	.word	0x20000028
	...

0800ccc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ccc0:	4b07      	ldr	r3, [pc, #28]	@ (800cce0 <pxCurrentTCBConst2>)
 800ccc2:	6819      	ldr	r1, [r3, #0]
 800ccc4:	6808      	ldr	r0, [r1, #0]
 800ccc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccca:	f380 8809 	msr	PSP, r0
 800ccce:	f3bf 8f6f 	isb	sy
 800ccd2:	f04f 0000 	mov.w	r0, #0
 800ccd6:	f380 8811 	msr	BASEPRI, r0
 800ccda:	4770      	bx	lr
 800ccdc:	f3af 8000 	nop.w

0800cce0 <pxCurrentTCBConst2>:
 800cce0:	20001528 	.word	0x20001528
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cce4:	bf00      	nop
 800cce6:	bf00      	nop

0800cce8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cce8:	4808      	ldr	r0, [pc, #32]	@ (800cd0c <prvPortStartFirstTask+0x24>)
 800ccea:	6800      	ldr	r0, [r0, #0]
 800ccec:	6800      	ldr	r0, [r0, #0]
 800ccee:	f380 8808 	msr	MSP, r0
 800ccf2:	f04f 0000 	mov.w	r0, #0
 800ccf6:	f380 8814 	msr	CONTROL, r0
 800ccfa:	b662      	cpsie	i
 800ccfc:	b661      	cpsie	f
 800ccfe:	f3bf 8f4f 	dsb	sy
 800cd02:	f3bf 8f6f 	isb	sy
 800cd06:	df00      	svc	0
 800cd08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cd0a:	bf00      	nop
 800cd0c:	e000ed08 	.word	0xe000ed08

0800cd10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b086      	sub	sp, #24
 800cd14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cd16:	4b47      	ldr	r3, [pc, #284]	@ (800ce34 <xPortStartScheduler+0x124>)
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	4a47      	ldr	r2, [pc, #284]	@ (800ce38 <xPortStartScheduler+0x128>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d10b      	bne.n	800cd38 <xPortStartScheduler+0x28>
	__asm volatile
 800cd20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd24:	f383 8811 	msr	BASEPRI, r3
 800cd28:	f3bf 8f6f 	isb	sy
 800cd2c:	f3bf 8f4f 	dsb	sy
 800cd30:	613b      	str	r3, [r7, #16]
}
 800cd32:	bf00      	nop
 800cd34:	bf00      	nop
 800cd36:	e7fd      	b.n	800cd34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cd38:	4b3e      	ldr	r3, [pc, #248]	@ (800ce34 <xPortStartScheduler+0x124>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	4a3f      	ldr	r2, [pc, #252]	@ (800ce3c <xPortStartScheduler+0x12c>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d10b      	bne.n	800cd5a <xPortStartScheduler+0x4a>
	__asm volatile
 800cd42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd46:	f383 8811 	msr	BASEPRI, r3
 800cd4a:	f3bf 8f6f 	isb	sy
 800cd4e:	f3bf 8f4f 	dsb	sy
 800cd52:	60fb      	str	r3, [r7, #12]
}
 800cd54:	bf00      	nop
 800cd56:	bf00      	nop
 800cd58:	e7fd      	b.n	800cd56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd5a:	4b39      	ldr	r3, [pc, #228]	@ (800ce40 <xPortStartScheduler+0x130>)
 800cd5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd5e:	697b      	ldr	r3, [r7, #20]
 800cd60:	781b      	ldrb	r3, [r3, #0]
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	22ff      	movs	r2, #255	@ 0xff
 800cd6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	b2db      	uxtb	r3, r3
 800cd72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd74:	78fb      	ldrb	r3, [r7, #3]
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cd7c:	b2da      	uxtb	r2, r3
 800cd7e:	4b31      	ldr	r3, [pc, #196]	@ (800ce44 <xPortStartScheduler+0x134>)
 800cd80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd82:	4b31      	ldr	r3, [pc, #196]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cd84:	2207      	movs	r2, #7
 800cd86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd88:	e009      	b.n	800cd9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800cd8a:	4b2f      	ldr	r3, [pc, #188]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	3b01      	subs	r3, #1
 800cd90:	4a2d      	ldr	r2, [pc, #180]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cd92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd94:	78fb      	ldrb	r3, [r7, #3]
 800cd96:	b2db      	uxtb	r3, r3
 800cd98:	005b      	lsls	r3, r3, #1
 800cd9a:	b2db      	uxtb	r3, r3
 800cd9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd9e:	78fb      	ldrb	r3, [r7, #3]
 800cda0:	b2db      	uxtb	r3, r3
 800cda2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cda6:	2b80      	cmp	r3, #128	@ 0x80
 800cda8:	d0ef      	beq.n	800cd8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cdaa:	4b27      	ldr	r3, [pc, #156]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f1c3 0307 	rsb	r3, r3, #7
 800cdb2:	2b04      	cmp	r3, #4
 800cdb4:	d00b      	beq.n	800cdce <xPortStartScheduler+0xbe>
	__asm volatile
 800cdb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdba:	f383 8811 	msr	BASEPRI, r3
 800cdbe:	f3bf 8f6f 	isb	sy
 800cdc2:	f3bf 8f4f 	dsb	sy
 800cdc6:	60bb      	str	r3, [r7, #8]
}
 800cdc8:	bf00      	nop
 800cdca:	bf00      	nop
 800cdcc:	e7fd      	b.n	800cdca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cdce:	4b1e      	ldr	r3, [pc, #120]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	021b      	lsls	r3, r3, #8
 800cdd4:	4a1c      	ldr	r2, [pc, #112]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cdd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cdd8:	4b1b      	ldr	r3, [pc, #108]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cde0:	4a19      	ldr	r2, [pc, #100]	@ (800ce48 <xPortStartScheduler+0x138>)
 800cde2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	b2da      	uxtb	r2, r3
 800cde8:	697b      	ldr	r3, [r7, #20]
 800cdea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cdec:	4b17      	ldr	r3, [pc, #92]	@ (800ce4c <xPortStartScheduler+0x13c>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	4a16      	ldr	r2, [pc, #88]	@ (800ce4c <xPortStartScheduler+0x13c>)
 800cdf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cdf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cdf8:	4b14      	ldr	r3, [pc, #80]	@ (800ce4c <xPortStartScheduler+0x13c>)
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	4a13      	ldr	r2, [pc, #76]	@ (800ce4c <xPortStartScheduler+0x13c>)
 800cdfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ce02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ce04:	f000 f8da 	bl	800cfbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ce08:	4b11      	ldr	r3, [pc, #68]	@ (800ce50 <xPortStartScheduler+0x140>)
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ce0e:	f000 f8f9 	bl	800d004 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ce12:	4b10      	ldr	r3, [pc, #64]	@ (800ce54 <xPortStartScheduler+0x144>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	4a0f      	ldr	r2, [pc, #60]	@ (800ce54 <xPortStartScheduler+0x144>)
 800ce18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ce1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ce1e:	f7ff ff63 	bl	800cce8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ce22:	f7fe ff4b 	bl	800bcbc <vTaskSwitchContext>
	prvTaskExitError();
 800ce26:	f7ff ff19 	bl	800cc5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ce2a:	2300      	movs	r3, #0
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3718      	adds	r7, #24
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}
 800ce34:	e000ed00 	.word	0xe000ed00
 800ce38:	410fc271 	.word	0x410fc271
 800ce3c:	410fc270 	.word	0x410fc270
 800ce40:	e000e400 	.word	0xe000e400
 800ce44:	20001b54 	.word	0x20001b54
 800ce48:	20001b58 	.word	0x20001b58
 800ce4c:	e000ed20 	.word	0xe000ed20
 800ce50:	20000028 	.word	0x20000028
 800ce54:	e000ef34 	.word	0xe000ef34

0800ce58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b083      	sub	sp, #12
 800ce5c:	af00      	add	r7, sp, #0
	__asm volatile
 800ce5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce62:	f383 8811 	msr	BASEPRI, r3
 800ce66:	f3bf 8f6f 	isb	sy
 800ce6a:	f3bf 8f4f 	dsb	sy
 800ce6e:	607b      	str	r3, [r7, #4]
}
 800ce70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce72:	4b10      	ldr	r3, [pc, #64]	@ (800ceb4 <vPortEnterCritical+0x5c>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	3301      	adds	r3, #1
 800ce78:	4a0e      	ldr	r2, [pc, #56]	@ (800ceb4 <vPortEnterCritical+0x5c>)
 800ce7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce7c:	4b0d      	ldr	r3, [pc, #52]	@ (800ceb4 <vPortEnterCritical+0x5c>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	2b01      	cmp	r3, #1
 800ce82:	d110      	bne.n	800cea6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce84:	4b0c      	ldr	r3, [pc, #48]	@ (800ceb8 <vPortEnterCritical+0x60>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d00b      	beq.n	800cea6 <vPortEnterCritical+0x4e>
	__asm volatile
 800ce8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce92:	f383 8811 	msr	BASEPRI, r3
 800ce96:	f3bf 8f6f 	isb	sy
 800ce9a:	f3bf 8f4f 	dsb	sy
 800ce9e:	603b      	str	r3, [r7, #0]
}
 800cea0:	bf00      	nop
 800cea2:	bf00      	nop
 800cea4:	e7fd      	b.n	800cea2 <vPortEnterCritical+0x4a>
	}
}
 800cea6:	bf00      	nop
 800cea8:	370c      	adds	r7, #12
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb0:	4770      	bx	lr
 800ceb2:	bf00      	nop
 800ceb4:	20000028 	.word	0x20000028
 800ceb8:	e000ed04 	.word	0xe000ed04

0800cebc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cebc:	b480      	push	{r7}
 800cebe:	b083      	sub	sp, #12
 800cec0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cec2:	4b12      	ldr	r3, [pc, #72]	@ (800cf0c <vPortExitCritical+0x50>)
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d10b      	bne.n	800cee2 <vPortExitCritical+0x26>
	__asm volatile
 800ceca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cece:	f383 8811 	msr	BASEPRI, r3
 800ced2:	f3bf 8f6f 	isb	sy
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	607b      	str	r3, [r7, #4]
}
 800cedc:	bf00      	nop
 800cede:	bf00      	nop
 800cee0:	e7fd      	b.n	800cede <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cee2:	4b0a      	ldr	r3, [pc, #40]	@ (800cf0c <vPortExitCritical+0x50>)
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	3b01      	subs	r3, #1
 800cee8:	4a08      	ldr	r2, [pc, #32]	@ (800cf0c <vPortExitCritical+0x50>)
 800ceea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ceec:	4b07      	ldr	r3, [pc, #28]	@ (800cf0c <vPortExitCritical+0x50>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d105      	bne.n	800cf00 <vPortExitCritical+0x44>
 800cef4:	2300      	movs	r3, #0
 800cef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	f383 8811 	msr	BASEPRI, r3
}
 800cefe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cf00:	bf00      	nop
 800cf02:	370c      	adds	r7, #12
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr
 800cf0c:	20000028 	.word	0x20000028

0800cf10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cf10:	f3ef 8009 	mrs	r0, PSP
 800cf14:	f3bf 8f6f 	isb	sy
 800cf18:	4b15      	ldr	r3, [pc, #84]	@ (800cf70 <pxCurrentTCBConst>)
 800cf1a:	681a      	ldr	r2, [r3, #0]
 800cf1c:	f01e 0f10 	tst.w	lr, #16
 800cf20:	bf08      	it	eq
 800cf22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cf26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf2a:	6010      	str	r0, [r2, #0]
 800cf2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cf30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cf34:	f380 8811 	msr	BASEPRI, r0
 800cf38:	f3bf 8f4f 	dsb	sy
 800cf3c:	f3bf 8f6f 	isb	sy
 800cf40:	f7fe febc 	bl	800bcbc <vTaskSwitchContext>
 800cf44:	f04f 0000 	mov.w	r0, #0
 800cf48:	f380 8811 	msr	BASEPRI, r0
 800cf4c:	bc09      	pop	{r0, r3}
 800cf4e:	6819      	ldr	r1, [r3, #0]
 800cf50:	6808      	ldr	r0, [r1, #0]
 800cf52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf56:	f01e 0f10 	tst.w	lr, #16
 800cf5a:	bf08      	it	eq
 800cf5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf60:	f380 8809 	msr	PSP, r0
 800cf64:	f3bf 8f6f 	isb	sy
 800cf68:	4770      	bx	lr
 800cf6a:	bf00      	nop
 800cf6c:	f3af 8000 	nop.w

0800cf70 <pxCurrentTCBConst>:
 800cf70:	20001528 	.word	0x20001528
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf74:	bf00      	nop
 800cf76:	bf00      	nop

0800cf78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b082      	sub	sp, #8
 800cf7c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf82:	f383 8811 	msr	BASEPRI, r3
 800cf86:	f3bf 8f6f 	isb	sy
 800cf8a:	f3bf 8f4f 	dsb	sy
 800cf8e:	607b      	str	r3, [r7, #4]
}
 800cf90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf92:	f7fe fdd9 	bl	800bb48 <xTaskIncrementTick>
 800cf96:	4603      	mov	r3, r0
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d003      	beq.n	800cfa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf9c:	4b06      	ldr	r3, [pc, #24]	@ (800cfb8 <xPortSysTickHandler+0x40>)
 800cf9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfa2:	601a      	str	r2, [r3, #0]
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	f383 8811 	msr	BASEPRI, r3
}
 800cfae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cfb0:	bf00      	nop
 800cfb2:	3708      	adds	r7, #8
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	bd80      	pop	{r7, pc}
 800cfb8:	e000ed04 	.word	0xe000ed04

0800cfbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cfc0:	4b0b      	ldr	r3, [pc, #44]	@ (800cff0 <vPortSetupTimerInterrupt+0x34>)
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cfc6:	4b0b      	ldr	r3, [pc, #44]	@ (800cff4 <vPortSetupTimerInterrupt+0x38>)
 800cfc8:	2200      	movs	r2, #0
 800cfca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cfcc:	4b0a      	ldr	r3, [pc, #40]	@ (800cff8 <vPortSetupTimerInterrupt+0x3c>)
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	4a0a      	ldr	r2, [pc, #40]	@ (800cffc <vPortSetupTimerInterrupt+0x40>)
 800cfd2:	fba2 2303 	umull	r2, r3, r2, r3
 800cfd6:	099b      	lsrs	r3, r3, #6
 800cfd8:	4a09      	ldr	r2, [pc, #36]	@ (800d000 <vPortSetupTimerInterrupt+0x44>)
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cfde:	4b04      	ldr	r3, [pc, #16]	@ (800cff0 <vPortSetupTimerInterrupt+0x34>)
 800cfe0:	2207      	movs	r2, #7
 800cfe2:	601a      	str	r2, [r3, #0]
}
 800cfe4:	bf00      	nop
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop
 800cff0:	e000e010 	.word	0xe000e010
 800cff4:	e000e018 	.word	0xe000e018
 800cff8:	2000001c 	.word	0x2000001c
 800cffc:	10624dd3 	.word	0x10624dd3
 800d000:	e000e014 	.word	0xe000e014

0800d004 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d004:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d014 <vPortEnableVFP+0x10>
 800d008:	6801      	ldr	r1, [r0, #0]
 800d00a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d00e:	6001      	str	r1, [r0, #0]
 800d010:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d012:	bf00      	nop
 800d014:	e000ed88 	.word	0xe000ed88

0800d018 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d018:	b480      	push	{r7}
 800d01a:	b085      	sub	sp, #20
 800d01c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d01e:	f3ef 8305 	mrs	r3, IPSR
 800d022:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	2b0f      	cmp	r3, #15
 800d028:	d915      	bls.n	800d056 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d02a:	4a18      	ldr	r2, [pc, #96]	@ (800d08c <vPortValidateInterruptPriority+0x74>)
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	4413      	add	r3, r2
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d034:	4b16      	ldr	r3, [pc, #88]	@ (800d090 <vPortValidateInterruptPriority+0x78>)
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	7afa      	ldrb	r2, [r7, #11]
 800d03a:	429a      	cmp	r2, r3
 800d03c:	d20b      	bcs.n	800d056 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d042:	f383 8811 	msr	BASEPRI, r3
 800d046:	f3bf 8f6f 	isb	sy
 800d04a:	f3bf 8f4f 	dsb	sy
 800d04e:	607b      	str	r3, [r7, #4]
}
 800d050:	bf00      	nop
 800d052:	bf00      	nop
 800d054:	e7fd      	b.n	800d052 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d056:	4b0f      	ldr	r3, [pc, #60]	@ (800d094 <vPortValidateInterruptPriority+0x7c>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d05e:	4b0e      	ldr	r3, [pc, #56]	@ (800d098 <vPortValidateInterruptPriority+0x80>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	429a      	cmp	r2, r3
 800d064:	d90b      	bls.n	800d07e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d06a:	f383 8811 	msr	BASEPRI, r3
 800d06e:	f3bf 8f6f 	isb	sy
 800d072:	f3bf 8f4f 	dsb	sy
 800d076:	603b      	str	r3, [r7, #0]
}
 800d078:	bf00      	nop
 800d07a:	bf00      	nop
 800d07c:	e7fd      	b.n	800d07a <vPortValidateInterruptPriority+0x62>
	}
 800d07e:	bf00      	nop
 800d080:	3714      	adds	r7, #20
 800d082:	46bd      	mov	sp, r7
 800d084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d088:	4770      	bx	lr
 800d08a:	bf00      	nop
 800d08c:	e000e3f0 	.word	0xe000e3f0
 800d090:	20001b54 	.word	0x20001b54
 800d094:	e000ed0c 	.word	0xe000ed0c
 800d098:	20001b58 	.word	0x20001b58

0800d09c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b08a      	sub	sp, #40	@ 0x28
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d0a8:	f7fe fb98 	bl	800b7dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d0ac:	4b5c      	ldr	r3, [pc, #368]	@ (800d220 <pvPortMalloc+0x184>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d101      	bne.n	800d0b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d0b4:	f000 f924 	bl	800d300 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d0b8:	4b5a      	ldr	r3, [pc, #360]	@ (800d224 <pvPortMalloc+0x188>)
 800d0ba:	681a      	ldr	r2, [r3, #0]
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	4013      	ands	r3, r2
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	f040 8095 	bne.w	800d1f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d01e      	beq.n	800d10a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d0cc:	2208      	movs	r2, #8
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	4413      	add	r3, r2
 800d0d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f003 0307 	and.w	r3, r3, #7
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d015      	beq.n	800d10a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	f023 0307 	bic.w	r3, r3, #7
 800d0e4:	3308      	adds	r3, #8
 800d0e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f003 0307 	and.w	r3, r3, #7
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d00b      	beq.n	800d10a <pvPortMalloc+0x6e>
	__asm volatile
 800d0f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0f6:	f383 8811 	msr	BASEPRI, r3
 800d0fa:	f3bf 8f6f 	isb	sy
 800d0fe:	f3bf 8f4f 	dsb	sy
 800d102:	617b      	str	r3, [r7, #20]
}
 800d104:	bf00      	nop
 800d106:	bf00      	nop
 800d108:	e7fd      	b.n	800d106 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d06f      	beq.n	800d1f0 <pvPortMalloc+0x154>
 800d110:	4b45      	ldr	r3, [pc, #276]	@ (800d228 <pvPortMalloc+0x18c>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	429a      	cmp	r2, r3
 800d118:	d86a      	bhi.n	800d1f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d11a:	4b44      	ldr	r3, [pc, #272]	@ (800d22c <pvPortMalloc+0x190>)
 800d11c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d11e:	4b43      	ldr	r3, [pc, #268]	@ (800d22c <pvPortMalloc+0x190>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d124:	e004      	b.n	800d130 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d128:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d132:	685b      	ldr	r3, [r3, #4]
 800d134:	687a      	ldr	r2, [r7, #4]
 800d136:	429a      	cmp	r2, r3
 800d138:	d903      	bls.n	800d142 <pvPortMalloc+0xa6>
 800d13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d1f1      	bne.n	800d126 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d142:	4b37      	ldr	r3, [pc, #220]	@ (800d220 <pvPortMalloc+0x184>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d148:	429a      	cmp	r2, r3
 800d14a:	d051      	beq.n	800d1f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d14c:	6a3b      	ldr	r3, [r7, #32]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	2208      	movs	r2, #8
 800d152:	4413      	add	r3, r2
 800d154:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d158:	681a      	ldr	r2, [r3, #0]
 800d15a:	6a3b      	ldr	r3, [r7, #32]
 800d15c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d160:	685a      	ldr	r2, [r3, #4]
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	1ad2      	subs	r2, r2, r3
 800d166:	2308      	movs	r3, #8
 800d168:	005b      	lsls	r3, r3, #1
 800d16a:	429a      	cmp	r2, r3
 800d16c:	d920      	bls.n	800d1b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d16e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	4413      	add	r3, r2
 800d174:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d176:	69bb      	ldr	r3, [r7, #24]
 800d178:	f003 0307 	and.w	r3, r3, #7
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d00b      	beq.n	800d198 <pvPortMalloc+0xfc>
	__asm volatile
 800d180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d184:	f383 8811 	msr	BASEPRI, r3
 800d188:	f3bf 8f6f 	isb	sy
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	613b      	str	r3, [r7, #16]
}
 800d192:	bf00      	nop
 800d194:	bf00      	nop
 800d196:	e7fd      	b.n	800d194 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d19a:	685a      	ldr	r2, [r3, #4]
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	1ad2      	subs	r2, r2, r3
 800d1a0:	69bb      	ldr	r3, [r7, #24]
 800d1a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a6:	687a      	ldr	r2, [r7, #4]
 800d1a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d1aa:	69b8      	ldr	r0, [r7, #24]
 800d1ac:	f000 f90a 	bl	800d3c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d1b0:	4b1d      	ldr	r3, [pc, #116]	@ (800d228 <pvPortMalloc+0x18c>)
 800d1b2:	681a      	ldr	r2, [r3, #0]
 800d1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	1ad3      	subs	r3, r2, r3
 800d1ba:	4a1b      	ldr	r2, [pc, #108]	@ (800d228 <pvPortMalloc+0x18c>)
 800d1bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d1be:	4b1a      	ldr	r3, [pc, #104]	@ (800d228 <pvPortMalloc+0x18c>)
 800d1c0:	681a      	ldr	r2, [r3, #0]
 800d1c2:	4b1b      	ldr	r3, [pc, #108]	@ (800d230 <pvPortMalloc+0x194>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	429a      	cmp	r2, r3
 800d1c8:	d203      	bcs.n	800d1d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d1ca:	4b17      	ldr	r3, [pc, #92]	@ (800d228 <pvPortMalloc+0x18c>)
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	4a18      	ldr	r2, [pc, #96]	@ (800d230 <pvPortMalloc+0x194>)
 800d1d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d4:	685a      	ldr	r2, [r3, #4]
 800d1d6:	4b13      	ldr	r3, [pc, #76]	@ (800d224 <pvPortMalloc+0x188>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	431a      	orrs	r2, r3
 800d1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d1e6:	4b13      	ldr	r3, [pc, #76]	@ (800d234 <pvPortMalloc+0x198>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	3301      	adds	r3, #1
 800d1ec:	4a11      	ldr	r2, [pc, #68]	@ (800d234 <pvPortMalloc+0x198>)
 800d1ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1f0:	f7fe fb02 	bl	800b7f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1f4:	69fb      	ldr	r3, [r7, #28]
 800d1f6:	f003 0307 	and.w	r3, r3, #7
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d00b      	beq.n	800d216 <pvPortMalloc+0x17a>
	__asm volatile
 800d1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d202:	f383 8811 	msr	BASEPRI, r3
 800d206:	f3bf 8f6f 	isb	sy
 800d20a:	f3bf 8f4f 	dsb	sy
 800d20e:	60fb      	str	r3, [r7, #12]
}
 800d210:	bf00      	nop
 800d212:	bf00      	nop
 800d214:	e7fd      	b.n	800d212 <pvPortMalloc+0x176>
	return pvReturn;
 800d216:	69fb      	ldr	r3, [r7, #28]
}
 800d218:	4618      	mov	r0, r3
 800d21a:	3728      	adds	r7, #40	@ 0x28
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}
 800d220:	20005764 	.word	0x20005764
 800d224:	20005778 	.word	0x20005778
 800d228:	20005768 	.word	0x20005768
 800d22c:	2000575c 	.word	0x2000575c
 800d230:	2000576c 	.word	0x2000576c
 800d234:	20005770 	.word	0x20005770

0800d238 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b086      	sub	sp, #24
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d04f      	beq.n	800d2ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d24a:	2308      	movs	r3, #8
 800d24c:	425b      	negs	r3, r3
 800d24e:	697a      	ldr	r2, [r7, #20]
 800d250:	4413      	add	r3, r2
 800d252:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d258:	693b      	ldr	r3, [r7, #16]
 800d25a:	685a      	ldr	r2, [r3, #4]
 800d25c:	4b25      	ldr	r3, [pc, #148]	@ (800d2f4 <vPortFree+0xbc>)
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	4013      	ands	r3, r2
 800d262:	2b00      	cmp	r3, #0
 800d264:	d10b      	bne.n	800d27e <vPortFree+0x46>
	__asm volatile
 800d266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d26a:	f383 8811 	msr	BASEPRI, r3
 800d26e:	f3bf 8f6f 	isb	sy
 800d272:	f3bf 8f4f 	dsb	sy
 800d276:	60fb      	str	r3, [r7, #12]
}
 800d278:	bf00      	nop
 800d27a:	bf00      	nop
 800d27c:	e7fd      	b.n	800d27a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d00b      	beq.n	800d29e <vPortFree+0x66>
	__asm volatile
 800d286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d28a:	f383 8811 	msr	BASEPRI, r3
 800d28e:	f3bf 8f6f 	isb	sy
 800d292:	f3bf 8f4f 	dsb	sy
 800d296:	60bb      	str	r3, [r7, #8]
}
 800d298:	bf00      	nop
 800d29a:	bf00      	nop
 800d29c:	e7fd      	b.n	800d29a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	685a      	ldr	r2, [r3, #4]
 800d2a2:	4b14      	ldr	r3, [pc, #80]	@ (800d2f4 <vPortFree+0xbc>)
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	4013      	ands	r3, r2
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d01e      	beq.n	800d2ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d11a      	bne.n	800d2ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	685a      	ldr	r2, [r3, #4]
 800d2b8:	4b0e      	ldr	r3, [pc, #56]	@ (800d2f4 <vPortFree+0xbc>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	43db      	mvns	r3, r3
 800d2be:	401a      	ands	r2, r3
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d2c4:	f7fe fa8a 	bl	800b7dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	685a      	ldr	r2, [r3, #4]
 800d2cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d2f8 <vPortFree+0xc0>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	4a09      	ldr	r2, [pc, #36]	@ (800d2f8 <vPortFree+0xc0>)
 800d2d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d2d6:	6938      	ldr	r0, [r7, #16]
 800d2d8:	f000 f874 	bl	800d3c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d2dc:	4b07      	ldr	r3, [pc, #28]	@ (800d2fc <vPortFree+0xc4>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	3301      	adds	r3, #1
 800d2e2:	4a06      	ldr	r2, [pc, #24]	@ (800d2fc <vPortFree+0xc4>)
 800d2e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d2e6:	f7fe fa87 	bl	800b7f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d2ea:	bf00      	nop
 800d2ec:	3718      	adds	r7, #24
 800d2ee:	46bd      	mov	sp, r7
 800d2f0:	bd80      	pop	{r7, pc}
 800d2f2:	bf00      	nop
 800d2f4:	20005778 	.word	0x20005778
 800d2f8:	20005768 	.word	0x20005768
 800d2fc:	20005774 	.word	0x20005774

0800d300 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d300:	b480      	push	{r7}
 800d302:	b085      	sub	sp, #20
 800d304:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d306:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d30a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d30c:	4b27      	ldr	r3, [pc, #156]	@ (800d3ac <prvHeapInit+0xac>)
 800d30e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f003 0307 	and.w	r3, r3, #7
 800d316:	2b00      	cmp	r3, #0
 800d318:	d00c      	beq.n	800d334 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	3307      	adds	r3, #7
 800d31e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	f023 0307 	bic.w	r3, r3, #7
 800d326:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d328:	68ba      	ldr	r2, [r7, #8]
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	1ad3      	subs	r3, r2, r3
 800d32e:	4a1f      	ldr	r2, [pc, #124]	@ (800d3ac <prvHeapInit+0xac>)
 800d330:	4413      	add	r3, r2
 800d332:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d338:	4a1d      	ldr	r2, [pc, #116]	@ (800d3b0 <prvHeapInit+0xb0>)
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d33e:	4b1c      	ldr	r3, [pc, #112]	@ (800d3b0 <prvHeapInit+0xb0>)
 800d340:	2200      	movs	r2, #0
 800d342:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	68ba      	ldr	r2, [r7, #8]
 800d348:	4413      	add	r3, r2
 800d34a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d34c:	2208      	movs	r2, #8
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	1a9b      	subs	r3, r3, r2
 800d352:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	f023 0307 	bic.w	r3, r3, #7
 800d35a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	4a15      	ldr	r2, [pc, #84]	@ (800d3b4 <prvHeapInit+0xb4>)
 800d360:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d362:	4b14      	ldr	r3, [pc, #80]	@ (800d3b4 <prvHeapInit+0xb4>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	2200      	movs	r2, #0
 800d368:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d36a:	4b12      	ldr	r3, [pc, #72]	@ (800d3b4 <prvHeapInit+0xb4>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2200      	movs	r2, #0
 800d370:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	68fa      	ldr	r2, [r7, #12]
 800d37a:	1ad2      	subs	r2, r2, r3
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d380:	4b0c      	ldr	r3, [pc, #48]	@ (800d3b4 <prvHeapInit+0xb4>)
 800d382:	681a      	ldr	r2, [r3, #0]
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	685b      	ldr	r3, [r3, #4]
 800d38c:	4a0a      	ldr	r2, [pc, #40]	@ (800d3b8 <prvHeapInit+0xb8>)
 800d38e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	685b      	ldr	r3, [r3, #4]
 800d394:	4a09      	ldr	r2, [pc, #36]	@ (800d3bc <prvHeapInit+0xbc>)
 800d396:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d398:	4b09      	ldr	r3, [pc, #36]	@ (800d3c0 <prvHeapInit+0xc0>)
 800d39a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d39e:	601a      	str	r2, [r3, #0]
}
 800d3a0:	bf00      	nop
 800d3a2:	3714      	adds	r7, #20
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3aa:	4770      	bx	lr
 800d3ac:	20001b5c 	.word	0x20001b5c
 800d3b0:	2000575c 	.word	0x2000575c
 800d3b4:	20005764 	.word	0x20005764
 800d3b8:	2000576c 	.word	0x2000576c
 800d3bc:	20005768 	.word	0x20005768
 800d3c0:	20005778 	.word	0x20005778

0800d3c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d3c4:	b480      	push	{r7}
 800d3c6:	b085      	sub	sp, #20
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d3cc:	4b28      	ldr	r3, [pc, #160]	@ (800d470 <prvInsertBlockIntoFreeList+0xac>)
 800d3ce:	60fb      	str	r3, [r7, #12]
 800d3d0:	e002      	b.n	800d3d8 <prvInsertBlockIntoFreeList+0x14>
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	60fb      	str	r3, [r7, #12]
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	687a      	ldr	r2, [r7, #4]
 800d3de:	429a      	cmp	r2, r3
 800d3e0:	d8f7      	bhi.n	800d3d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	68ba      	ldr	r2, [r7, #8]
 800d3ec:	4413      	add	r3, r2
 800d3ee:	687a      	ldr	r2, [r7, #4]
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d108      	bne.n	800d406 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	685a      	ldr	r2, [r3, #4]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	685b      	ldr	r3, [r3, #4]
 800d3fc:	441a      	add	r2, r3
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	685b      	ldr	r3, [r3, #4]
 800d40e:	68ba      	ldr	r2, [r7, #8]
 800d410:	441a      	add	r2, r3
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	429a      	cmp	r2, r3
 800d418:	d118      	bne.n	800d44c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681a      	ldr	r2, [r3, #0]
 800d41e:	4b15      	ldr	r3, [pc, #84]	@ (800d474 <prvInsertBlockIntoFreeList+0xb0>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	429a      	cmp	r2, r3
 800d424:	d00d      	beq.n	800d442 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	685a      	ldr	r2, [r3, #4]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	685b      	ldr	r3, [r3, #4]
 800d430:	441a      	add	r2, r3
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	681a      	ldr	r2, [r3, #0]
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	601a      	str	r2, [r3, #0]
 800d440:	e008      	b.n	800d454 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d442:	4b0c      	ldr	r3, [pc, #48]	@ (800d474 <prvInsertBlockIntoFreeList+0xb0>)
 800d444:	681a      	ldr	r2, [r3, #0]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	601a      	str	r2, [r3, #0]
 800d44a:	e003      	b.n	800d454 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	681a      	ldr	r2, [r3, #0]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d454:	68fa      	ldr	r2, [r7, #12]
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	429a      	cmp	r2, r3
 800d45a:	d002      	beq.n	800d462 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	687a      	ldr	r2, [r7, #4]
 800d460:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d462:	bf00      	nop
 800d464:	3714      	adds	r7, #20
 800d466:	46bd      	mov	sp, r7
 800d468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46c:	4770      	bx	lr
 800d46e:	bf00      	nop
 800d470:	2000575c 	.word	0x2000575c
 800d474:	20005764 	.word	0x20005764

0800d478 <_vsiprintf_r>:
 800d478:	b500      	push	{lr}
 800d47a:	b09b      	sub	sp, #108	@ 0x6c
 800d47c:	9100      	str	r1, [sp, #0]
 800d47e:	9104      	str	r1, [sp, #16]
 800d480:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d484:	9105      	str	r1, [sp, #20]
 800d486:	9102      	str	r1, [sp, #8]
 800d488:	4905      	ldr	r1, [pc, #20]	@ (800d4a0 <_vsiprintf_r+0x28>)
 800d48a:	9103      	str	r1, [sp, #12]
 800d48c:	4669      	mov	r1, sp
 800d48e:	f000 f951 	bl	800d734 <_svfiprintf_r>
 800d492:	9b00      	ldr	r3, [sp, #0]
 800d494:	2200      	movs	r2, #0
 800d496:	701a      	strb	r2, [r3, #0]
 800d498:	b01b      	add	sp, #108	@ 0x6c
 800d49a:	f85d fb04 	ldr.w	pc, [sp], #4
 800d49e:	bf00      	nop
 800d4a0:	ffff0208 	.word	0xffff0208

0800d4a4 <vsiprintf>:
 800d4a4:	4613      	mov	r3, r2
 800d4a6:	460a      	mov	r2, r1
 800d4a8:	4601      	mov	r1, r0
 800d4aa:	4802      	ldr	r0, [pc, #8]	@ (800d4b4 <vsiprintf+0x10>)
 800d4ac:	6800      	ldr	r0, [r0, #0]
 800d4ae:	f7ff bfe3 	b.w	800d478 <_vsiprintf_r>
 800d4b2:	bf00      	nop
 800d4b4:	2000002c 	.word	0x2000002c

0800d4b8 <memset>:
 800d4b8:	4402      	add	r2, r0
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	4293      	cmp	r3, r2
 800d4be:	d100      	bne.n	800d4c2 <memset+0xa>
 800d4c0:	4770      	bx	lr
 800d4c2:	f803 1b01 	strb.w	r1, [r3], #1
 800d4c6:	e7f9      	b.n	800d4bc <memset+0x4>

0800d4c8 <_reclaim_reent>:
 800d4c8:	4b29      	ldr	r3, [pc, #164]	@ (800d570 <_reclaim_reent+0xa8>)
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	4283      	cmp	r3, r0
 800d4ce:	b570      	push	{r4, r5, r6, lr}
 800d4d0:	4604      	mov	r4, r0
 800d4d2:	d04b      	beq.n	800d56c <_reclaim_reent+0xa4>
 800d4d4:	69c3      	ldr	r3, [r0, #28]
 800d4d6:	b1ab      	cbz	r3, 800d504 <_reclaim_reent+0x3c>
 800d4d8:	68db      	ldr	r3, [r3, #12]
 800d4da:	b16b      	cbz	r3, 800d4f8 <_reclaim_reent+0x30>
 800d4dc:	2500      	movs	r5, #0
 800d4de:	69e3      	ldr	r3, [r4, #28]
 800d4e0:	68db      	ldr	r3, [r3, #12]
 800d4e2:	5959      	ldr	r1, [r3, r5]
 800d4e4:	2900      	cmp	r1, #0
 800d4e6:	d13b      	bne.n	800d560 <_reclaim_reent+0x98>
 800d4e8:	3504      	adds	r5, #4
 800d4ea:	2d80      	cmp	r5, #128	@ 0x80
 800d4ec:	d1f7      	bne.n	800d4de <_reclaim_reent+0x16>
 800d4ee:	69e3      	ldr	r3, [r4, #28]
 800d4f0:	4620      	mov	r0, r4
 800d4f2:	68d9      	ldr	r1, [r3, #12]
 800d4f4:	f000 f878 	bl	800d5e8 <_free_r>
 800d4f8:	69e3      	ldr	r3, [r4, #28]
 800d4fa:	6819      	ldr	r1, [r3, #0]
 800d4fc:	b111      	cbz	r1, 800d504 <_reclaim_reent+0x3c>
 800d4fe:	4620      	mov	r0, r4
 800d500:	f000 f872 	bl	800d5e8 <_free_r>
 800d504:	6961      	ldr	r1, [r4, #20]
 800d506:	b111      	cbz	r1, 800d50e <_reclaim_reent+0x46>
 800d508:	4620      	mov	r0, r4
 800d50a:	f000 f86d 	bl	800d5e8 <_free_r>
 800d50e:	69e1      	ldr	r1, [r4, #28]
 800d510:	b111      	cbz	r1, 800d518 <_reclaim_reent+0x50>
 800d512:	4620      	mov	r0, r4
 800d514:	f000 f868 	bl	800d5e8 <_free_r>
 800d518:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d51a:	b111      	cbz	r1, 800d522 <_reclaim_reent+0x5a>
 800d51c:	4620      	mov	r0, r4
 800d51e:	f000 f863 	bl	800d5e8 <_free_r>
 800d522:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d524:	b111      	cbz	r1, 800d52c <_reclaim_reent+0x64>
 800d526:	4620      	mov	r0, r4
 800d528:	f000 f85e 	bl	800d5e8 <_free_r>
 800d52c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d52e:	b111      	cbz	r1, 800d536 <_reclaim_reent+0x6e>
 800d530:	4620      	mov	r0, r4
 800d532:	f000 f859 	bl	800d5e8 <_free_r>
 800d536:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d538:	b111      	cbz	r1, 800d540 <_reclaim_reent+0x78>
 800d53a:	4620      	mov	r0, r4
 800d53c:	f000 f854 	bl	800d5e8 <_free_r>
 800d540:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d542:	b111      	cbz	r1, 800d54a <_reclaim_reent+0x82>
 800d544:	4620      	mov	r0, r4
 800d546:	f000 f84f 	bl	800d5e8 <_free_r>
 800d54a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d54c:	b111      	cbz	r1, 800d554 <_reclaim_reent+0x8c>
 800d54e:	4620      	mov	r0, r4
 800d550:	f000 f84a 	bl	800d5e8 <_free_r>
 800d554:	6a23      	ldr	r3, [r4, #32]
 800d556:	b14b      	cbz	r3, 800d56c <_reclaim_reent+0xa4>
 800d558:	4620      	mov	r0, r4
 800d55a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d55e:	4718      	bx	r3
 800d560:	680e      	ldr	r6, [r1, #0]
 800d562:	4620      	mov	r0, r4
 800d564:	f000 f840 	bl	800d5e8 <_free_r>
 800d568:	4631      	mov	r1, r6
 800d56a:	e7bb      	b.n	800d4e4 <_reclaim_reent+0x1c>
 800d56c:	bd70      	pop	{r4, r5, r6, pc}
 800d56e:	bf00      	nop
 800d570:	2000002c 	.word	0x2000002c

0800d574 <__errno>:
 800d574:	4b01      	ldr	r3, [pc, #4]	@ (800d57c <__errno+0x8>)
 800d576:	6818      	ldr	r0, [r3, #0]
 800d578:	4770      	bx	lr
 800d57a:	bf00      	nop
 800d57c:	2000002c 	.word	0x2000002c

0800d580 <__libc_init_array>:
 800d580:	b570      	push	{r4, r5, r6, lr}
 800d582:	4d0d      	ldr	r5, [pc, #52]	@ (800d5b8 <__libc_init_array+0x38>)
 800d584:	4c0d      	ldr	r4, [pc, #52]	@ (800d5bc <__libc_init_array+0x3c>)
 800d586:	1b64      	subs	r4, r4, r5
 800d588:	10a4      	asrs	r4, r4, #2
 800d58a:	2600      	movs	r6, #0
 800d58c:	42a6      	cmp	r6, r4
 800d58e:	d109      	bne.n	800d5a4 <__libc_init_array+0x24>
 800d590:	4d0b      	ldr	r5, [pc, #44]	@ (800d5c0 <__libc_init_array+0x40>)
 800d592:	4c0c      	ldr	r4, [pc, #48]	@ (800d5c4 <__libc_init_array+0x44>)
 800d594:	f000 fc66 	bl	800de64 <_init>
 800d598:	1b64      	subs	r4, r4, r5
 800d59a:	10a4      	asrs	r4, r4, #2
 800d59c:	2600      	movs	r6, #0
 800d59e:	42a6      	cmp	r6, r4
 800d5a0:	d105      	bne.n	800d5ae <__libc_init_array+0x2e>
 800d5a2:	bd70      	pop	{r4, r5, r6, pc}
 800d5a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5a8:	4798      	blx	r3
 800d5aa:	3601      	adds	r6, #1
 800d5ac:	e7ee      	b.n	800d58c <__libc_init_array+0xc>
 800d5ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5b2:	4798      	blx	r3
 800d5b4:	3601      	adds	r6, #1
 800d5b6:	e7f2      	b.n	800d59e <__libc_init_array+0x1e>
 800d5b8:	0800dfd8 	.word	0x0800dfd8
 800d5bc:	0800dfd8 	.word	0x0800dfd8
 800d5c0:	0800dfd8 	.word	0x0800dfd8
 800d5c4:	0800dfdc 	.word	0x0800dfdc

0800d5c8 <__retarget_lock_acquire_recursive>:
 800d5c8:	4770      	bx	lr

0800d5ca <__retarget_lock_release_recursive>:
 800d5ca:	4770      	bx	lr

0800d5cc <memcpy>:
 800d5cc:	440a      	add	r2, r1
 800d5ce:	4291      	cmp	r1, r2
 800d5d0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d5d4:	d100      	bne.n	800d5d8 <memcpy+0xc>
 800d5d6:	4770      	bx	lr
 800d5d8:	b510      	push	{r4, lr}
 800d5da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5e2:	4291      	cmp	r1, r2
 800d5e4:	d1f9      	bne.n	800d5da <memcpy+0xe>
 800d5e6:	bd10      	pop	{r4, pc}

0800d5e8 <_free_r>:
 800d5e8:	b538      	push	{r3, r4, r5, lr}
 800d5ea:	4605      	mov	r5, r0
 800d5ec:	2900      	cmp	r1, #0
 800d5ee:	d041      	beq.n	800d674 <_free_r+0x8c>
 800d5f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5f4:	1f0c      	subs	r4, r1, #4
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	bfb8      	it	lt
 800d5fa:	18e4      	addlt	r4, r4, r3
 800d5fc:	f000 fbc6 	bl	800dd8c <__malloc_lock>
 800d600:	4a1d      	ldr	r2, [pc, #116]	@ (800d678 <_free_r+0x90>)
 800d602:	6813      	ldr	r3, [r2, #0]
 800d604:	b933      	cbnz	r3, 800d614 <_free_r+0x2c>
 800d606:	6063      	str	r3, [r4, #4]
 800d608:	6014      	str	r4, [r2, #0]
 800d60a:	4628      	mov	r0, r5
 800d60c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d610:	f000 bbc2 	b.w	800dd98 <__malloc_unlock>
 800d614:	42a3      	cmp	r3, r4
 800d616:	d908      	bls.n	800d62a <_free_r+0x42>
 800d618:	6820      	ldr	r0, [r4, #0]
 800d61a:	1821      	adds	r1, r4, r0
 800d61c:	428b      	cmp	r3, r1
 800d61e:	bf01      	itttt	eq
 800d620:	6819      	ldreq	r1, [r3, #0]
 800d622:	685b      	ldreq	r3, [r3, #4]
 800d624:	1809      	addeq	r1, r1, r0
 800d626:	6021      	streq	r1, [r4, #0]
 800d628:	e7ed      	b.n	800d606 <_free_r+0x1e>
 800d62a:	461a      	mov	r2, r3
 800d62c:	685b      	ldr	r3, [r3, #4]
 800d62e:	b10b      	cbz	r3, 800d634 <_free_r+0x4c>
 800d630:	42a3      	cmp	r3, r4
 800d632:	d9fa      	bls.n	800d62a <_free_r+0x42>
 800d634:	6811      	ldr	r1, [r2, #0]
 800d636:	1850      	adds	r0, r2, r1
 800d638:	42a0      	cmp	r0, r4
 800d63a:	d10b      	bne.n	800d654 <_free_r+0x6c>
 800d63c:	6820      	ldr	r0, [r4, #0]
 800d63e:	4401      	add	r1, r0
 800d640:	1850      	adds	r0, r2, r1
 800d642:	4283      	cmp	r3, r0
 800d644:	6011      	str	r1, [r2, #0]
 800d646:	d1e0      	bne.n	800d60a <_free_r+0x22>
 800d648:	6818      	ldr	r0, [r3, #0]
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	6053      	str	r3, [r2, #4]
 800d64e:	4408      	add	r0, r1
 800d650:	6010      	str	r0, [r2, #0]
 800d652:	e7da      	b.n	800d60a <_free_r+0x22>
 800d654:	d902      	bls.n	800d65c <_free_r+0x74>
 800d656:	230c      	movs	r3, #12
 800d658:	602b      	str	r3, [r5, #0]
 800d65a:	e7d6      	b.n	800d60a <_free_r+0x22>
 800d65c:	6820      	ldr	r0, [r4, #0]
 800d65e:	1821      	adds	r1, r4, r0
 800d660:	428b      	cmp	r3, r1
 800d662:	bf04      	itt	eq
 800d664:	6819      	ldreq	r1, [r3, #0]
 800d666:	685b      	ldreq	r3, [r3, #4]
 800d668:	6063      	str	r3, [r4, #4]
 800d66a:	bf04      	itt	eq
 800d66c:	1809      	addeq	r1, r1, r0
 800d66e:	6021      	streq	r1, [r4, #0]
 800d670:	6054      	str	r4, [r2, #4]
 800d672:	e7ca      	b.n	800d60a <_free_r+0x22>
 800d674:	bd38      	pop	{r3, r4, r5, pc}
 800d676:	bf00      	nop
 800d678:	200058c0 	.word	0x200058c0

0800d67c <__ssputs_r>:
 800d67c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d680:	688e      	ldr	r6, [r1, #8]
 800d682:	461f      	mov	r7, r3
 800d684:	42be      	cmp	r6, r7
 800d686:	680b      	ldr	r3, [r1, #0]
 800d688:	4682      	mov	sl, r0
 800d68a:	460c      	mov	r4, r1
 800d68c:	4690      	mov	r8, r2
 800d68e:	d82d      	bhi.n	800d6ec <__ssputs_r+0x70>
 800d690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d694:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d698:	d026      	beq.n	800d6e8 <__ssputs_r+0x6c>
 800d69a:	6965      	ldr	r5, [r4, #20]
 800d69c:	6909      	ldr	r1, [r1, #16]
 800d69e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d6a2:	eba3 0901 	sub.w	r9, r3, r1
 800d6a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d6aa:	1c7b      	adds	r3, r7, #1
 800d6ac:	444b      	add	r3, r9
 800d6ae:	106d      	asrs	r5, r5, #1
 800d6b0:	429d      	cmp	r5, r3
 800d6b2:	bf38      	it	cc
 800d6b4:	461d      	movcc	r5, r3
 800d6b6:	0553      	lsls	r3, r2, #21
 800d6b8:	d527      	bpl.n	800d70a <__ssputs_r+0x8e>
 800d6ba:	4629      	mov	r1, r5
 800d6bc:	f000 f958 	bl	800d970 <_malloc_r>
 800d6c0:	4606      	mov	r6, r0
 800d6c2:	b360      	cbz	r0, 800d71e <__ssputs_r+0xa2>
 800d6c4:	6921      	ldr	r1, [r4, #16]
 800d6c6:	464a      	mov	r2, r9
 800d6c8:	f7ff ff80 	bl	800d5cc <memcpy>
 800d6cc:	89a3      	ldrh	r3, [r4, #12]
 800d6ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d6d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6d6:	81a3      	strh	r3, [r4, #12]
 800d6d8:	6126      	str	r6, [r4, #16]
 800d6da:	6165      	str	r5, [r4, #20]
 800d6dc:	444e      	add	r6, r9
 800d6de:	eba5 0509 	sub.w	r5, r5, r9
 800d6e2:	6026      	str	r6, [r4, #0]
 800d6e4:	60a5      	str	r5, [r4, #8]
 800d6e6:	463e      	mov	r6, r7
 800d6e8:	42be      	cmp	r6, r7
 800d6ea:	d900      	bls.n	800d6ee <__ssputs_r+0x72>
 800d6ec:	463e      	mov	r6, r7
 800d6ee:	6820      	ldr	r0, [r4, #0]
 800d6f0:	4632      	mov	r2, r6
 800d6f2:	4641      	mov	r1, r8
 800d6f4:	f000 fb84 	bl	800de00 <memmove>
 800d6f8:	68a3      	ldr	r3, [r4, #8]
 800d6fa:	1b9b      	subs	r3, r3, r6
 800d6fc:	60a3      	str	r3, [r4, #8]
 800d6fe:	6823      	ldr	r3, [r4, #0]
 800d700:	4433      	add	r3, r6
 800d702:	6023      	str	r3, [r4, #0]
 800d704:	2000      	movs	r0, #0
 800d706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d70a:	462a      	mov	r2, r5
 800d70c:	f000 fb4a 	bl	800dda4 <_realloc_r>
 800d710:	4606      	mov	r6, r0
 800d712:	2800      	cmp	r0, #0
 800d714:	d1e0      	bne.n	800d6d8 <__ssputs_r+0x5c>
 800d716:	6921      	ldr	r1, [r4, #16]
 800d718:	4650      	mov	r0, sl
 800d71a:	f7ff ff65 	bl	800d5e8 <_free_r>
 800d71e:	230c      	movs	r3, #12
 800d720:	f8ca 3000 	str.w	r3, [sl]
 800d724:	89a3      	ldrh	r3, [r4, #12]
 800d726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d72a:	81a3      	strh	r3, [r4, #12]
 800d72c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d730:	e7e9      	b.n	800d706 <__ssputs_r+0x8a>
	...

0800d734 <_svfiprintf_r>:
 800d734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d738:	4698      	mov	r8, r3
 800d73a:	898b      	ldrh	r3, [r1, #12]
 800d73c:	061b      	lsls	r3, r3, #24
 800d73e:	b09d      	sub	sp, #116	@ 0x74
 800d740:	4607      	mov	r7, r0
 800d742:	460d      	mov	r5, r1
 800d744:	4614      	mov	r4, r2
 800d746:	d510      	bpl.n	800d76a <_svfiprintf_r+0x36>
 800d748:	690b      	ldr	r3, [r1, #16]
 800d74a:	b973      	cbnz	r3, 800d76a <_svfiprintf_r+0x36>
 800d74c:	2140      	movs	r1, #64	@ 0x40
 800d74e:	f000 f90f 	bl	800d970 <_malloc_r>
 800d752:	6028      	str	r0, [r5, #0]
 800d754:	6128      	str	r0, [r5, #16]
 800d756:	b930      	cbnz	r0, 800d766 <_svfiprintf_r+0x32>
 800d758:	230c      	movs	r3, #12
 800d75a:	603b      	str	r3, [r7, #0]
 800d75c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d760:	b01d      	add	sp, #116	@ 0x74
 800d762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d766:	2340      	movs	r3, #64	@ 0x40
 800d768:	616b      	str	r3, [r5, #20]
 800d76a:	2300      	movs	r3, #0
 800d76c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d76e:	2320      	movs	r3, #32
 800d770:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d774:	f8cd 800c 	str.w	r8, [sp, #12]
 800d778:	2330      	movs	r3, #48	@ 0x30
 800d77a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d918 <_svfiprintf_r+0x1e4>
 800d77e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d782:	f04f 0901 	mov.w	r9, #1
 800d786:	4623      	mov	r3, r4
 800d788:	469a      	mov	sl, r3
 800d78a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d78e:	b10a      	cbz	r2, 800d794 <_svfiprintf_r+0x60>
 800d790:	2a25      	cmp	r2, #37	@ 0x25
 800d792:	d1f9      	bne.n	800d788 <_svfiprintf_r+0x54>
 800d794:	ebba 0b04 	subs.w	fp, sl, r4
 800d798:	d00b      	beq.n	800d7b2 <_svfiprintf_r+0x7e>
 800d79a:	465b      	mov	r3, fp
 800d79c:	4622      	mov	r2, r4
 800d79e:	4629      	mov	r1, r5
 800d7a0:	4638      	mov	r0, r7
 800d7a2:	f7ff ff6b 	bl	800d67c <__ssputs_r>
 800d7a6:	3001      	adds	r0, #1
 800d7a8:	f000 80a7 	beq.w	800d8fa <_svfiprintf_r+0x1c6>
 800d7ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7ae:	445a      	add	r2, fp
 800d7b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	f000 809f 	beq.w	800d8fa <_svfiprintf_r+0x1c6>
 800d7bc:	2300      	movs	r3, #0
 800d7be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d7c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7c6:	f10a 0a01 	add.w	sl, sl, #1
 800d7ca:	9304      	str	r3, [sp, #16]
 800d7cc:	9307      	str	r3, [sp, #28]
 800d7ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7d2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7d4:	4654      	mov	r4, sl
 800d7d6:	2205      	movs	r2, #5
 800d7d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7dc:	484e      	ldr	r0, [pc, #312]	@ (800d918 <_svfiprintf_r+0x1e4>)
 800d7de:	f7f2 fcff 	bl	80001e0 <memchr>
 800d7e2:	9a04      	ldr	r2, [sp, #16]
 800d7e4:	b9d8      	cbnz	r0, 800d81e <_svfiprintf_r+0xea>
 800d7e6:	06d0      	lsls	r0, r2, #27
 800d7e8:	bf44      	itt	mi
 800d7ea:	2320      	movmi	r3, #32
 800d7ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7f0:	0711      	lsls	r1, r2, #28
 800d7f2:	bf44      	itt	mi
 800d7f4:	232b      	movmi	r3, #43	@ 0x2b
 800d7f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d7fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800d800:	d015      	beq.n	800d82e <_svfiprintf_r+0xfa>
 800d802:	9a07      	ldr	r2, [sp, #28]
 800d804:	4654      	mov	r4, sl
 800d806:	2000      	movs	r0, #0
 800d808:	f04f 0c0a 	mov.w	ip, #10
 800d80c:	4621      	mov	r1, r4
 800d80e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d812:	3b30      	subs	r3, #48	@ 0x30
 800d814:	2b09      	cmp	r3, #9
 800d816:	d94b      	bls.n	800d8b0 <_svfiprintf_r+0x17c>
 800d818:	b1b0      	cbz	r0, 800d848 <_svfiprintf_r+0x114>
 800d81a:	9207      	str	r2, [sp, #28]
 800d81c:	e014      	b.n	800d848 <_svfiprintf_r+0x114>
 800d81e:	eba0 0308 	sub.w	r3, r0, r8
 800d822:	fa09 f303 	lsl.w	r3, r9, r3
 800d826:	4313      	orrs	r3, r2
 800d828:	9304      	str	r3, [sp, #16]
 800d82a:	46a2      	mov	sl, r4
 800d82c:	e7d2      	b.n	800d7d4 <_svfiprintf_r+0xa0>
 800d82e:	9b03      	ldr	r3, [sp, #12]
 800d830:	1d19      	adds	r1, r3, #4
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	9103      	str	r1, [sp, #12]
 800d836:	2b00      	cmp	r3, #0
 800d838:	bfbb      	ittet	lt
 800d83a:	425b      	neglt	r3, r3
 800d83c:	f042 0202 	orrlt.w	r2, r2, #2
 800d840:	9307      	strge	r3, [sp, #28]
 800d842:	9307      	strlt	r3, [sp, #28]
 800d844:	bfb8      	it	lt
 800d846:	9204      	strlt	r2, [sp, #16]
 800d848:	7823      	ldrb	r3, [r4, #0]
 800d84a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d84c:	d10a      	bne.n	800d864 <_svfiprintf_r+0x130>
 800d84e:	7863      	ldrb	r3, [r4, #1]
 800d850:	2b2a      	cmp	r3, #42	@ 0x2a
 800d852:	d132      	bne.n	800d8ba <_svfiprintf_r+0x186>
 800d854:	9b03      	ldr	r3, [sp, #12]
 800d856:	1d1a      	adds	r2, r3, #4
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	9203      	str	r2, [sp, #12]
 800d85c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d860:	3402      	adds	r4, #2
 800d862:	9305      	str	r3, [sp, #20]
 800d864:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d928 <_svfiprintf_r+0x1f4>
 800d868:	7821      	ldrb	r1, [r4, #0]
 800d86a:	2203      	movs	r2, #3
 800d86c:	4650      	mov	r0, sl
 800d86e:	f7f2 fcb7 	bl	80001e0 <memchr>
 800d872:	b138      	cbz	r0, 800d884 <_svfiprintf_r+0x150>
 800d874:	9b04      	ldr	r3, [sp, #16]
 800d876:	eba0 000a 	sub.w	r0, r0, sl
 800d87a:	2240      	movs	r2, #64	@ 0x40
 800d87c:	4082      	lsls	r2, r0
 800d87e:	4313      	orrs	r3, r2
 800d880:	3401      	adds	r4, #1
 800d882:	9304      	str	r3, [sp, #16]
 800d884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d888:	4824      	ldr	r0, [pc, #144]	@ (800d91c <_svfiprintf_r+0x1e8>)
 800d88a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d88e:	2206      	movs	r2, #6
 800d890:	f7f2 fca6 	bl	80001e0 <memchr>
 800d894:	2800      	cmp	r0, #0
 800d896:	d036      	beq.n	800d906 <_svfiprintf_r+0x1d2>
 800d898:	4b21      	ldr	r3, [pc, #132]	@ (800d920 <_svfiprintf_r+0x1ec>)
 800d89a:	bb1b      	cbnz	r3, 800d8e4 <_svfiprintf_r+0x1b0>
 800d89c:	9b03      	ldr	r3, [sp, #12]
 800d89e:	3307      	adds	r3, #7
 800d8a0:	f023 0307 	bic.w	r3, r3, #7
 800d8a4:	3308      	adds	r3, #8
 800d8a6:	9303      	str	r3, [sp, #12]
 800d8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8aa:	4433      	add	r3, r6
 800d8ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8ae:	e76a      	b.n	800d786 <_svfiprintf_r+0x52>
 800d8b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8b4:	460c      	mov	r4, r1
 800d8b6:	2001      	movs	r0, #1
 800d8b8:	e7a8      	b.n	800d80c <_svfiprintf_r+0xd8>
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	3401      	adds	r4, #1
 800d8be:	9305      	str	r3, [sp, #20]
 800d8c0:	4619      	mov	r1, r3
 800d8c2:	f04f 0c0a 	mov.w	ip, #10
 800d8c6:	4620      	mov	r0, r4
 800d8c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8cc:	3a30      	subs	r2, #48	@ 0x30
 800d8ce:	2a09      	cmp	r2, #9
 800d8d0:	d903      	bls.n	800d8da <_svfiprintf_r+0x1a6>
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d0c6      	beq.n	800d864 <_svfiprintf_r+0x130>
 800d8d6:	9105      	str	r1, [sp, #20]
 800d8d8:	e7c4      	b.n	800d864 <_svfiprintf_r+0x130>
 800d8da:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8de:	4604      	mov	r4, r0
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e7f0      	b.n	800d8c6 <_svfiprintf_r+0x192>
 800d8e4:	ab03      	add	r3, sp, #12
 800d8e6:	9300      	str	r3, [sp, #0]
 800d8e8:	462a      	mov	r2, r5
 800d8ea:	4b0e      	ldr	r3, [pc, #56]	@ (800d924 <_svfiprintf_r+0x1f0>)
 800d8ec:	a904      	add	r1, sp, #16
 800d8ee:	4638      	mov	r0, r7
 800d8f0:	f3af 8000 	nop.w
 800d8f4:	1c42      	adds	r2, r0, #1
 800d8f6:	4606      	mov	r6, r0
 800d8f8:	d1d6      	bne.n	800d8a8 <_svfiprintf_r+0x174>
 800d8fa:	89ab      	ldrh	r3, [r5, #12]
 800d8fc:	065b      	lsls	r3, r3, #25
 800d8fe:	f53f af2d 	bmi.w	800d75c <_svfiprintf_r+0x28>
 800d902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d904:	e72c      	b.n	800d760 <_svfiprintf_r+0x2c>
 800d906:	ab03      	add	r3, sp, #12
 800d908:	9300      	str	r3, [sp, #0]
 800d90a:	462a      	mov	r2, r5
 800d90c:	4b05      	ldr	r3, [pc, #20]	@ (800d924 <_svfiprintf_r+0x1f0>)
 800d90e:	a904      	add	r1, sp, #16
 800d910:	4638      	mov	r0, r7
 800d912:	f000 f91b 	bl	800db4c <_printf_i>
 800d916:	e7ed      	b.n	800d8f4 <_svfiprintf_r+0x1c0>
 800d918:	0800df9c 	.word	0x0800df9c
 800d91c:	0800dfa6 	.word	0x0800dfa6
 800d920:	00000000 	.word	0x00000000
 800d924:	0800d67d 	.word	0x0800d67d
 800d928:	0800dfa2 	.word	0x0800dfa2

0800d92c <sbrk_aligned>:
 800d92c:	b570      	push	{r4, r5, r6, lr}
 800d92e:	4e0f      	ldr	r6, [pc, #60]	@ (800d96c <sbrk_aligned+0x40>)
 800d930:	460c      	mov	r4, r1
 800d932:	6831      	ldr	r1, [r6, #0]
 800d934:	4605      	mov	r5, r0
 800d936:	b911      	cbnz	r1, 800d93e <sbrk_aligned+0x12>
 800d938:	f000 fa7c 	bl	800de34 <_sbrk_r>
 800d93c:	6030      	str	r0, [r6, #0]
 800d93e:	4621      	mov	r1, r4
 800d940:	4628      	mov	r0, r5
 800d942:	f000 fa77 	bl	800de34 <_sbrk_r>
 800d946:	1c43      	adds	r3, r0, #1
 800d948:	d103      	bne.n	800d952 <sbrk_aligned+0x26>
 800d94a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d94e:	4620      	mov	r0, r4
 800d950:	bd70      	pop	{r4, r5, r6, pc}
 800d952:	1cc4      	adds	r4, r0, #3
 800d954:	f024 0403 	bic.w	r4, r4, #3
 800d958:	42a0      	cmp	r0, r4
 800d95a:	d0f8      	beq.n	800d94e <sbrk_aligned+0x22>
 800d95c:	1a21      	subs	r1, r4, r0
 800d95e:	4628      	mov	r0, r5
 800d960:	f000 fa68 	bl	800de34 <_sbrk_r>
 800d964:	3001      	adds	r0, #1
 800d966:	d1f2      	bne.n	800d94e <sbrk_aligned+0x22>
 800d968:	e7ef      	b.n	800d94a <sbrk_aligned+0x1e>
 800d96a:	bf00      	nop
 800d96c:	200058bc 	.word	0x200058bc

0800d970 <_malloc_r>:
 800d970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d974:	1ccd      	adds	r5, r1, #3
 800d976:	f025 0503 	bic.w	r5, r5, #3
 800d97a:	3508      	adds	r5, #8
 800d97c:	2d0c      	cmp	r5, #12
 800d97e:	bf38      	it	cc
 800d980:	250c      	movcc	r5, #12
 800d982:	2d00      	cmp	r5, #0
 800d984:	4606      	mov	r6, r0
 800d986:	db01      	blt.n	800d98c <_malloc_r+0x1c>
 800d988:	42a9      	cmp	r1, r5
 800d98a:	d904      	bls.n	800d996 <_malloc_r+0x26>
 800d98c:	230c      	movs	r3, #12
 800d98e:	6033      	str	r3, [r6, #0]
 800d990:	2000      	movs	r0, #0
 800d992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d996:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800da6c <_malloc_r+0xfc>
 800d99a:	f000 f9f7 	bl	800dd8c <__malloc_lock>
 800d99e:	f8d8 3000 	ldr.w	r3, [r8]
 800d9a2:	461c      	mov	r4, r3
 800d9a4:	bb44      	cbnz	r4, 800d9f8 <_malloc_r+0x88>
 800d9a6:	4629      	mov	r1, r5
 800d9a8:	4630      	mov	r0, r6
 800d9aa:	f7ff ffbf 	bl	800d92c <sbrk_aligned>
 800d9ae:	1c43      	adds	r3, r0, #1
 800d9b0:	4604      	mov	r4, r0
 800d9b2:	d158      	bne.n	800da66 <_malloc_r+0xf6>
 800d9b4:	f8d8 4000 	ldr.w	r4, [r8]
 800d9b8:	4627      	mov	r7, r4
 800d9ba:	2f00      	cmp	r7, #0
 800d9bc:	d143      	bne.n	800da46 <_malloc_r+0xd6>
 800d9be:	2c00      	cmp	r4, #0
 800d9c0:	d04b      	beq.n	800da5a <_malloc_r+0xea>
 800d9c2:	6823      	ldr	r3, [r4, #0]
 800d9c4:	4639      	mov	r1, r7
 800d9c6:	4630      	mov	r0, r6
 800d9c8:	eb04 0903 	add.w	r9, r4, r3
 800d9cc:	f000 fa32 	bl	800de34 <_sbrk_r>
 800d9d0:	4581      	cmp	r9, r0
 800d9d2:	d142      	bne.n	800da5a <_malloc_r+0xea>
 800d9d4:	6821      	ldr	r1, [r4, #0]
 800d9d6:	1a6d      	subs	r5, r5, r1
 800d9d8:	4629      	mov	r1, r5
 800d9da:	4630      	mov	r0, r6
 800d9dc:	f7ff ffa6 	bl	800d92c <sbrk_aligned>
 800d9e0:	3001      	adds	r0, #1
 800d9e2:	d03a      	beq.n	800da5a <_malloc_r+0xea>
 800d9e4:	6823      	ldr	r3, [r4, #0]
 800d9e6:	442b      	add	r3, r5
 800d9e8:	6023      	str	r3, [r4, #0]
 800d9ea:	f8d8 3000 	ldr.w	r3, [r8]
 800d9ee:	685a      	ldr	r2, [r3, #4]
 800d9f0:	bb62      	cbnz	r2, 800da4c <_malloc_r+0xdc>
 800d9f2:	f8c8 7000 	str.w	r7, [r8]
 800d9f6:	e00f      	b.n	800da18 <_malloc_r+0xa8>
 800d9f8:	6822      	ldr	r2, [r4, #0]
 800d9fa:	1b52      	subs	r2, r2, r5
 800d9fc:	d420      	bmi.n	800da40 <_malloc_r+0xd0>
 800d9fe:	2a0b      	cmp	r2, #11
 800da00:	d917      	bls.n	800da32 <_malloc_r+0xc2>
 800da02:	1961      	adds	r1, r4, r5
 800da04:	42a3      	cmp	r3, r4
 800da06:	6025      	str	r5, [r4, #0]
 800da08:	bf18      	it	ne
 800da0a:	6059      	strne	r1, [r3, #4]
 800da0c:	6863      	ldr	r3, [r4, #4]
 800da0e:	bf08      	it	eq
 800da10:	f8c8 1000 	streq.w	r1, [r8]
 800da14:	5162      	str	r2, [r4, r5]
 800da16:	604b      	str	r3, [r1, #4]
 800da18:	4630      	mov	r0, r6
 800da1a:	f000 f9bd 	bl	800dd98 <__malloc_unlock>
 800da1e:	f104 000b 	add.w	r0, r4, #11
 800da22:	1d23      	adds	r3, r4, #4
 800da24:	f020 0007 	bic.w	r0, r0, #7
 800da28:	1ac2      	subs	r2, r0, r3
 800da2a:	bf1c      	itt	ne
 800da2c:	1a1b      	subne	r3, r3, r0
 800da2e:	50a3      	strne	r3, [r4, r2]
 800da30:	e7af      	b.n	800d992 <_malloc_r+0x22>
 800da32:	6862      	ldr	r2, [r4, #4]
 800da34:	42a3      	cmp	r3, r4
 800da36:	bf0c      	ite	eq
 800da38:	f8c8 2000 	streq.w	r2, [r8]
 800da3c:	605a      	strne	r2, [r3, #4]
 800da3e:	e7eb      	b.n	800da18 <_malloc_r+0xa8>
 800da40:	4623      	mov	r3, r4
 800da42:	6864      	ldr	r4, [r4, #4]
 800da44:	e7ae      	b.n	800d9a4 <_malloc_r+0x34>
 800da46:	463c      	mov	r4, r7
 800da48:	687f      	ldr	r7, [r7, #4]
 800da4a:	e7b6      	b.n	800d9ba <_malloc_r+0x4a>
 800da4c:	461a      	mov	r2, r3
 800da4e:	685b      	ldr	r3, [r3, #4]
 800da50:	42a3      	cmp	r3, r4
 800da52:	d1fb      	bne.n	800da4c <_malloc_r+0xdc>
 800da54:	2300      	movs	r3, #0
 800da56:	6053      	str	r3, [r2, #4]
 800da58:	e7de      	b.n	800da18 <_malloc_r+0xa8>
 800da5a:	230c      	movs	r3, #12
 800da5c:	6033      	str	r3, [r6, #0]
 800da5e:	4630      	mov	r0, r6
 800da60:	f000 f99a 	bl	800dd98 <__malloc_unlock>
 800da64:	e794      	b.n	800d990 <_malloc_r+0x20>
 800da66:	6005      	str	r5, [r0, #0]
 800da68:	e7d6      	b.n	800da18 <_malloc_r+0xa8>
 800da6a:	bf00      	nop
 800da6c:	200058c0 	.word	0x200058c0

0800da70 <_printf_common>:
 800da70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da74:	4616      	mov	r6, r2
 800da76:	4698      	mov	r8, r3
 800da78:	688a      	ldr	r2, [r1, #8]
 800da7a:	690b      	ldr	r3, [r1, #16]
 800da7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800da80:	4293      	cmp	r3, r2
 800da82:	bfb8      	it	lt
 800da84:	4613      	movlt	r3, r2
 800da86:	6033      	str	r3, [r6, #0]
 800da88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800da8c:	4607      	mov	r7, r0
 800da8e:	460c      	mov	r4, r1
 800da90:	b10a      	cbz	r2, 800da96 <_printf_common+0x26>
 800da92:	3301      	adds	r3, #1
 800da94:	6033      	str	r3, [r6, #0]
 800da96:	6823      	ldr	r3, [r4, #0]
 800da98:	0699      	lsls	r1, r3, #26
 800da9a:	bf42      	ittt	mi
 800da9c:	6833      	ldrmi	r3, [r6, #0]
 800da9e:	3302      	addmi	r3, #2
 800daa0:	6033      	strmi	r3, [r6, #0]
 800daa2:	6825      	ldr	r5, [r4, #0]
 800daa4:	f015 0506 	ands.w	r5, r5, #6
 800daa8:	d106      	bne.n	800dab8 <_printf_common+0x48>
 800daaa:	f104 0a19 	add.w	sl, r4, #25
 800daae:	68e3      	ldr	r3, [r4, #12]
 800dab0:	6832      	ldr	r2, [r6, #0]
 800dab2:	1a9b      	subs	r3, r3, r2
 800dab4:	42ab      	cmp	r3, r5
 800dab6:	dc26      	bgt.n	800db06 <_printf_common+0x96>
 800dab8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dabc:	6822      	ldr	r2, [r4, #0]
 800dabe:	3b00      	subs	r3, #0
 800dac0:	bf18      	it	ne
 800dac2:	2301      	movne	r3, #1
 800dac4:	0692      	lsls	r2, r2, #26
 800dac6:	d42b      	bmi.n	800db20 <_printf_common+0xb0>
 800dac8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dacc:	4641      	mov	r1, r8
 800dace:	4638      	mov	r0, r7
 800dad0:	47c8      	blx	r9
 800dad2:	3001      	adds	r0, #1
 800dad4:	d01e      	beq.n	800db14 <_printf_common+0xa4>
 800dad6:	6823      	ldr	r3, [r4, #0]
 800dad8:	6922      	ldr	r2, [r4, #16]
 800dada:	f003 0306 	and.w	r3, r3, #6
 800dade:	2b04      	cmp	r3, #4
 800dae0:	bf02      	ittt	eq
 800dae2:	68e5      	ldreq	r5, [r4, #12]
 800dae4:	6833      	ldreq	r3, [r6, #0]
 800dae6:	1aed      	subeq	r5, r5, r3
 800dae8:	68a3      	ldr	r3, [r4, #8]
 800daea:	bf0c      	ite	eq
 800daec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800daf0:	2500      	movne	r5, #0
 800daf2:	4293      	cmp	r3, r2
 800daf4:	bfc4      	itt	gt
 800daf6:	1a9b      	subgt	r3, r3, r2
 800daf8:	18ed      	addgt	r5, r5, r3
 800dafa:	2600      	movs	r6, #0
 800dafc:	341a      	adds	r4, #26
 800dafe:	42b5      	cmp	r5, r6
 800db00:	d11a      	bne.n	800db38 <_printf_common+0xc8>
 800db02:	2000      	movs	r0, #0
 800db04:	e008      	b.n	800db18 <_printf_common+0xa8>
 800db06:	2301      	movs	r3, #1
 800db08:	4652      	mov	r2, sl
 800db0a:	4641      	mov	r1, r8
 800db0c:	4638      	mov	r0, r7
 800db0e:	47c8      	blx	r9
 800db10:	3001      	adds	r0, #1
 800db12:	d103      	bne.n	800db1c <_printf_common+0xac>
 800db14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db1c:	3501      	adds	r5, #1
 800db1e:	e7c6      	b.n	800daae <_printf_common+0x3e>
 800db20:	18e1      	adds	r1, r4, r3
 800db22:	1c5a      	adds	r2, r3, #1
 800db24:	2030      	movs	r0, #48	@ 0x30
 800db26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800db2a:	4422      	add	r2, r4
 800db2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800db30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800db34:	3302      	adds	r3, #2
 800db36:	e7c7      	b.n	800dac8 <_printf_common+0x58>
 800db38:	2301      	movs	r3, #1
 800db3a:	4622      	mov	r2, r4
 800db3c:	4641      	mov	r1, r8
 800db3e:	4638      	mov	r0, r7
 800db40:	47c8      	blx	r9
 800db42:	3001      	adds	r0, #1
 800db44:	d0e6      	beq.n	800db14 <_printf_common+0xa4>
 800db46:	3601      	adds	r6, #1
 800db48:	e7d9      	b.n	800dafe <_printf_common+0x8e>
	...

0800db4c <_printf_i>:
 800db4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db50:	7e0f      	ldrb	r7, [r1, #24]
 800db52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800db54:	2f78      	cmp	r7, #120	@ 0x78
 800db56:	4691      	mov	r9, r2
 800db58:	4680      	mov	r8, r0
 800db5a:	460c      	mov	r4, r1
 800db5c:	469a      	mov	sl, r3
 800db5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800db62:	d807      	bhi.n	800db74 <_printf_i+0x28>
 800db64:	2f62      	cmp	r7, #98	@ 0x62
 800db66:	d80a      	bhi.n	800db7e <_printf_i+0x32>
 800db68:	2f00      	cmp	r7, #0
 800db6a:	f000 80d2 	beq.w	800dd12 <_printf_i+0x1c6>
 800db6e:	2f58      	cmp	r7, #88	@ 0x58
 800db70:	f000 80b9 	beq.w	800dce6 <_printf_i+0x19a>
 800db74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800db78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800db7c:	e03a      	b.n	800dbf4 <_printf_i+0xa8>
 800db7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800db82:	2b15      	cmp	r3, #21
 800db84:	d8f6      	bhi.n	800db74 <_printf_i+0x28>
 800db86:	a101      	add	r1, pc, #4	@ (adr r1, 800db8c <_printf_i+0x40>)
 800db88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800db8c:	0800dbe5 	.word	0x0800dbe5
 800db90:	0800dbf9 	.word	0x0800dbf9
 800db94:	0800db75 	.word	0x0800db75
 800db98:	0800db75 	.word	0x0800db75
 800db9c:	0800db75 	.word	0x0800db75
 800dba0:	0800db75 	.word	0x0800db75
 800dba4:	0800dbf9 	.word	0x0800dbf9
 800dba8:	0800db75 	.word	0x0800db75
 800dbac:	0800db75 	.word	0x0800db75
 800dbb0:	0800db75 	.word	0x0800db75
 800dbb4:	0800db75 	.word	0x0800db75
 800dbb8:	0800dcf9 	.word	0x0800dcf9
 800dbbc:	0800dc23 	.word	0x0800dc23
 800dbc0:	0800dcb3 	.word	0x0800dcb3
 800dbc4:	0800db75 	.word	0x0800db75
 800dbc8:	0800db75 	.word	0x0800db75
 800dbcc:	0800dd1b 	.word	0x0800dd1b
 800dbd0:	0800db75 	.word	0x0800db75
 800dbd4:	0800dc23 	.word	0x0800dc23
 800dbd8:	0800db75 	.word	0x0800db75
 800dbdc:	0800db75 	.word	0x0800db75
 800dbe0:	0800dcbb 	.word	0x0800dcbb
 800dbe4:	6833      	ldr	r3, [r6, #0]
 800dbe6:	1d1a      	adds	r2, r3, #4
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	6032      	str	r2, [r6, #0]
 800dbec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dbf0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	e09d      	b.n	800dd34 <_printf_i+0x1e8>
 800dbf8:	6833      	ldr	r3, [r6, #0]
 800dbfa:	6820      	ldr	r0, [r4, #0]
 800dbfc:	1d19      	adds	r1, r3, #4
 800dbfe:	6031      	str	r1, [r6, #0]
 800dc00:	0606      	lsls	r6, r0, #24
 800dc02:	d501      	bpl.n	800dc08 <_printf_i+0xbc>
 800dc04:	681d      	ldr	r5, [r3, #0]
 800dc06:	e003      	b.n	800dc10 <_printf_i+0xc4>
 800dc08:	0645      	lsls	r5, r0, #25
 800dc0a:	d5fb      	bpl.n	800dc04 <_printf_i+0xb8>
 800dc0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dc10:	2d00      	cmp	r5, #0
 800dc12:	da03      	bge.n	800dc1c <_printf_i+0xd0>
 800dc14:	232d      	movs	r3, #45	@ 0x2d
 800dc16:	426d      	negs	r5, r5
 800dc18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc1c:	4859      	ldr	r0, [pc, #356]	@ (800dd84 <_printf_i+0x238>)
 800dc1e:	230a      	movs	r3, #10
 800dc20:	e011      	b.n	800dc46 <_printf_i+0xfa>
 800dc22:	6821      	ldr	r1, [r4, #0]
 800dc24:	6833      	ldr	r3, [r6, #0]
 800dc26:	0608      	lsls	r0, r1, #24
 800dc28:	f853 5b04 	ldr.w	r5, [r3], #4
 800dc2c:	d402      	bmi.n	800dc34 <_printf_i+0xe8>
 800dc2e:	0649      	lsls	r1, r1, #25
 800dc30:	bf48      	it	mi
 800dc32:	b2ad      	uxthmi	r5, r5
 800dc34:	2f6f      	cmp	r7, #111	@ 0x6f
 800dc36:	4853      	ldr	r0, [pc, #332]	@ (800dd84 <_printf_i+0x238>)
 800dc38:	6033      	str	r3, [r6, #0]
 800dc3a:	bf14      	ite	ne
 800dc3c:	230a      	movne	r3, #10
 800dc3e:	2308      	moveq	r3, #8
 800dc40:	2100      	movs	r1, #0
 800dc42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dc46:	6866      	ldr	r6, [r4, #4]
 800dc48:	60a6      	str	r6, [r4, #8]
 800dc4a:	2e00      	cmp	r6, #0
 800dc4c:	bfa2      	ittt	ge
 800dc4e:	6821      	ldrge	r1, [r4, #0]
 800dc50:	f021 0104 	bicge.w	r1, r1, #4
 800dc54:	6021      	strge	r1, [r4, #0]
 800dc56:	b90d      	cbnz	r5, 800dc5c <_printf_i+0x110>
 800dc58:	2e00      	cmp	r6, #0
 800dc5a:	d04b      	beq.n	800dcf4 <_printf_i+0x1a8>
 800dc5c:	4616      	mov	r6, r2
 800dc5e:	fbb5 f1f3 	udiv	r1, r5, r3
 800dc62:	fb03 5711 	mls	r7, r3, r1, r5
 800dc66:	5dc7      	ldrb	r7, [r0, r7]
 800dc68:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dc6c:	462f      	mov	r7, r5
 800dc6e:	42bb      	cmp	r3, r7
 800dc70:	460d      	mov	r5, r1
 800dc72:	d9f4      	bls.n	800dc5e <_printf_i+0x112>
 800dc74:	2b08      	cmp	r3, #8
 800dc76:	d10b      	bne.n	800dc90 <_printf_i+0x144>
 800dc78:	6823      	ldr	r3, [r4, #0]
 800dc7a:	07df      	lsls	r7, r3, #31
 800dc7c:	d508      	bpl.n	800dc90 <_printf_i+0x144>
 800dc7e:	6923      	ldr	r3, [r4, #16]
 800dc80:	6861      	ldr	r1, [r4, #4]
 800dc82:	4299      	cmp	r1, r3
 800dc84:	bfde      	ittt	le
 800dc86:	2330      	movle	r3, #48	@ 0x30
 800dc88:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dc8c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800dc90:	1b92      	subs	r2, r2, r6
 800dc92:	6122      	str	r2, [r4, #16]
 800dc94:	f8cd a000 	str.w	sl, [sp]
 800dc98:	464b      	mov	r3, r9
 800dc9a:	aa03      	add	r2, sp, #12
 800dc9c:	4621      	mov	r1, r4
 800dc9e:	4640      	mov	r0, r8
 800dca0:	f7ff fee6 	bl	800da70 <_printf_common>
 800dca4:	3001      	adds	r0, #1
 800dca6:	d14a      	bne.n	800dd3e <_printf_i+0x1f2>
 800dca8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dcac:	b004      	add	sp, #16
 800dcae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcb2:	6823      	ldr	r3, [r4, #0]
 800dcb4:	f043 0320 	orr.w	r3, r3, #32
 800dcb8:	6023      	str	r3, [r4, #0]
 800dcba:	4833      	ldr	r0, [pc, #204]	@ (800dd88 <_printf_i+0x23c>)
 800dcbc:	2778      	movs	r7, #120	@ 0x78
 800dcbe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dcc2:	6823      	ldr	r3, [r4, #0]
 800dcc4:	6831      	ldr	r1, [r6, #0]
 800dcc6:	061f      	lsls	r7, r3, #24
 800dcc8:	f851 5b04 	ldr.w	r5, [r1], #4
 800dccc:	d402      	bmi.n	800dcd4 <_printf_i+0x188>
 800dcce:	065f      	lsls	r7, r3, #25
 800dcd0:	bf48      	it	mi
 800dcd2:	b2ad      	uxthmi	r5, r5
 800dcd4:	6031      	str	r1, [r6, #0]
 800dcd6:	07d9      	lsls	r1, r3, #31
 800dcd8:	bf44      	itt	mi
 800dcda:	f043 0320 	orrmi.w	r3, r3, #32
 800dcde:	6023      	strmi	r3, [r4, #0]
 800dce0:	b11d      	cbz	r5, 800dcea <_printf_i+0x19e>
 800dce2:	2310      	movs	r3, #16
 800dce4:	e7ac      	b.n	800dc40 <_printf_i+0xf4>
 800dce6:	4827      	ldr	r0, [pc, #156]	@ (800dd84 <_printf_i+0x238>)
 800dce8:	e7e9      	b.n	800dcbe <_printf_i+0x172>
 800dcea:	6823      	ldr	r3, [r4, #0]
 800dcec:	f023 0320 	bic.w	r3, r3, #32
 800dcf0:	6023      	str	r3, [r4, #0]
 800dcf2:	e7f6      	b.n	800dce2 <_printf_i+0x196>
 800dcf4:	4616      	mov	r6, r2
 800dcf6:	e7bd      	b.n	800dc74 <_printf_i+0x128>
 800dcf8:	6833      	ldr	r3, [r6, #0]
 800dcfa:	6825      	ldr	r5, [r4, #0]
 800dcfc:	6961      	ldr	r1, [r4, #20]
 800dcfe:	1d18      	adds	r0, r3, #4
 800dd00:	6030      	str	r0, [r6, #0]
 800dd02:	062e      	lsls	r6, r5, #24
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	d501      	bpl.n	800dd0c <_printf_i+0x1c0>
 800dd08:	6019      	str	r1, [r3, #0]
 800dd0a:	e002      	b.n	800dd12 <_printf_i+0x1c6>
 800dd0c:	0668      	lsls	r0, r5, #25
 800dd0e:	d5fb      	bpl.n	800dd08 <_printf_i+0x1bc>
 800dd10:	8019      	strh	r1, [r3, #0]
 800dd12:	2300      	movs	r3, #0
 800dd14:	6123      	str	r3, [r4, #16]
 800dd16:	4616      	mov	r6, r2
 800dd18:	e7bc      	b.n	800dc94 <_printf_i+0x148>
 800dd1a:	6833      	ldr	r3, [r6, #0]
 800dd1c:	1d1a      	adds	r2, r3, #4
 800dd1e:	6032      	str	r2, [r6, #0]
 800dd20:	681e      	ldr	r6, [r3, #0]
 800dd22:	6862      	ldr	r2, [r4, #4]
 800dd24:	2100      	movs	r1, #0
 800dd26:	4630      	mov	r0, r6
 800dd28:	f7f2 fa5a 	bl	80001e0 <memchr>
 800dd2c:	b108      	cbz	r0, 800dd32 <_printf_i+0x1e6>
 800dd2e:	1b80      	subs	r0, r0, r6
 800dd30:	6060      	str	r0, [r4, #4]
 800dd32:	6863      	ldr	r3, [r4, #4]
 800dd34:	6123      	str	r3, [r4, #16]
 800dd36:	2300      	movs	r3, #0
 800dd38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd3c:	e7aa      	b.n	800dc94 <_printf_i+0x148>
 800dd3e:	6923      	ldr	r3, [r4, #16]
 800dd40:	4632      	mov	r2, r6
 800dd42:	4649      	mov	r1, r9
 800dd44:	4640      	mov	r0, r8
 800dd46:	47d0      	blx	sl
 800dd48:	3001      	adds	r0, #1
 800dd4a:	d0ad      	beq.n	800dca8 <_printf_i+0x15c>
 800dd4c:	6823      	ldr	r3, [r4, #0]
 800dd4e:	079b      	lsls	r3, r3, #30
 800dd50:	d413      	bmi.n	800dd7a <_printf_i+0x22e>
 800dd52:	68e0      	ldr	r0, [r4, #12]
 800dd54:	9b03      	ldr	r3, [sp, #12]
 800dd56:	4298      	cmp	r0, r3
 800dd58:	bfb8      	it	lt
 800dd5a:	4618      	movlt	r0, r3
 800dd5c:	e7a6      	b.n	800dcac <_printf_i+0x160>
 800dd5e:	2301      	movs	r3, #1
 800dd60:	4632      	mov	r2, r6
 800dd62:	4649      	mov	r1, r9
 800dd64:	4640      	mov	r0, r8
 800dd66:	47d0      	blx	sl
 800dd68:	3001      	adds	r0, #1
 800dd6a:	d09d      	beq.n	800dca8 <_printf_i+0x15c>
 800dd6c:	3501      	adds	r5, #1
 800dd6e:	68e3      	ldr	r3, [r4, #12]
 800dd70:	9903      	ldr	r1, [sp, #12]
 800dd72:	1a5b      	subs	r3, r3, r1
 800dd74:	42ab      	cmp	r3, r5
 800dd76:	dcf2      	bgt.n	800dd5e <_printf_i+0x212>
 800dd78:	e7eb      	b.n	800dd52 <_printf_i+0x206>
 800dd7a:	2500      	movs	r5, #0
 800dd7c:	f104 0619 	add.w	r6, r4, #25
 800dd80:	e7f5      	b.n	800dd6e <_printf_i+0x222>
 800dd82:	bf00      	nop
 800dd84:	0800dfad 	.word	0x0800dfad
 800dd88:	0800dfbe 	.word	0x0800dfbe

0800dd8c <__malloc_lock>:
 800dd8c:	4801      	ldr	r0, [pc, #4]	@ (800dd94 <__malloc_lock+0x8>)
 800dd8e:	f7ff bc1b 	b.w	800d5c8 <__retarget_lock_acquire_recursive>
 800dd92:	bf00      	nop
 800dd94:	200058b8 	.word	0x200058b8

0800dd98 <__malloc_unlock>:
 800dd98:	4801      	ldr	r0, [pc, #4]	@ (800dda0 <__malloc_unlock+0x8>)
 800dd9a:	f7ff bc16 	b.w	800d5ca <__retarget_lock_release_recursive>
 800dd9e:	bf00      	nop
 800dda0:	200058b8 	.word	0x200058b8

0800dda4 <_realloc_r>:
 800dda4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dda8:	4680      	mov	r8, r0
 800ddaa:	4615      	mov	r5, r2
 800ddac:	460c      	mov	r4, r1
 800ddae:	b921      	cbnz	r1, 800ddba <_realloc_r+0x16>
 800ddb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ddb4:	4611      	mov	r1, r2
 800ddb6:	f7ff bddb 	b.w	800d970 <_malloc_r>
 800ddba:	b92a      	cbnz	r2, 800ddc8 <_realloc_r+0x24>
 800ddbc:	f7ff fc14 	bl	800d5e8 <_free_r>
 800ddc0:	2400      	movs	r4, #0
 800ddc2:	4620      	mov	r0, r4
 800ddc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddc8:	f000 f844 	bl	800de54 <_malloc_usable_size_r>
 800ddcc:	4285      	cmp	r5, r0
 800ddce:	4606      	mov	r6, r0
 800ddd0:	d802      	bhi.n	800ddd8 <_realloc_r+0x34>
 800ddd2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ddd6:	d8f4      	bhi.n	800ddc2 <_realloc_r+0x1e>
 800ddd8:	4629      	mov	r1, r5
 800ddda:	4640      	mov	r0, r8
 800dddc:	f7ff fdc8 	bl	800d970 <_malloc_r>
 800dde0:	4607      	mov	r7, r0
 800dde2:	2800      	cmp	r0, #0
 800dde4:	d0ec      	beq.n	800ddc0 <_realloc_r+0x1c>
 800dde6:	42b5      	cmp	r5, r6
 800dde8:	462a      	mov	r2, r5
 800ddea:	4621      	mov	r1, r4
 800ddec:	bf28      	it	cs
 800ddee:	4632      	movcs	r2, r6
 800ddf0:	f7ff fbec 	bl	800d5cc <memcpy>
 800ddf4:	4621      	mov	r1, r4
 800ddf6:	4640      	mov	r0, r8
 800ddf8:	f7ff fbf6 	bl	800d5e8 <_free_r>
 800ddfc:	463c      	mov	r4, r7
 800ddfe:	e7e0      	b.n	800ddc2 <_realloc_r+0x1e>

0800de00 <memmove>:
 800de00:	4288      	cmp	r0, r1
 800de02:	b510      	push	{r4, lr}
 800de04:	eb01 0402 	add.w	r4, r1, r2
 800de08:	d902      	bls.n	800de10 <memmove+0x10>
 800de0a:	4284      	cmp	r4, r0
 800de0c:	4623      	mov	r3, r4
 800de0e:	d807      	bhi.n	800de20 <memmove+0x20>
 800de10:	1e43      	subs	r3, r0, #1
 800de12:	42a1      	cmp	r1, r4
 800de14:	d008      	beq.n	800de28 <memmove+0x28>
 800de16:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de1e:	e7f8      	b.n	800de12 <memmove+0x12>
 800de20:	4402      	add	r2, r0
 800de22:	4601      	mov	r1, r0
 800de24:	428a      	cmp	r2, r1
 800de26:	d100      	bne.n	800de2a <memmove+0x2a>
 800de28:	bd10      	pop	{r4, pc}
 800de2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de32:	e7f7      	b.n	800de24 <memmove+0x24>

0800de34 <_sbrk_r>:
 800de34:	b538      	push	{r3, r4, r5, lr}
 800de36:	4d06      	ldr	r5, [pc, #24]	@ (800de50 <_sbrk_r+0x1c>)
 800de38:	2300      	movs	r3, #0
 800de3a:	4604      	mov	r4, r0
 800de3c:	4608      	mov	r0, r1
 800de3e:	602b      	str	r3, [r5, #0]
 800de40:	f7f6 fd88 	bl	8004954 <_sbrk>
 800de44:	1c43      	adds	r3, r0, #1
 800de46:	d102      	bne.n	800de4e <_sbrk_r+0x1a>
 800de48:	682b      	ldr	r3, [r5, #0]
 800de4a:	b103      	cbz	r3, 800de4e <_sbrk_r+0x1a>
 800de4c:	6023      	str	r3, [r4, #0]
 800de4e:	bd38      	pop	{r3, r4, r5, pc}
 800de50:	200058b4 	.word	0x200058b4

0800de54 <_malloc_usable_size_r>:
 800de54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de58:	1f18      	subs	r0, r3, #4
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	bfbc      	itt	lt
 800de5e:	580b      	ldrlt	r3, [r1, r0]
 800de60:	18c0      	addlt	r0, r0, r3
 800de62:	4770      	bx	lr

0800de64 <_init>:
 800de64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de66:	bf00      	nop
 800de68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de6a:	bc08      	pop	{r3}
 800de6c:	469e      	mov	lr, r3
 800de6e:	4770      	bx	lr

0800de70 <_fini>:
 800de70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de72:	bf00      	nop
 800de74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de76:	bc08      	pop	{r3}
 800de78:	469e      	mov	lr, r3
 800de7a:	4770      	bx	lr
