$date
	Fri Oct 10 03:09:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sign_extension_tb $end
$var wire 32 ! immediate_extended [31:0] $end
$var reg 1 " clk $end
$var reg 32 # inst [31:0] $end
$var reg 7 $ opcode [6:0] $end
$scope module dut $end
$var wire 32 % i_inst [31:0] $end
$var wire 7 & i_opcode [6:0] $end
$var reg 32 ' o_immediate_extended [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111100000000000 '
b10011 &
b10000000000000000000000000000000 %
b10011 $
b10000000000000000000000000000000 #
0"
b11111111111111111111100000000000 !
$end
#5
1"
#10
b100000001 !
b100000001 '
0"
b11 $
b11 &
b10000000100000000000000000000 #
b10000000100000000000000000000 %
#15
1"
#20
b11111111111111111111100000000000 !
b11111111111111111111100000000000 '
0"
b100011 $
b100011 &
b10000000111110000000000000100011 #
b10000000111110000000000000100011 %
#25
1"
#30
b0 !
b0 '
0"
b111110000000000000100011 #
b111110000000000000100011 %
#35
1"
#40
b10111000000000000 !
b10111000000000000 '
0"
b110111 $
b110111 &
b10111000010110111 #
b10111000010110111 %
#45
1"
#50
0"
b10111 $
b10111 &
#55
1"
#60
b11101000 !
b11101000 '
0"
b1101111 $
b1101111 &
b1110100000000000001001101111 #
b1110100000000000001001101111 %
#65
1"
#70
b11111111111111111111111100011000 !
b11111111111111111111111100011000 '
0"
b11110001100111111111001001101111 #
b11110001100111111111001001101111 %
#75
1"
#80
b1100 !
b1100 '
0"
b1100111 $
b1100111 &
b110000000000000101100111 #
b110000000000000101100111 %
#85
1"
#90
b11111111111111111111111111101000 !
b11111111111111111111111111101000 '
0"
b1100011 $
b1100011 &
b11111110010000010000010011100011 #
b11111110010000010000010011100011 %
#95
1"
#100
0"
