5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd task1.1.vcd -o task1.1.cdd -v task1.1.v
3 0 $root $root NA 0 0 1
3 0 main main task1.1.v 1 30 1
2 1 5 90009 2 1 c 0 0 b
2 2 5 90009 0 2a 20000 0 0 1 2 2
2 3 5 90009 6 29 2100a 1 2 1 2 2
2 4 6 c000c 2 1 c 0 0 b
2 5 6 c000c 2 47 c 4 0 invert_a.b
2 6 6 2000f 3 3b 12600a 0 5 1 2 1102 invert_a
1 a 3 830004 1 0 0 0 1 1 1002
1 b 3 30007 1 0 0 0 1 1 102
4 6 3 0
4 3 6 0
3 1 main.$u0 main.$u0 task1.1.v 0 18 1
3 3 main.invert_a main.invert_a task1.1.v 20 28 1
2 7 24 4 4 3d 13100a 0 0 1 2 1102 $u1
1 b 22 800006 1 0 0 0 1 1 102
4 7 0 0
3 1 main.invert_a.$u1 main.invert_a.$u1 task1.1.v 0 26 1
2 8 25 60006 2 1 c 0 0 b
2 9 25 50005 2 1b 2000c 8 0 1 2 1102
2 10 25 10001 0 1 400 0 0 a
2 11 25 10006 2 37 1100e 9 10
4 11 0 0
