

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 11 14:17:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTS_LOOP  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add10"   --->   Operation 9 'read' 'add10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%icmp_ln50_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln50"   --->   Operation 10 'read' 'icmp_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln26_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln26_1"   --->   Operation 11 'read' 'trunc_ln26_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln30_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln30_1"   --->   Operation 12 'read' 'trunc_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp14"   --->   Operation 13 'read' 'cmp14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NEURONS_MEM_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %NEURONS_MEM_load"   --->   Operation 14 'read' 'NEURONS_MEM_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln30_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln30_1"   --->   Operation 15 'read' 'sext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln30_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30_2"   --->   Operation 16 'read' 'sext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %j_1"   --->   Operation 17 'read' 'j_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln30"   --->   Operation 18 'read' 'sext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln30_1_cast = sext i32 %sext_ln30_1_read"   --->   Operation 19 'sext' 'sext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln30_2_cast = sext i62 %sext_ln30_2_read"   --->   Operation 20 'sext' 'sext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1_read"   --->   Operation 21 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln30_cast = sext i32 %sext_ln30_read"   --->   Operation 22 'sext' 'sext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 512, void @empty_7, void @empty_11, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln30_cast, i64 %k"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 26 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_1_cast" [B_RNI_HLS/apc/src/RNI.c:28]   --->   Operation 27 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.52ns)   --->   "%icmp_ln30 = icmp_slt  i64 %k_1, i64 %sext_ln30_1_cast" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 28 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.end.loopexit.exitStub, void %for.body13.split" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 29 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 30 'trunc' 'empty' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 31 'specloopname' 'specloopname_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %cmp14_read, void %if.else, void %if.then" [B_RNI_HLS/apc/src/RNI.c:33]   --->   Operation 32 'br' 'br_ln33' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %trunc_ln30_1_read, i4 15" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 33 'add' 'add_ln47' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47_1 = add i4 %add_ln47, i4 %trunc_ln26_1_read" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 34 'add' 'add_ln47_1' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%sub_ln47 = sub i4 %add_ln47_1, i4 %empty" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 35 'sub' 'sub_ln47' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 37 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%WEIGHTS_load = load i6 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 38 'load' 'WEIGHTS_load' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln30_2_cast" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %sub_ln47" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 42 'zext' 'zext_ln47' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln47" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 43 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 44 'load' 'NEURONS_STATE_load' <Predicate = (icmp_ln30 & !cmp14_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%WEIGHTS_load = load i6 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 45 'load' 'WEIGHTS_load' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_3 : Operation 46 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 46 'read' 'gmem_addr_read' <Predicate = (icmp_ln30 & cmp14_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %k_1, i64 1" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln30 = store i64 %add_ln30, i64 %k" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 48 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body13" [B_RNI_HLS/apc/src/RNI.c:30]   --->   Operation 49 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 50 [1/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 50 'load' 'NEURONS_STATE_load' <Predicate = (!cmp14_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %NEURONS_STATE_load, void %if.end55, void %if.then28" [B_RNI_HLS/apc/src/RNI.c:47]   --->   Operation 51 'br' 'br_ln47' <Predicate = (!cmp14_read)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_read, void %if.end, void %land.lhs.true" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 52 'br' 'br_ln50' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 53 'trunc' 'trunc_ln50' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.55ns)   --->   "%icmp_ln50_1 = icmp_eq  i32 %trunc_ln50, i32 %add10_read" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 54 'icmp' 'icmp_ln50_1' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_1, void %if.end, void %if.then49" [B_RNI_HLS/apc/src/RNI.c:50]   --->   Operation 55 'br' 'br_ln50' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln51 = store i1 0, i4 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI.c:51]   --->   Operation 56 'store' 'store_ln51' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read & icmp_ln50_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.end" [B_RNI_HLS/apc/src/RNI.c:52]   --->   Operation 57 'br' 'br_ln52' <Predicate = (!cmp14_read & NEURONS_STATE_load & icmp_ln50_read & icmp_ln50_1)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln53 = br void %if.end55" [B_RNI_HLS/apc/src/RNI.c:53]   --->   Operation 58 'br' 'br_ln53' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i8 %WEIGHTS_load" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 59 'sext' 'sext_ln39' <Predicate = (cmp14_read)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 60 'mul' 'mul_ln39' <Predicate = (cmp14_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_1 = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 61 'getelementptr' 'WEIGHTS_addr_1' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (2.32ns)   --->   "%WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 62 'load' 'WEIGHTS_load_1' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 63 'mul' 'mul_ln39' <Predicate = (cmp14_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 64 [1/2] (2.32ns)   --->   "%WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 64 'load' 'WEIGHTS_load_1' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i8 %WEIGHTS_load_1" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 65 'sext' 'sext_ln49' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %NEURONS_MEM_load_read, i32 %sext_ln49" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 66 'add' 'add_ln49' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln49 = store i32 %add_ln49, i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:49]   --->   Operation 67 'store' 'store_ln49' <Predicate = (!cmp14_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %NEURONS_MEM_load_read, i32 %mul_ln39" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 68 'add' 'add_ln39' <Predicate = (cmp14_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln39 = store i32 %add_ln39, i4 %NEURONS_MEM_addr" [B_RNI_HLS/apc/src/RNI.c:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = (cmp14_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [B_RNI_HLS/apc/src/RNI.c:40]   --->   Operation 70 'br' 'br_ln40' <Predicate = (cmp14_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('k') [15]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'sext_ln30_cast' on local variable 'k' [31]  (1.588 ns)

 <State 2>: 5.051ns
The critical path consists of the following:
	'add' operation ('add_ln47', B_RNI_HLS/apc/src/RNI.c:47) [46]  (1.735 ns)
	'add' operation ('add_ln47_1', B_RNI_HLS/apc/src/RNI.c:47) [47]  (0.000 ns)
	'sub' operation ('sub_ln47', B_RNI_HLS/apc/src/RNI.c:47) [48]  (3.316 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', B_RNI_HLS/apc/src/RNI.c:30) [37]  (0.000 ns)
	bus read operation ('gmem_addr_read', B_RNI_HLS/apc/src/RNI.c:39) on port 'gmem' (B_RNI_HLS/apc/src/RNI.c:39) [75]  (7.300 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', B_RNI_HLS/apc/src/RNI.c:39) [76]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', B_RNI_HLS/apc/src/RNI.c:39) [76]  (6.912 ns)

 <State 6>: 7.196ns
The critical path consists of the following:
	'load' operation ('WEIGHTS_load_1', B_RNI_HLS/apc/src/RNI.c:49) on array 'WEIGHTS' [55]  (2.322 ns)
	'add' operation ('add_ln49', B_RNI_HLS/apc/src/RNI.c:49) [57]  (2.552 ns)
	'store' operation ('store_ln49', B_RNI_HLS/apc/src/RNI.c:49) of variable 'add_ln49', B_RNI_HLS/apc/src/RNI.c:49 on array 'NEURONS_MEM' [58]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
