Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Sep 29 22:35:29 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/activation_accelerator_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                     Instance                                     |                                             Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                     |                                                                                         (top) |      11041 |       9914 |       0 | 1127 | 8357 |     43 |    165 |    0 |         21 |
|   bd_0_i                                                                         |                                                                                          bd_0 |      11041 |       9914 |       0 | 1127 | 8357 |     43 |    165 |    0 |         21 |
|     hls_inst                                                                     |                                                                               bd_0_hls_inst_0 |      11041 |       9914 |       0 | 1127 | 8357 |     43 |    165 |    0 |         21 |
|       (hls_inst)                                                                 |                                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                       |                                                        bd_0_hls_inst_0_activation_accelerator |      11041 |       9914 |       0 | 1127 | 8357 |     43 |    165 |    0 |         21 |
|         (inst)                                                                   |                                                        bd_0_hls_inst_0_activation_accelerator |          2 |          0 |       0 |    2 |    2 |      0 |      0 |    0 |          0 |
|         compute_rows_U0                                                          |                                           bd_0_hls_inst_0_activation_accelerator_compute_rows |       7238 |       7030 |       0 |  208 | 2997 |      0 |    160 |    0 |         21 |
|           (compute_rows_U0)                                                      |                                           bd_0_hls_inst_0_activation_accelerator_compute_rows |         85 |         85 |       0 |    0 |  472 |      0 |      0 |    0 |          0 |
|           fadd_32ns_32ns_32_4_no_dsp_1_U1082                                     |                           bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 |        346 |        346 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|             (fadd_32ns_32ns_32_4_no_dsp_1_U1082)                                 |                           bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u             |                        bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip |        346 |        346 |       0 |    0 |   74 |      0 |      0 |    0 |          0 |
|               (activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u)         |                        bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |        346 |        346 |       0 |    0 |   74 |      0 |      0 |    0 |          0 |
|                 (inst)                                                           |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                    bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized9 |        346 |        346 |       0 |    0 |   74 |      0 |      0 |    0 |          0 |
|           faddfsub_32ns_32ns_32_4_full_dsp_1_U1077                               |                     bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 |        278 |        278 |       0 |    0 |  235 |      0 |      0 |    0 |          2 |
|             (faddfsub_32ns_32ns_32_4_full_dsp_1_U1077)                           |                     bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 |         56 |         56 |       0 |    0 |   98 |      0 |      0 |    0 |          0 |
|             activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u       |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip |        222 |        222 |       0 |    0 |  137 |      0 |      0 |    0 |          2 |
|               (activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u)   |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                                        bd_0_hls_inst_0_floating_point_v7_1_15 |        222 |        222 |       0 |    0 |  137 |      0 |      0 |    0 |          2 |
|                 (inst)                                                           |                                                        bd_0_hls_inst_0_floating_point_v7_1_15 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                                    bd_0_hls_inst_0_floating_point_v7_1_15_viv |        222 |        222 |       0 |    0 |  137 |      0 |      0 |    0 |          2 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U1079                                     |                           bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 |        793 |        761 |       0 |   32 |  391 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U1079)                                 |                           bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 |          1 |          1 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u             |                        bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip |        792 |        760 |       0 |   32 |  327 |      0 |      0 |    0 |          0 |
|               (activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)         |                        bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized1 |        792 |        760 |       0 |   32 |  327 |      0 |      0 |    0 |          0 |
|                 (inst)                                                           |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                    bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized3 |        792 |        760 |       0 |   32 |  327 |      0 |      0 |    0 |          0 |
|           fexp_32ns_32ns_32_8_full_dsp_1_U1081                                   |                         bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 |        732 |        720 |       0 |   12 |  241 |      0 |      0 |    0 |          7 |
|             (fexp_32ns_32ns_32_8_full_dsp_1_U1081)                               |                         bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u           |                      bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip |        732 |        720 |       0 |   12 |  209 |      0 |      0 |    0 |          7 |
|               (activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u)       |                      bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |        732 |        720 |       0 |   12 |  209 |      0 |      0 |    0 |          7 |
|                 (inst)                                                           |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                    bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized7 |        732 |        720 |       0 |   12 |  209 |      0 |      0 |    0 |          7 |
|           fmul_32ns_32ns_32_3_max_dsp_1_U1078                                    |                          bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 |        163 |        163 |       0 |    0 |   97 |      0 |      0 |    0 |          3 |
|             (fmul_32ns_32ns_32_3_max_dsp_1_U1078)                                |                          bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 |         83 |         83 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u            |                       bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip |         80 |         80 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|               (activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)        |                       bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized0 |         80 |         80 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|                 (inst)                                                           |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                    bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized1 |         80 |         80 |       0 |    0 |   33 |      0 |      0 |    0 |          3 |
|           frsqrt_32ns_32ns_32_10_full_dsp_1_U1080                                |                      bd_0_hls_inst_0_activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1 |        318 |        283 |       0 |   35 |  271 |      0 |      0 |    0 |          9 |
|             (frsqrt_32ns_32ns_32_10_full_dsp_1_U1080)                            |                      bd_0_hls_inst_0_activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u        |                   bd_0_hls_inst_0_activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip |        318 |        283 |       0 |   35 |  239 |      0 |      0 |    0 |          9 |
|               (activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u)    |                   bd_0_hls_inst_0_activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |        318 |        283 |       0 |   35 |  239 |      0 |      0 |    0 |          9 |
|                 (inst)                                                           |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                    bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized5 |        318 |        283 |       0 |   35 |  239 |      0 |      0 |    0 |          9 |
|           grp_compute_rows_Pipeline_PK_W_fu_1862                                 |                             bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_PK_W |         28 |         28 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_PK_W_fu_1862)                             |                             bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_PK_W |         12 |         12 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_189 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_UNPK_W_fu_821                                |                           bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_UNPK_W |         15 |         15 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_UNPK_W_fu_821)                            |                           bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_UNPK_W |          1 |          1 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_188 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_add_loop3_fu_1662                            |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop3 |        408 |        396 |       0 |   12 |   86 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_add_loop3_fu_1662)                        |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop3 |        381 |        369 |       0 |   12 |   84 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_187 |         27 |         27 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_add_loop4_fu_1762                            |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop4 |        367 |        355 |       0 |   12 |   70 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_add_loop4_fu_1762)                        |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop4 |        347 |        335 |       0 |   12 |   68 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_186 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_add_loop_fu_1562                             |                         bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop |        393 |        381 |       0 |   12 |   70 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_add_loop_fu_1562)                         |                         bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop |        372 |        360 |       0 |   12 |   68 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_185 |         21 |         21 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_convert_loop1_fu_961                         |                    bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop1 |        189 |        189 |       0 |    0 |   23 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_convert_loop1_fu_961)                     |                    bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop1 |        173 |        173 |       0 |    0 |   21 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_184 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_convert_loop_fu_893                          |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop |        194 |        194 |       0 |    0 |   23 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_convert_loop_fu_893)                      |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop |        169 |        169 |       0 |    0 |   21 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_183 |         25 |         25 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_layer_loop_0_fu_1349                         |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_layer_loop_0 |        287 |        287 |       0 |    0 |   55 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_layer_loop_0_fu_1349)                     |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_layer_loop_0 |        123 |        123 |       0 |    0 |   53 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_181 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U472                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_182 |        144 |        144 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_layer_loop_1_fu_1386                         |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_layer_loop_1 |        283 |        283 |       0 |    0 |  143 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_layer_loop_1_fu_1386)                     |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_layer_loop_1 |        109 |        109 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_179 |         30 |         30 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U509                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_180 |        144 |        144 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_ln_2_fu_1424                                 |                             bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_ln_2 |        323 |        311 |       0 |   12 |   68 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_ln_2_fu_1424)                             |                             bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_ln_2 |        159 |        147 |       0 |   12 |   66 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_177 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U546                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_178 |        144 |        144 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_rms_loop_0_fu_1243                           |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_rms_loop_0 |        226 |        226 |       0 |    0 |  105 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_rms_loop_0_fu_1243)                       |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_rms_loop_0 |         54 |         54 |       0 |    0 |  103 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_175 |         28 |         28 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U370                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_176 |        144 |        144 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_rms_loop_1_fu_1280                           |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_rms_loop_1 |        249 |        237 |       0 |   12 |   52 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_rms_loop_1_fu_1280)                       |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_rms_loop_1 |         68 |         56 |       0 |   12 |   50 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_173 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U405                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_174 |        144 |        144 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_silu_loop2_fu_1029                           |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop2 |        385 |        357 |       0 |   28 |   84 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_silu_loop2_fu_1029)                       |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop2 |        367 |        339 |       0 |   28 |   82 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_172 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_silu_loop_fu_1494                            |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop |        340 |        312 |       0 |   28 |   85 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_silu_loop_fu_1494)                        |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop |        310 |        282 |       0 |   28 |   83 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_171 |         30 |         30 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_smx_0_fu_1097                                |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_0 |        279 |        279 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_smx_0_fu_1097)                            |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_0 |        221 |        221 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_170 |         58 |         58 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_smx_1_fu_1135                                |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_1 |        209 |        208 |       0 |    1 |  139 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_smx_1_fu_1135)                            |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_1 |         44 |         43 |       0 |    1 |  137 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_168 |         21 |         21 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U263                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_169 |        144 |        144 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_smx_2_fu_1173                                |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_2 |        316 |        304 |       0 |   12 |   89 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_smx_2_fu_1173)                            |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_2 |        155 |        143 |       0 |   12 |   87 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_167 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U301                                                  |                                         bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1 |        144 |        144 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           tile0_V_32_U                                                           |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_33_U                                                           |                bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_34_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_35_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_36_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_37_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_38_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_39_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_40_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_41_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_42_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_43_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_44_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_20 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_45_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_46_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_22 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_47_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_23 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_48_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_49_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_25 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_50_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_51_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_52_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_28 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_53_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_29 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_54_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_30 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_55_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_31 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_56_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_32 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_57_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_33 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_58_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_34 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_59_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_35 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_60_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_36 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_61_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_37 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_62_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_38 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile0_V_U                                                              |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_39 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_32_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_40 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_33_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_41 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_34_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_42 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_35_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_43 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_36_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_44 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_37_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_45 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_38_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_46 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_39_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_47 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_40_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_48 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_41_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_49 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_42_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_50 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_43_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_51 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_44_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_52 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_45_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_53 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_46_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_54 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_47_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_55 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_48_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_56 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_49_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_57 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_50_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_58 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_51_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_59 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_52_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_60 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_53_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_61 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_54_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_62 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_55_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_63 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_56_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_64 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_57_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_65 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_58_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_66 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_59_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_67 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_60_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_68 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_61_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_69 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_62_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_70 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile1_V_U                                                              |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_71 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_32_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_72 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_33_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_73 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_34_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_74 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_35_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_75 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_36_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_76 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_37_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_77 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_38_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_78 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_39_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_79 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_40_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_80 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_41_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_81 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_42_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_82 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_43_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_83 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_44_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_84 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_45_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_85 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_46_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_86 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_47_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_87 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_48_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_88 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_49_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_89 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_50_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_90 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_51_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_91 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_52_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_92 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_53_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_93 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_54_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_94 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_55_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_95 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_56_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_96 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_57_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_97 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_58_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_98 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_59_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_99 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_60_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_100 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_61_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_101 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_62_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_102 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           tile2_V_U                                                              |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_103 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_32_U                                                                |                      bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W |          2 |          2 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_33_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_104 |         10 |         10 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_34_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_105 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_35_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_106 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_36_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_107 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_37_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_108 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_38_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_109 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_39_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_110 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_40_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_111 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_41_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_112 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_42_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_113 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_43_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_114 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_44_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_115 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_45_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_116 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_46_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_117 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_47_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_118 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_48_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_119 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_49_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_120 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_50_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_121 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_51_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_122 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_52_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_123 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_53_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_124 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_54_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_125 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_55_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_126 |          3 |          3 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_56_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_127 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_57_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_128 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_58_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_129 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_59_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_130 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_60_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_131 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_61_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_132 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_62_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_133 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           xt_U                                                                   |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_134 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_32_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_135 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_33_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_136 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_34_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_137 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_35_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_138 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_36_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_139 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_37_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_140 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_38_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_141 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_39_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_142 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_40_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_143 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_41_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_144 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_42_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_145 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_43_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_146 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_44_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_147 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_45_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_148 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_46_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_149 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_47_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_150 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_48_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_151 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_49_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_152 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_50_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_153 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_51_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_154 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_52_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_155 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_53_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_156 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_54_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_157 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_55_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_158 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_56_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_159 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_57_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_160 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_58_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_161 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_59_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_162 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_60_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_163 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_61_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_164 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_62_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_165 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           yt_U                                                                   |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_166 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         config_r_c_U                                                             |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w32_d3_S |         46 |         14 |       0 |   32 |    5 |      0 |      0 |    0 |          0 |
|           (config_r_c_U)                                                         |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w32_d3_S |          5 |          5 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w32_d3_S_ShiftReg                        |                                 bd_0_hls_inst_0_activation_accelerator_fifo_w32_d3_S_ShiftReg |         41 |          9 |       0 |   32 |    0 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                          |                                          bd_0_hls_inst_0_activation_accelerator_control_s_axi |        417 |        417 |       0 |    0 |  312 |      0 |      0 |    0 |          0 |
|         entry_proc_U0                                                            |                                             bd_0_hls_inst_0_activation_accelerator_entry_proc |          6 |          6 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|         gmem0_m_axi_U                                                            |                                            bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi |        927 |        867 |       0 |   60 | 1669 |      7 |      1 |    0 |          0 |
|           bus_read                                                               |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_read |        792 |        792 |       0 |    0 | 1492 |      0 |      0 |    0 |          0 |
|             (bus_read)                                                           |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_read |         88 |         88 |       0 |    0 |  301 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized1 |         18 |         18 |       0 |    0 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized1 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_srl__parameterized0 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                            |                     bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized1_8 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice__parameterized2 |        530 |        530 |       0 |    0 | 1041 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                              |                                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice |        138 |        138 |       0 |    0 |  129 |      0 |      0 |    0 |          0 |
|           bus_write                                                              |                                      bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|             rs_resp                                                              |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|           load_unit                                                              |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_load |        133 |         73 |       0 |   60 |  174 |      7 |      1 |    0 |          0 |
|             (load_unit)                                                          |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_load |          1 |          1 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized3 |         56 |         56 |       0 |    0 |   40 |      7 |      1 |    0 |          0 |
|               (buff_rdata)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized3 |         37 |         37 |       0 |    0 |   31 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_mem__parameterized0 |         19 |         19 |       0 |    0 |    9 |      7 |      1 |    0 |          0 |
|             fifo_rreq                                                            |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo |         76 |         16 |       0 |   60 |   70 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                        |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo |         13 |         13 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_srl |         63 |          3 |       0 |   60 |   60 |      0 |      0 |    0 |          0 |
|         gmem1_m_axi_U                                                            |                                            bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi |        927 |        867 |       0 |   60 | 1669 |      7 |      1 |    0 |          0 |
|           bus_read                                                               |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_read |        792 |        792 |       0 |    0 | 1492 |      0 |      0 |    0 |          0 |
|             (bus_read)                                                           |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_read |         88 |         88 |       0 |    0 |  301 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized1 |         18 |         18 |       0 |    0 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized1 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_srl__parameterized0 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                            |                     bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized1_7 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice__parameterized2 |        530 |        530 |       0 |    0 | 1041 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                              |                                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice |        138 |        138 |       0 |    0 |  129 |      0 |      0 |    0 |          0 |
|           bus_write                                                              |                                      bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|             rs_resp                                                              |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|           load_unit                                                              |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_load |        133 |         73 |       0 |   60 |  174 |      7 |      1 |    0 |          0 |
|             (load_unit)                                                          |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_load |          1 |          1 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized3 |         56 |         56 |       0 |    0 |   40 |      7 |      1 |    0 |          0 |
|               (buff_rdata)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized3 |         37 |         37 |       0 |    0 |   31 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_mem__parameterized0 |         19 |         19 |       0 |    0 |    9 |      7 |      1 |    0 |          0 |
|             fifo_rreq                                                            |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo |         76 |         16 |       0 |   60 |   70 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                        |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo |         13 |         13 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_srl |         63 |          3 |       0 |   60 |   60 |      0 |      0 |    0 |          0 |
|         gmem2_m_axi_U                                                            |                                            bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi |       1207 |        500 |       0 |  707 | 1476 |      8 |      0 |    0 |          0 |
|           bus_read                                                               |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           bus_write                                                              |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_write |       1058 |        412 |       0 |  646 | 1282 |      0 |      0 |    0 |          0 |
|             (bus_write)                                                          |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_write |         94 |         94 |       0 |    0 |  311 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized4 |         36 |         31 |       0 |    5 |   17 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized4 |         12 |         12 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized2 |         24 |         19 |       0 |    5 |    5 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                            |                     bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1_5 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_resp)                                                        |                     bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1_5 |         13 |         13 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized0_6 |          6 |          5 |       0 |    1 |    1 |      0 |      0 |    0 |          0 |
|             rs_resp                                                              |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|             rs_wreq                                                              |                                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice |        137 |        137 |       0 |    0 |  129 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                        |                                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_throttle |        768 |        128 |       0 |  640 |  807 |      0 |      0 |    0 |          0 |
|               (wreq_throttle)                                                    |                                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_throttle |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|               data_fifo                                                          |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized6 |        616 |         39 |       0 |  577 |  594 |      0 |      0 |    0 |          0 |
|                 (data_fifo)                                                      |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized6 |         26 |         26 |       0 |    0 |   17 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                       |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized4 |        590 |         13 |       0 |  577 |  577 |      0 |      0 |    0 |          0 |
|               req_fifo                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized5 |         81 |         18 |       0 |   63 |   75 |      0 |      0 |    0 |          0 |
|                 (req_fifo)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized5 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                       |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized3 |         66 |          3 |       0 |   63 |   63 |      0 |      0 |    0 |          0 |
|               rs_req                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized0 |         70 |         70 |       0 |    0 |  131 |      0 |      0 |    0 |          0 |
|           load_unit                                                              |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_load |         17 |         17 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized3 |         17 |         17 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|           store_unit                                                             |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_store |        128 |         67 |       0 |   61 |  177 |      8 |      0 |    0 |          0 |
|             (store_unit)                                                         |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_store |          1 |          1 |       0 |    0 |   63 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized0 |         21 |         21 |       0 |    0 |   24 |      8 |      0 |    0 |          0 |
|               (buff_wdata)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized0 |         16 |         16 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_mem |          5 |          5 |       0 |    0 |    5 |      8 |      0 |    0 |          0 |
|             fifo_wreq                                                            |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo |         78 |         18 |       0 |   60 |   70 |      0 |      0 |    0 |          0 |
|               (fifo_wreq)                                                        |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo |         13 |         13 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl |         65 |          5 |       0 |   60 |   60 |      0 |      0 |    0 |          0 |
|             fifo_wrsp                                                            |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_wrsp)                                                        |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1 |          4 |          4 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized0 |         15 |         14 |       0 |    1 |    1 |      0 |      0 |    0 |          0 |
|             user_resp                                                            |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized2 |          9 |          9 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|         load_rows_U0                                                             |                                              bd_0_hls_inst_0_activation_accelerator_load_rows |         51 |         51 |       0 |    0 |   43 |      0 |      0 |    0 |          0 |
|           load_rows_Loop_LOAD_ROW_proc1_U0                                       |                          bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1 |         51 |         51 |       0 |    0 |   43 |      0 |      0 |    0 |          0 |
|             (load_rows_Loop_LOAD_ROW_proc1_U0)                                   |                          bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1 |          2 |          2 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|             grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76     | bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W |         49 |         49 |       0 |    0 |   33 |      0 |      0 |    0 |          0 |
|               (grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76) | bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W |         32 |         32 |       0 |    0 |   31 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                           |               bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_4 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         out_r_c_U                                                                |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w64_d4_S |         64 |          6 |       0 |   58 |    5 |      0 |      0 |    0 |          0 |
|           (out_r_c_U)                                                            |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w64_d4_S |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w64_d4_S_ShiftReg                        |                                 bd_0_hls_inst_0_activation_accelerator_fifo_w64_d4_S_ShiftReg |         60 |          2 |       0 |   58 |    0 |      0 |      0 |    0 |          0 |
|         s_in0_U                                                                  |                                        bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A |         27 |         27 |       0 |    0 |   28 |      7 |      1 |    0 |          0 |
|           (s_in0_U)                                                              |                                        bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A |         19 |         19 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w512_d64_A_ram                           |                                  bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_ram_3 |          8 |          8 |       0 |    0 |    6 |      7 |      1 |    0 |          0 |
|         s_in1_U                                                                  |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_0 |         27 |         27 |       0 |    0 |   28 |      7 |      1 |    0 |          0 |
|           (s_in1_U)                                                              |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_0 |         19 |         19 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w512_d64_A_ram                           |                                  bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_ram_2 |          8 |          8 |       0 |    0 |    6 |      7 |      1 |    0 |          0 |
|         s_out_U                                                                  |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_1 |         27 |         27 |       0 |    0 |   28 |      7 |      1 |    0 |          0 |
|           (s_out_U)                                                              |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_1 |         20 |         20 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w512_d64_A_ram                           |                                    bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_ram |          7 |          7 |       0 |    0 |    6 |      7 |      1 |    0 |          0 |
|         start_for_compute_rows_U0_U                                              |                              bd_0_hls_inst_0_activation_accelerator_start_for_compute_rows_U0 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|         start_for_store_rows_U0_U                                                |                                bd_0_hls_inst_0_activation_accelerator_start_for_store_rows_U0 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|         store_rows_U0                                                            |                                             bd_0_hls_inst_0_activation_accelerator_store_rows |         68 |         68 |       0 |    0 |   85 |      0 |      0 |    0 |          0 |
|           (store_rows_U0)                                                        |                                             bd_0_hls_inst_0_activation_accelerator_store_rows |         34 |         34 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66                        |                  bd_0_hls_inst_0_activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W |         34 |         34 |       0 |    0 |   17 |      0 |      0 |    0 |          0 |
|             (grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66)                    |                  bd_0_hls_inst_0_activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W |         17 |         17 |       0 |    0 |   15 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |                 bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


