// Seed: 2356108457
module module_0 (
    input wand id_0
);
  wire id_2;
  tri1 id_3, id_4, id_5 = id_4;
  reg id_6;
  id_7 :
  assert property (@(posedge (1)) id_6) id_6 <= {1, id_3, ""} || id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    input wor id_12,
    input wand id_13,
    output supply1 id_14,
    input uwire id_15,
    input wor id_16,
    input wire id_17,
    output wor id_18
);
  assign id_18 = 1;
  wire id_20;
  module_0(
      id_15
  );
endmodule
