Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov  6 13:48:22 2024
| Host         : ensc-rcl-3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 782942 | 107629 |          0 |   1303680 | 60.06 |
|   LUT as Logic             | 600119 | 101652 |          0 |   1303680 | 46.03 |
|   LUT as Memory            | 182823 |   5977 |          0 |    600960 | 30.42 |
|     LUT as Distributed RAM |  26576 |   4564 |            |           |       |
|     LUT as Shift Register  | 156247 |   1413 |            |           |       |
| CLB Registers              | 771509 | 136086 |          0 |   2607360 | 29.59 |
|   Register as Flip Flop    | 771287 | 136082 |          0 |   2607360 | 29.58 |
|   Register as Latch        |    218 |      0 |          0 |   2607360 | <0.01 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  19295 |    946 |          0 |    162960 | 11.84 |
| F7 Muxes                   |  42905 |   1683 |          0 |    651840 |  6.58 |
| F8 Muxes                   |   6606 |    446 |          0 |    325920 |  2.03 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 401    |          Yes |           - |          Set |
| 5183   |          Yes |           - |        Reset |
| 19589  |          Yes |         Set |            - |
| 746332 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 148534 |      0 |          0 |    162960 | 91.15 |
|   CLBL                                     |  79218 |      0 |            |           |       |
|   CLBM                                     |  69316 |      0 |            |           |       |
| LUT as Logic                               | 600119 | 101652 |          0 |   1303680 | 46.03 |
|   using O5 output only                     |   7332 |        |            |           |       |
|   using O6 output only                     | 329960 |        |            |           |       |
|   using O5 and O6                          | 262827 |        |            |           |       |
| LUT as Memory                              | 182823 |   5977 |          0 |    600960 | 30.42 |
|   LUT as Distributed RAM                   |  26576 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    714 |        |            |           |       |
|     using O5 and O6                        |  25862 |        |            |           |       |
|   LUT as Shift Register                    | 156247 |   1413 |            |           |       |
|     using O5 output only                   |      2 |        |            |           |       |
|     using O6 output only                   |  92924 |        |            |           |       |
|     using O5 and O6                        |  63321 |        |            |           |       |
| CLB Registers                              | 771509 |      0 |          0 |   2607360 | 29.59 |
|   Register driven from within the CLB      | 357646 |        |            |           |       |
|   Register driven from outside the CLB     | 413863 |        |            |           |       |
|     LUT in front of the register is unused | 268282 |        |            |           |       |
|     LUT in front of the register is used   | 145581 |        |            |           |       |
| Unique Control Sets                        |  22961 |        |          0 |    325920 |  7.04 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+--------+-------+------------+-----------+-------+
|     Site Type     |  Used  | Fixed | Prohibited | Available | Util% |
+-------------------+--------+-------+------------+-----------+-------+
| Block RAM Tile    | 1223.5 |     0 |          0 |      2016 | 60.69 |
|   RAMB36/FIFO*    |   1221 |   193 |          0 |      2016 | 60.57 |
|     RAMB36E2 only |   1221 |       |            |           |       |
|   RAMB18          |      5 |     5 |          0 |      4032 |  0.12 |
|     RAMB18E2 only |      5 |       |            |           |       |
| URAM              |    256 |     0 |          0 |       960 | 26.67 |
+-------------------+--------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 2574 |     4 |          0 |      9024 | 28.52 |
|   DSP48E2 only | 2574 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   44 |    32 |          0 |      1008 |  4.37 |
|   BUFGCE             |   17 |     5 |          0 |       288 |  5.90 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+--------+
|       Site Type      | Used | Fixed | Prohibited | Available |  Util% |
+----------------------+------+-------+------------+-----------+--------+
| CMACE4               |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 |  66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 |  66.67 |
| HBM_REF_CLK          |    2 |     2 |          0 |         2 | 100.00 |
| HBM_SNGLBLI_INTF_APB |    2 |     2 |          0 |        32 |   6.25 |
| HBM_SNGLBLI_INTF_AXI |   32 |    32 |          0 |        32 | 100.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |   0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |   0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 |  25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |   0.00 |
+----------------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 746332 |            Register |
| LUT3                 | 230953 |                 CLB |
| LUT2                 | 222135 |                 CLB |
| LUT6                 | 165355 |                 CLB |
| LUT4                 | 142196 |                 CLB |
| SRL16E               | 135989 |                 CLB |
| LUT5                 |  87677 |                 CLB |
| SRLC32E              |  83565 |                 CLB |
| RAMD32               |  45360 |                 CLB |
| MUXF7                |  42905 |                 CLB |
| FDSE                 |  19589 |            Register |
| CARRY8               |  19295 |                 CLB |
| LUT1                 |  14630 |                 CLB |
| MUXF8                |   6606 |                 CLB |
| RAMS32               |   6510 |                 CLB |
| FDCE                 |   4965 |            Register |
| DSP48E2              |   2574 |          Arithmetic |
| RAMB36E2             |   1221 |            BLOCKRAM |
| RAMD64E              |    528 |                 CLB |
| FDPE                 |    401 |            Register |
| URAM288              |    256 |            BLOCKRAM |
| LDCE                 |    218 |            Register |
| RAMS64E              |     40 |                 CLB |
| HBM_SNGLBLI_INTF_AXI |     32 |            Advanced |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| BUFGCE               |     17 |               Clock |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| OBUF                 |      7 |                 I/O |
| INBUF                |      7 |                 I/O |
| RAMB18E2             |      5 |            BLOCKRAM |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| MMCME4_ADV           |      3 |               Clock |
| HBM_SNGLBLI_INTF_APB |      2 |            Advanced |
| HBM_REF_CLK          |      2 |            Advanced |
| BUFGCTRL             |      2 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| xsdbm                                      |    1 |
| ulp_xbar_3                                 |    1 |
| ulp_xbar_2                                 |    1 |
| ulp_ulp_ucs_0                              |    1 |
| ulp_ulp_cmp_0                              |    1 |
| ulp_s00_regslice_20                        |    1 |
| ulp_s00_regslice_19                        |    1 |
| ulp_s00_regslice_18                        |    1 |
| ulp_regslice_control_userpf_2              |    1 |
| ulp_regslice_control_userpf_1              |    1 |
| ulp_regslice_control_userpf_0              |    1 |
| ulp_proc_sys_reset_kernel_slr0_0           |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0             |    1 |
| ulp_m01_regslice_0                         |    1 |
| ulp_m00_regslice_0                         |    1 |
| ulp_ii_level0_wire_0                       |    1 |
| ulp_hmss_0_0                               |    1 |
| ulp_axi_vip_data_0                         |    1 |
| ulp_axi_vip_ctrl_userpf_2                  |    1 |
| ulp_axi_vip_ctrl_userpf_1                  |    1 |
| ulp_axi_vip_ctrl_userpf_0                  |    1 |
| ulp_axi_gpio_null_2                        |    1 |
| ulp_axi_gpio_null_1                        |    1 |
| ulp_axi_gpio_null_0                        |    1 |
| ulp_auto_cc_3                              |    1 |
| ulp_auto_cc_2                              |    1 |
| ulp_auto_cc_1                              |    1 |
| ulp_auto_cc_0                              |    1 |
| ulp_SpMV_0                                 |    1 |
| ulp                                        |    1 |
| level0_ii_level0_pipe_0                    |    1 |
| blp_wrapper                                |    1 |
| bd_85ad_vip_S26_0                          |    1 |
| bd_85ad_vip_S25_0                          |    1 |
| bd_85ad_vip_S24_0                          |    1 |
| bd_85ad_vip_S23_0                          |    1 |
| bd_85ad_vip_S22_0                          |    1 |
| bd_85ad_vip_S21_0                          |    1 |
| bd_85ad_vip_S20_0                          |    1 |
| bd_85ad_vip_S19_0                          |    1 |
| bd_85ad_vip_S18_0                          |    1 |
| bd_85ad_vip_S17_0                          |    1 |
| bd_85ad_vip_S16_0                          |    1 |
| bd_85ad_vip_S15_0                          |    1 |
| bd_85ad_vip_S14_0                          |    1 |
| bd_85ad_vip_S13_0                          |    1 |
| bd_85ad_vip_S12_0                          |    1 |
| bd_85ad_vip_S11_0                          |    1 |
| bd_85ad_vip_S10_0                          |    1 |
| bd_85ad_vip_S09_0                          |    1 |
| bd_85ad_vip_S08_0                          |    1 |
| bd_85ad_vip_S07_0                          |    1 |
| bd_85ad_vip_S06_0                          |    1 |
| bd_85ad_vip_S05_0                          |    1 |
| bd_85ad_vip_S04_0                          |    1 |
| bd_85ad_vip_S03_0                          |    1 |
| bd_85ad_vip_S02_0                          |    1 |
| bd_85ad_vip_S01_0                          |    1 |
| bd_85ad_vip_S00_0                          |    1 |
| bd_85ad_util_vector_logic_0                |    1 |
| bd_85ad_slice9_7_0                         |    1 |
| bd_85ad_slice8_6_0                         |    1 |
| bd_85ad_slice7_18_0                        |    1 |
| bd_85ad_slice6_17_0                        |    1 |
| bd_85ad_slice5_16_0                        |    1 |
| bd_85ad_slice4_5_0                         |    1 |
| bd_85ad_slice3_4_0                         |    1 |
| bd_85ad_slice2_1_0                         |    1 |
| bd_85ad_slice26_14_0                       |    1 |
| bd_85ad_slice25_26_0                       |    1 |
| bd_85ad_slice24_25_0                       |    1 |
| bd_85ad_slice23_24_0                       |    1 |
| bd_85ad_slice22_13_0                       |    1 |
| bd_85ad_slice21_23_0                       |    1 |
| bd_85ad_slice20_22_0                       |    1 |
| bd_85ad_slice1_0_0                         |    1 |
| bd_85ad_slice19_21_0                       |    1 |
| bd_85ad_slice18_3_0                        |    1 |
| bd_85ad_slice17_2_0                        |    1 |
| bd_85ad_slice16_20_0                       |    1 |
| bd_85ad_slice15_19_0                       |    1 |
| bd_85ad_slice14_12_0                       |    1 |
| bd_85ad_slice13_11_0                       |    1 |
| bd_85ad_slice12_10_0                       |    1 |
| bd_85ad_slice11_9_0                        |    1 |
| bd_85ad_slice10_8_0                        |    1 |
| bd_85ad_slice0_15_0                        |    1 |
| bd_85ad_interconnect9_7_0                  |    1 |
| bd_85ad_interconnect8_6_0                  |    1 |
| bd_85ad_interconnect7_18_0                 |    1 |
| bd_85ad_interconnect6_17_0                 |    1 |
| bd_85ad_interconnect5_16_0                 |    1 |
| bd_85ad_interconnect4_5_0                  |    1 |
| bd_85ad_interconnect3_4_0                  |    1 |
| bd_85ad_interconnect2_1_0                  |    1 |
| bd_85ad_interconnect26_14_0                |    1 |
| bd_85ad_interconnect25_26_0                |    1 |
| bd_85ad_interconnect24_25_0                |    1 |
| bd_85ad_interconnect23_24_0                |    1 |
| bd_85ad_interconnect22_13_0                |    1 |
| bd_85ad_interconnect21_23_0                |    1 |
| bd_85ad_interconnect20_22_0                |    1 |
| bd_85ad_interconnect1_0_0                  |    1 |
| bd_85ad_interconnect19_21_0                |    1 |
| bd_85ad_interconnect18_3_0                 |    1 |
| bd_85ad_interconnect17_2_0                 |    1 |
| bd_85ad_interconnect16_20_0                |    1 |
| bd_85ad_interconnect15_19_0                |    1 |
| bd_85ad_interconnect14_12_0                |    1 |
| bd_85ad_interconnect13_11_0                |    1 |
| bd_85ad_interconnect12_10_0                |    1 |
| bd_85ad_interconnect11_9_0                 |    1 |
| bd_85ad_interconnect10_8_0                 |    1 |
| bd_85ad_interconnect0_15_0                 |    1 |
| bd_85ad_init_reduce_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0              |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0              |    1 |
| bd_85ad_hbm_inst_0                         |    1 |
| bd_85ad_axi_apb_bridge_inst_0              |    1 |
| bd_7cf0_bsip_0                             |    1 |
| bd_7cf0_bs_switch_1_0                      |    1 |
| bd_7cf0_axi_jtag_0                         |    1 |
| bd_58f6_xsdbm_0                            |    1 |
| bd_58f6_lut_buffer_0                       |    1 |
| bd_22c0_xbar_1                             |    1 |
| bd_22c0_xbar_0                             |    1 |
| bd_22c0_psreset_kernel_01_0                |    1 |
| bd_22c0_psreset_kernel_00_0                |    1 |
| bd_22c0_psreset_hbm_0                      |    1 |
| bd_22c0_psreset_aclk_freerun_0             |    1 |
| bd_22c0_gpio_ucs_control_status_0          |    1 |
| bd_22c0_gpio_gapping_demand_0              |    1 |
| bd_22c0_gapping_demand_update_0            |    1 |
| bd_22c0_gapping_demand_toggle_0            |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0 |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0 |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0       |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_hbm_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |    1 |
| bd_22c0_clock_throttling_avg_0             |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0  |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0  |    1 |
| bd_22c0_clock_shutdown_latch_0             |    1 |
| bd_22c0_clkwiz_hbm_0                       |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0            |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0            |    1 |
| bd_22c0_clk_hbm_adapt_0                    |    1 |
| bd_22c0_build_info_0                       |    1 |
| bd_22c0_auto_cc_0                          |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_01_adapt_0             |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_00_adapt_0             |    1 |
| bd_097b_user_debug_hub_0                   |    1 |
| bd_097b_user_debug_bridge_0                |    1 |
| bd_097b_build_info_0                       |    1 |
+--------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    | 13146 |       |     23040 | 57.06 |
|   SLR1 -> SLR2                   |  8003 |       |           | 34.74 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  5143 |       |           | 22.32 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    | 18957 |       |     23040 | 82.28 |
|   SLR0 -> SLR1                   | 12037 |       |           | 52.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  6920 |       |           | 30.03 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 32103 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+-------+------+
| FROM \ TO | SLR2 |  SLR1 | SLR0 |
+-----------+------+-------+------+
| SLR2      |    0 |  4986 |  157 |
| SLR1      | 7896 |     0 | 6763 |
| SLR0      |  107 | 11930 |    0 |
+-----------+------+-------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  49487 |  51410 |  47637 |  90.04 |  95.20 |  88.22 |
|   CLBL                     |  25998 |  27707 |  25513 |  88.79 |  94.63 |  87.13 |
|   CLBM                     |  23489 |  23703 |  22124 |  91.47 |  95.89 |  89.50 |
| CLB LUTs                   | 253436 | 285963 | 243543 |  57.64 |  66.20 |  56.38 |
|   LUT as Logic             | 175585 | 229825 | 194709 |  39.93 |  53.20 |  45.07 |
|     using O5 output only   |   3650 |   2124 |   1558 |   0.83 |   0.49 |   0.36 |
|     using O6 output only   | 100584 | 128137 | 101239 |  22.88 |  29.66 |  23.43 |
|     using O5 and O6        |  71351 |  99564 |  91912 |  16.23 |  23.05 |  21.28 |
|   LUT as Memory            |  77851 |  56138 |  48834 |  37.89 |  28.39 |  24.69 |
|     LUT as Distributed RAM |  18450 |   5506 |   2620 |   8.98 |   2.78 |   1.32 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    328 |    386 |      0 |   0.16 |   0.20 |   0.00 |
|       using O5 and O6      |  18122 |   5120 |   2620 |   8.82 |   2.59 |   1.32 |
|     LUT as Shift Register  |  59401 |  50632 |  46214 |  28.91 |  25.60 |  23.37 |
|       using O5 output only |      1 |      1 |      0 |  <0.01 |  <0.01 |   0.00 |
|       using O6 output only |  45517 |  25331 |  22076 |  22.16 |  12.81 |  11.16 |
|       using O5 and O6      |  13883 |  25300 |  24138 |   6.76 |  12.79 |  12.21 |
| CLB Registers              | 270761 | 272426 | 228322 |  30.79 |  31.53 |  26.43 |
| CARRY8                     |   5130 |   7376 |   6789 |   9.33 |  13.66 |  12.57 |
| F7 Muxes                   |  25193 |  10185 |   7527 |  11.46 |   4.72 |   3.48 |
| F8 Muxes                   |   1996 |   2440 |   2170 |   1.82 |   2.26 |   2.01 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  451.5 |    402 |    370 |  67.19 |  59.82 |  55.06 |
|   RAMB36/FIFO              |    450 |    401 |    370 |  66.96 |  59.67 |  55.06 |
|   RAMB18                   |      3 |      2 |      0 |   0.22 |   0.15 |   0.00 |
| URAM                       |     16 |    120 |    120 |   5.00 |  37.50 |  37.50 |
| DSPs                       |    768 |    902 |    904 |  26.67 |  29.36 |  29.43 |
| Unique Control Sets        |   7766 |   9089 |   6184 |   7.07 |   8.42 |   5.73 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


