// Seed: 4146299309
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output supply0 id_5,
    output supply1 id_6
);
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_9 = 32'd90
) (
    input supply0 id_0,
    input wor _id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    input wor _id_9,
    input wor id_10,
    input wire id_11,
    input tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_7,
      id_4,
      id_5,
      id_3,
      id_3
  );
  logic [id_9 : ~  id_1] id_15;
  ;
endmodule
