<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_design_2_wrapper_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_design_2_wrapper" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="480.001 ns"></ZoomEndTime>
      <Cursor1Time time="62,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="420"></NameColumnWidth>
      <ValueColumnWidth column_width="206"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="71" />
   <wvobject fp_name="/tb_design_2_wrapper/clk_0" type="logic">
      <obj_property name="ElementShortName">clk_0</obj_property>
      <obj_property name="ObjectShortName">clk_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/rst_n_0" type="logic">
      <obj_property name="ElementShortName">rst_n_0</obj_property>
      <obj_property name="ObjectShortName">rst_n_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/ch1_din_0" type="array">
      <obj_property name="ElementShortName">ch1_din_0[11:0]</obj_property>
      <obj_property name="ObjectShortName">ch1_din_0[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/m00_axi_error_0" type="logic">
      <obj_property name="ElementShortName">m00_axi_error_0</obj_property>
      <obj_property name="ObjectShortName">m00_axi_error_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/m00_axi_txn_done_0" type="logic">
      <obj_property name="ElementShortName">m00_axi_txn_done_0</obj_property>
      <obj_property name="ObjectShortName">m00_axi_txn_done_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/N_SAMPLES" type="array">
      <obj_property name="ElementShortName">N_SAMPLES[31:0]</obj_property>
      <obj_property name="ObjectShortName">N_SAMPLES[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/s_data" type="array">
      <obj_property name="ElementShortName">s_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">s_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/s_valid" type="logic">
      <obj_property name="ElementShortName">s_valid</obj_property>
      <obj_property name="ObjectShortName">s_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/s_ready" type="logic">
      <obj_property name="ElementShortName">s_ready</obj_property>
      <obj_property name="ObjectShortName">s_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_aclk" type="logic">
      <obj_property name="ElementShortName">m00_axi_aclk</obj_property>
      <obj_property name="ObjectShortName">m00_axi_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_aresetn" type="logic">
      <obj_property name="ElementShortName">m00_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">m00_axi_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_txn_done" type="logic">
      <obj_property name="ElementShortName">m00_axi_txn_done</obj_property>
      <obj_property name="ObjectShortName">m00_axi_txn_done</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_error" type="logic">
      <obj_property name="ElementShortName">m00_axi_error</obj_property>
      <obj_property name="ObjectShortName">m00_axi_error</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awid" type="array">
      <obj_property name="ElementShortName">m00_axi_awid[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awaddr" type="array">
      <obj_property name="ElementShortName">m00_axi_awaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awlen" type="array">
      <obj_property name="ElementShortName">m00_axi_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awsize" type="array">
      <obj_property name="ElementShortName">m00_axi_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awburst" type="array">
      <obj_property name="ElementShortName">m00_axi_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awlock" type="logic">
      <obj_property name="ElementShortName">m00_axi_awlock</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awlock</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awcache" type="array">
      <obj_property name="ElementShortName">m00_axi_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awprot" type="array">
      <obj_property name="ElementShortName">m00_axi_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awqos" type="array">
      <obj_property name="ElementShortName">m00_axi_awqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awuser" type="array">
      <obj_property name="ElementShortName">m00_axi_awuser[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awuser[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">m00_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_awready" type="logic">
      <obj_property name="ElementShortName">m00_axi_awready</obj_property>
      <obj_property name="ObjectShortName">m00_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_wdata" type="array">
      <obj_property name="ElementShortName">m00_axi_wdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_wdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_wstrb" type="array">
      <obj_property name="ElementShortName">m00_axi_wstrb[7:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_wstrb[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_wlast" type="logic">
      <obj_property name="ElementShortName">m00_axi_wlast</obj_property>
      <obj_property name="ObjectShortName">m00_axi_wlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_wuser" type="array">
      <obj_property name="ElementShortName">m00_axi_wuser[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_wuser[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">m00_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">m00_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_wready" type="logic">
      <obj_property name="ElementShortName">m00_axi_wready</obj_property>
      <obj_property name="ObjectShortName">m00_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_bid" type="array">
      <obj_property name="ElementShortName">m00_axi_bid[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_bid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_bresp" type="array">
      <obj_property name="ElementShortName">m00_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_buser" type="array">
      <obj_property name="ElementShortName">m00_axi_buser[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_buser[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">m00_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">m00_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_bready" type="logic">
      <obj_property name="ElementShortName">m00_axi_bready</obj_property>
      <obj_property name="ObjectShortName">m00_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arid" type="array">
      <obj_property name="ElementShortName">m00_axi_arid[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_araddr" type="array">
      <obj_property name="ElementShortName">m00_axi_araddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_araddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arlen" type="array">
      <obj_property name="ElementShortName">m00_axi_arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arsize" type="array">
      <obj_property name="ElementShortName">m00_axi_arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arburst" type="array">
      <obj_property name="ElementShortName">m00_axi_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arlock" type="logic">
      <obj_property name="ElementShortName">m00_axi_arlock</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arlock</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arcache" type="array">
      <obj_property name="ElementShortName">m00_axi_arcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arprot" type="array">
      <obj_property name="ElementShortName">m00_axi_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arqos" type="array">
      <obj_property name="ElementShortName">m00_axi_arqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_aruser" type="array">
      <obj_property name="ElementShortName">m00_axi_aruser[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_aruser[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">m00_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_arready" type="logic">
      <obj_property name="ElementShortName">m00_axi_arready</obj_property>
      <obj_property name="ObjectShortName">m00_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_rid" type="array">
      <obj_property name="ElementShortName">m00_axi_rid[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_rid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_rdata" type="array">
      <obj_property name="ElementShortName">m00_axi_rdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_rdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_rresp" type="array">
      <obj_property name="ElementShortName">m00_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_rlast" type="logic">
      <obj_property name="ElementShortName">m00_axi_rlast</obj_property>
      <obj_property name="ObjectShortName">m00_axi_rlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_ruser" type="array">
      <obj_property name="ElementShortName">m00_axi_ruser[0:0]</obj_property>
      <obj_property name="ObjectShortName">m00_axi_ruser[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">m00_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">m00_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/m00_axi_rready" type="logic">
      <obj_property name="ElementShortName">m00_axi_rready</obj_property>
      <obj_property name="ObjectShortName">m00_axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_ddr_bridge_0/M00_AXI" type="protoinst">
      <obj_property name="ElementShortName">M00_AXI</obj_property>
      <obj_property name="ObjectShortName">M00_AXI</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/wr_clk" type="logic">
      <obj_property name="ElementShortName">wr_clk</obj_property>
      <obj_property name="ObjectShortName">wr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/rd_clk" type="logic">
      <obj_property name="ElementShortName">rd_clk</obj_property>
      <obj_property name="ObjectShortName">rd_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/in_data" type="array">
      <obj_property name="ElementShortName">in_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">in_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/in_valid" type="logic">
      <obj_property name="ElementShortName">in_valid</obj_property>
      <obj_property name="ObjectShortName">in_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/data_drop" type="logic">
      <obj_property name="ElementShortName">data_drop</obj_property>
      <obj_property name="ObjectShortName">data_drop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/out_data" type="array">
      <obj_property name="ElementShortName">out_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">out_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/out_valid" type="logic">
      <obj_property name="ElementShortName">out_valid</obj_property>
      <obj_property name="ObjectShortName">out_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/out_ready" type="logic">
      <obj_property name="ElementShortName">out_ready</obj_property>
      <obj_property name="ObjectShortName">out_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/fifo_full" type="logic">
      <obj_property name="ElementShortName">fifo_full</obj_property>
      <obj_property name="ObjectShortName">fifo_full</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/fifo_almost_full" type="logic">
      <obj_property name="ElementShortName">fifo_almost_full</obj_property>
      <obj_property name="ObjectShortName">fifo_almost_full</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/fifo_empty" type="logic">
      <obj_property name="ElementShortName">fifo_empty</obj_property>
      <obj_property name="ObjectShortName">fifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/wr_rst_busy" type="logic">
      <obj_property name="ElementShortName">wr_rst_busy</obj_property>
      <obj_property name="ObjectShortName">wr_rst_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_design_2_wrapper/dut/design_2_i/hier_0/fifo_16_64_fwft_0/rd_rst_busy" type="logic">
      <obj_property name="ElementShortName">rd_rst_busy</obj_property>
      <obj_property name="ObjectShortName">rd_rst_busy</obj_property>
   </wvobject>
</wave_config>
