# mips-pipeline-verilog
Pipelined 5-stage MIPS processor implemented in Verilog
