<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - hw/npu2-opencapi.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - npu2-opencapi.c<span style="font-size: 80%;"> (source / <a href="npu2-opencapi.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">997</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">72</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2013-2018 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : /*</a>
<a name="18"><span class="lineNum">      18 </span>            :  * Support for OpenCAPI on POWER9 NPUs</a>
<a name="19"><span class="lineNum">      19 </span>            :  *</a>
<a name="20"><span class="lineNum">      20 </span>            :  * This file provides support for OpenCAPI as implemented on POWER9.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * At present, we initialise the NPU separately from the NVLink code in npu2.c.</a>
<a name="23"><span class="lineNum">      23 </span>            :  * As such, we don't currently support mixed NVLink and OpenCAPI configurations</a>
<a name="24"><span class="lineNum">      24 </span>            :  * on the same NPU for machines such as Witherspoon.</a>
<a name="25"><span class="lineNum">      25 </span>            :  *</a>
<a name="26"><span class="lineNum">      26 </span>            :  * Procedure references in this file are to the POWER9 OpenCAPI NPU Workbook</a>
<a name="27"><span class="lineNum">      27 </span>            :  * (IBM internal document).</a>
<a name="28"><span class="lineNum">      28 </span>            :  *</a>
<a name="29"><span class="lineNum">      29 </span>            :  * TODO:</a>
<a name="30"><span class="lineNum">      30 </span>            :  *   - Support for mixed NVLink and OpenCAPI on the same NPU</a>
<a name="31"><span class="lineNum">      31 </span>            :  *   - Support for link ganging (one AFU using multiple links)</a>
<a name="32"><span class="lineNum">      32 </span>            :  *   - Link reset and error handling</a>
<a name="33"><span class="lineNum">      33 </span>            :  *   - Presence detection</a>
<a name="34"><span class="lineNum">      34 </span>            :  *   - Consume HDAT NPU information</a>
<a name="35"><span class="lineNum">      35 </span>            :  *   - LPC Memory support</a>
<a name="36"><span class="lineNum">      36 </span>            :  */</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : #include &lt;skiboot.h&gt;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &lt;xscom.h&gt;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &lt;io.h&gt;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &lt;timebase.h&gt;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &lt;pci.h&gt;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &lt;pci-cfg.h&gt;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &lt;pci-slot.h&gt;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &lt;interrupts.h&gt;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &lt;opal.h&gt;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &lt;opal-api.h&gt;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &lt;npu2.h&gt;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &lt;npu2-regs.h&gt;</a>
<a name="50"><span class="lineNum">      50 </span>            : #include &lt;phys-map.h&gt;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &lt;i2c.h&gt;</a>
<a name="52"><span class="lineNum">      52 </span>            : #include &lt;nvram.h&gt;</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : #define NPU_IRQ_LEVELS_XSL      23</a>
<a name="55"><span class="lineNum">      55 </span>            : #define MAX_PE_HANDLE           ((1 &lt;&lt; 15) - 1)</a>
<a name="56"><span class="lineNum">      56 </span>            : #define TL_MAX_TEMPLATE         63</a>
<a name="57"><span class="lineNum">      57 </span>            : #define TL_RATE_BUF_SIZE        32</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : #define OCAPI_SLOT_NORMAL                   PCI_SLOT_STATE_NORMAL</a>
<a name="60"><span class="lineNum">      60 </span>            : #define OCAPI_SLOT_LINK                     PCI_SLOT_STATE_LINK</a>
<a name="61"><span class="lineNum">      61 </span>            : #define   OCAPI_SLOT_LINK_START             (OCAPI_SLOT_LINK + 1)</a>
<a name="62"><span class="lineNum">      62 </span>            : #define   OCAPI_SLOT_LINK_WAIT              (OCAPI_SLOT_LINK + 2)</a>
<a name="63"><span class="lineNum">      63 </span>            : #define   OCAPI_SLOT_LINK_TRAINED           (OCAPI_SLOT_LINK + 3)</a>
<a name="64"><span class="lineNum">      64 </span>            : #define OCAPI_SLOT_FRESET                   PCI_SLOT_STATE_FRESET</a>
<a name="65"><span class="lineNum">      65 </span>            : #define   OCAPI_SLOT_FRESET_START           (OCAPI_SLOT_FRESET + 1)</a>
<a name="66"><span class="lineNum">      66 </span>            : #define   OCAPI_SLOT_FRESET_INIT            (OCAPI_SLOT_FRESET + 2)</a>
<a name="67"><span class="lineNum">      67 </span>            : #define   OCAPI_SLOT_FRESET_ASSERT_DELAY    (OCAPI_SLOT_FRESET + 3)</a>
<a name="68"><span class="lineNum">      68 </span>            : #define   OCAPI_SLOT_FRESET_DEASSERT_DELAY  (OCAPI_SLOT_FRESET + 4)</a>
<a name="69"><span class="lineNum">      69 </span>            : #define   OCAPI_SLOT_FRESET_DEASSERT_DELAY2 (OCAPI_SLOT_FRESET + 5)</a>
<a name="70"><span class="lineNum">      70 </span>            : #define   OCAPI_SLOT_FRESET_INIT_DELAY      (OCAPI_SLOT_FRESET + 6)</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            : #define OCAPI_LINK_TRAINING_RETRIES     2</a>
<a name="73"><span class="lineNum">      73 </span>            : #define OCAPI_LINK_TRAINING_TIMEOUT     3000 /* ms */</a>
<a name="74"><span class="lineNum">      74 </span>            : #define OCAPI_LINK_STATE_TRAINED        0x7</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : enum npu2_link_training_state {</a>
<a name="77"><span class="lineNum">      77 </span>            :         NPU2_TRAIN_DEFAULT, /* fully train the link */</a>
<a name="78"><span class="lineNum">      78 </span>            :         NPU2_TRAIN_PRBS31,  /* used for Signal Integrity testing */</a>
<a name="79"><span class="lineNum">      79 </span>            :         NPU2_TRAIN_NONE,    /* used for testing with loopback cable */</a>
<a name="80"><span class="lineNum">      80 </span>            : };</a>
<a name="81"><span class="lineNum">      81 </span>            : static enum npu2_link_training_state npu2_ocapi_training_state = NPU2_TRAIN_DEFAULT;</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            : static const struct phb_ops npu2_opencapi_ops;</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 : static inline uint64_t index_to_stack(uint64_t index) {</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="87"><span class="lineNum">      87 </span>            :         case 2:</a>
<a name="88"><span class="lineNum">      88 </span>            :         case 3:</a>
<a name="89"><span class="lineNum">      89 </span>            :                 return NPU2_STACK_STCK_1;</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="92"><span class="lineNum">      92 </span>            :         case 5:</a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 return NPU2_STACK_STCK_2;</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="95"><span class="lineNum">      95 </span>            :         default:</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="97"><span class="lineNum">      97 </span>            :         }</a>
<a name="98"><span class="lineNum">      98 </span>            : }</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 : static inline uint64_t index_to_stacku(uint64_t index) {</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="102"><span class="lineNum">     102 </span>            :         case 2:</a>
<a name="103"><span class="lineNum">     103 </span>            :         case 3:</a>
<a name="104"><span class="lineNum">     104 </span>            :                 return NPU2_STACK_STCK_1U;</a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="107"><span class="lineNum">     107 </span>            :         case 5:</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 return NPU2_STACK_STCK_2U;</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="110"><span class="lineNum">     110 </span>            :         default:</a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="112"><span class="lineNum">     112 </span>            :         }</a>
<a name="113"><span class="lineNum">     113 </span>            : }</a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 : static inline uint64_t index_to_block(uint64_t index) {</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="117"><span class="lineNum">     117 </span>            :         case 2:</a>
<a name="118"><span class="lineNum">     118 </span>            :         case 4:</a>
<a name="119"><span class="lineNum">     119 </span>            :                 return NPU2_BLOCK_OTL0;</a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :         case 3:</span></a>
<a name="122"><span class="lineNum">     122 </span>            :         case 5:</a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 return NPU2_BLOCK_OTL1;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="125"><span class="lineNum">     125 </span>            :         default:</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="127"><span class="lineNum">     127 </span>            :         }</a>
<a name="128"><span class="lineNum">     128 </span>            : }</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 : static uint64_t get_odl_status(uint32_t gcid, uint64_t index)</span></a>
<a name="131"><span class="lineNum">     131 </span>            : {</a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         uint64_t reg, status_xscom;</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :         status_xscom = OB_ODL_STATUS(index);</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :         xscom_read(gcid, status_xscom, &amp;reg);</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :         return reg;</span></a>
<a name="137"><span class="lineNum">     137 </span>            : }</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : static uint64_t get_odl_training_status(uint32_t gcid, uint64_t index)</span></a>
<a name="140"><span class="lineNum">     140 </span>            : {</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         uint64_t status_xscom, reg;</span></a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         status_xscom = OB_ODL_TRAINING_STATUS(index);</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         xscom_read(gcid, status_xscom, &amp;reg);</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         return reg;</span></a>
<a name="146"><span class="lineNum">     146 </span>            : }</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : static uint64_t get_odl_endpoint_info(uint32_t gcid, uint64_t index)</span></a>
<a name="149"><span class="lineNum">     149 </span>            : {</a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         uint64_t status_xscom, reg;</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         status_xscom = OB_ODL_ENDPOINT_INFO(index);</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         xscom_read(gcid, status_xscom, &amp;reg);</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         return reg;</span></a>
<a name="155"><span class="lineNum">     155 </span>            : }</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 : static void disable_nvlink(uint32_t gcid, int index)</span></a>
<a name="158"><span class="lineNum">     158 </span>            : {</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         uint64_t phy_config_scom, reg;</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="162"><span class="lineNum">     162 </span>            :         case 2:</a>
<a name="163"><span class="lineNum">     163 </span>            :         case 3:</a>
<a name="164"><span class="lineNum">     164 </span>            :                 phy_config_scom = OBUS_LL0_IOOL_PHY_CONFIG;</a>
<a name="165"><span class="lineNum">     165 </span>            :                 break;</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="167"><span class="lineNum">     167 </span>            :         case 5:</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 phy_config_scom = OBUS_LL3_IOOL_PHY_CONFIG;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="170"><span class="lineNum">     170 </span>            :         default:</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="172"><span class="lineNum">     172 </span>            :         }</a>
<a name="173"><span class="lineNum">     173 </span>            :         /* Disable NV-Link link layers */</a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         xscom_read(gcid, phy_config_scom, &amp;reg);</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         reg &amp;= ~OBUS_IOOL_PHY_CONFIG_NV0_NPU_ENABLED;</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         reg &amp;= ~OBUS_IOOL_PHY_CONFIG_NV1_NPU_ENABLED;</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         reg &amp;= ~OBUS_IOOL_PHY_CONFIG_NV2_NPU_ENABLED;</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         xscom_write(gcid, phy_config_scom, reg);</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 : }</span></a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            : /* Procedure 13.1.3.1 - select OCAPI vs NVLink for bricks 2-3/4-5 */</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 : static void set_transport_mux_controls(uint32_t gcid, uint32_t scom_base,</span></a>
<a name="184"><span class="lineNum">     184 </span>            :                                        int index, enum npu2_dev_type type)</a>
<a name="185"><span class="lineNum">     185 </span>            : {</a>
<a name="186"><span class="lineNum">     186 </span>            :         /* Step 1 - Set Transport MUX controls to select correct OTL or NTL */</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :         uint64_t field;</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            :         /* TODO: Rework this to select for NVLink too */</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         assert(type == NPU2_DEV_TYPE_OPENCAPI);</span></a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Setting transport mux controls\n&quot;, __func__);</span></a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            :         /* Optical IO Transport Mux Config for Bricks 0-2 and 4-5 */</a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(gcid, scom_base, NPU2_MISC_OPTICAL_IO_CFG0,</span></a>
<a name="197"><span class="lineNum">     197 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="199"><span class="lineNum">     199 </span>            :         case 0:</a>
<a name="200"><span class="lineNum">     200 </span>            :         case 1:</a>
<a name="201"><span class="lineNum">     201 </span>            :                 /* not valid for OpenCAPI */</a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="203"><span class="lineNum">     203 </span>            :                 break;</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         case 2:  /* OTL1.0 */</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 field = GETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_NDLMUX_BRK0TO2, reg);</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 field &amp;= ~0b100;</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_NDLMUX_BRK0TO2, reg,</span></a>
<a name="208"><span class="lineNum">     208 </span>            :                                field);</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 field = GETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK0TO1, reg);</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :                 field |= 0b10;</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK0TO1, reg,</span></a>
<a name="212"><span class="lineNum">     212 </span>            :                                field);</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         case 3:  /* OTL1.1 */</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 field = GETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_NDLMUX_BRK0TO2, reg);</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 field &amp;= ~0b010;</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_NDLMUX_BRK0TO2, reg,</span></a>
<a name="218"><span class="lineNum">     218 </span>            :                                field);</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 field = GETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK0TO1, reg);</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 field |= 0b01;</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK0TO1, reg,</span></a>
<a name="222"><span class="lineNum">     222 </span>            :                                field);</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         case 4:  /* OTL2.0 */</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 field = GETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK4TO5, reg);</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 field |= 0b10;</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK4TO5, reg,</span></a>
<a name="228"><span class="lineNum">     228 </span>            :                                field);</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         case 5:  /* OTL2.1 */</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 field = GETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK4TO5, reg);</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 field |= 0b01;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(NPU2_MISC_OPTICAL_IO_CFG0_OCMUX_BRK4TO5, reg,</span></a>
<a name="234"><span class="lineNum">     234 </span>            :                                field);</a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="236"><span class="lineNum">     236 </span>            :         default:</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="238"><span class="lineNum">     238 </span>            :         }</a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_MISC_OPTICAL_IO_CFG0,</span></a>
<a name="240"><span class="lineNum">     240 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            :         /*</a>
<a name="243"><span class="lineNum">     243 </span>            :          * PowerBus Optical Miscellaneous Config Register - select</a>
<a name="244"><span class="lineNum">     244 </span>            :          * OpenCAPI for b4/5 and A-Link for b3</a>
<a name="245"><span class="lineNum">     245 </span>            :          */</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         xscom_read(gcid, PU_IOE_PB_MISC_CFG, &amp;reg);</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="248"><span class="lineNum">     248 </span>            :         case 0:</a>
<a name="249"><span class="lineNum">     249 </span>            :         case 1:</a>
<a name="250"><span class="lineNum">     250 </span>            :         case 2:</a>
<a name="251"><span class="lineNum">     251 </span>            :         case 3:</a>
<a name="252"><span class="lineNum">     252 </span>            :                 break;</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(PU_IOE_PB_MISC_CFG_SEL_04_NPU_NOT_PB, reg, 1);</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :         case 5:</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(PU_IOE_PB_MISC_CFG_SEL_05_NPU_NOT_PB, reg, 1);</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="259"><span class="lineNum">     259 </span>            :         }</a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         xscom_write(gcid, PU_IOE_PB_MISC_CFG, reg);</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 : }</span></a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 : static void assert_odl_reset(uint32_t gcid, int index)</span></a>
<a name="264"><span class="lineNum">     264 </span>            : {</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         uint64_t reg, config_xscom;</span></a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         config_xscom = OB_ODL_CONFIG(index);</span></a>
<a name="268"><span class="lineNum">     268 </span>            :         /* Reset ODL */</a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         reg = OB_ODL_CONFIG_RESET;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_ODL_CONFIG_VERSION, reg, 0b000001);</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_ODL_CONFIG_TRAIN_MODE, reg, 0b0110);</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_ODL_CONFIG_SUPPORTED_MODES, reg, 0b0010);</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :         reg |= OB_ODL_CONFIG_X4_BACKOFF_ENABLE;</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_ODL_CONFIG_PHY_CNTR_LIMIT, reg, 0b1111);</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :         reg |= OB_ODL_CONFIG_DEBUG_ENABLE;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_ODL_CONFIG_FWD_PROGRESS_TIMER, reg, 0b0110);</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         xscom_write(gcid, config_xscom, reg);</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 : }</span></a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 : static void deassert_odl_reset(uint32_t gcid, int index)</span></a>
<a name="281"><span class="lineNum">     281 </span>            : {</a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :         uint64_t reg, config_xscom;</span></a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :         config_xscom = OB_ODL_CONFIG(index);</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         xscom_read(gcid, config_xscom, &amp;reg);</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         reg &amp;= ~OB_ODL_CONFIG_RESET;</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         xscom_write(gcid, config_xscom, reg);</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 : }</span></a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 : static void enable_odl_phy_mux(uint32_t gcid, int index)</span></a>
<a name="291"><span class="lineNum">     291 </span>            : {</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         uint64_t phy_config_scom;</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Enabling ODL to PHY MUXes\n&quot;, __func__);</span></a>
<a name="295"><span class="lineNum">     295 </span>            :         /* Step 2 - Enable MUXes for ODL to PHY connection */</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="297"><span class="lineNum">     297 </span>            :         case 2:</a>
<a name="298"><span class="lineNum">     298 </span>            :         case 3:</a>
<a name="299"><span class="lineNum">     299 </span>            :                 phy_config_scom = OBUS_LL0_IOOL_PHY_CONFIG;</a>
<a name="300"><span class="lineNum">     300 </span>            :                 break;</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="302"><span class="lineNum">     302 </span>            :         case 5:</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 phy_config_scom = OBUS_LL3_IOOL_PHY_CONFIG;</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="305"><span class="lineNum">     305 </span>            :         default:</a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="307"><span class="lineNum">     307 </span>            :         }</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            :         /*</a>
<a name="310"><span class="lineNum">     310 </span>            :          * ODL must be in reset when enabling.</a>
<a name="311"><span class="lineNum">     311 </span>            :          * It stays in reset until the link is trained</a>
<a name="312"><span class="lineNum">     312 </span>            :          */</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         assert_odl_reset(gcid, index);</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            :         /* PowerBus OLL PHY Training Config Register */</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :         xscom_read(gcid, phy_config_scom, &amp;reg);</span></a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :         /*</a>
<a name="319"><span class="lineNum">     319 </span>            :          * Enable ODL to use shared PHYs</a>
<a name="320"><span class="lineNum">     320 </span>            :          *</a>
<a name="321"><span class="lineNum">     321 </span>            :          * On obus3, OTL0 is connected to ODL1 (and OTL1 to ODL0), so</a>
<a name="322"><span class="lineNum">     322 </span>            :          * even if it may look odd at first, we do want to enable ODL0</a>
<a name="323"><span class="lineNum">     323 </span>            :          * for links 2 and 5</a>
<a name="324"><span class="lineNum">     324 </span>            :          */</a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         switch (index) {</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         case 2:</span></a>
<a name="327"><span class="lineNum">     327 </span>            :         case 5:</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 reg |= OBUS_IOOL_PHY_CONFIG_ODL0_ENABLED;</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :         case 3:</span></a>
<a name="331"><span class="lineNum">     331 </span>            :         case 4:</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 reg |= OBUS_IOOL_PHY_CONFIG_ODL1_ENABLED;</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="334"><span class="lineNum">     334 </span>            :         }</a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span>            :         /*</a>
<a name="337"><span class="lineNum">     337 </span>            :          * Based on the platform, we may have to activate an extra mux</a>
<a name="338"><span class="lineNum">     338 </span>            :          * to connect the ODL to the right set of lanes.</a>
<a name="339"><span class="lineNum">     339 </span>            :          *</a>
<a name="340"><span class="lineNum">     340 </span>            :          * FIXME: to be checked once we have merged with nvlink</a>
<a name="341"><span class="lineNum">     341 </span>            :          * code. Need to verify that it's a platform parameter and not</a>
<a name="342"><span class="lineNum">     342 </span>            :          * slot-dependent</a>
<a name="343"><span class="lineNum">     343 </span>            :          */</a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         if (platform.ocapi-&gt;odl_phy_swap)</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 reg |= OBUS_IOOL_PHY_CONFIG_ODL_PHY_SWAP;</span></a>
<a name="346"><span class="lineNum">     346 </span>            :         else</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 reg &amp;= ~OBUS_IOOL_PHY_CONFIG_ODL_PHY_SWAP;</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            :         /* Disable A-Link link layers */</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         reg &amp;= ~OBUS_IOOL_PHY_CONFIG_LINK0_OLL_ENABLED;</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         reg &amp;= ~OBUS_IOOL_PHY_CONFIG_LINK1_OLL_ENABLED;</span></a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         xscom_write(gcid, phy_config_scom, reg);</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 : }</span></a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 : static void disable_alink_fp(uint32_t gcid)</span></a>
<a name="357"><span class="lineNum">     357 </span>            : {</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         uint64_t reg = 0;</span></a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Disabling A-Link framer/parsers\n&quot;, __func__);</span></a>
<a name="361"><span class="lineNum">     361 </span>            :         /* Step 3 - Disable A-Link framers/parsers */</a>
<a name="362"><span class="lineNum">     362 </span>            :         /* TODO: Confirm if needed on OPAL system */</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         reg |= PU_IOE_PB_FP_CFG_FP0_FMR_DISABLE;</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         reg |= PU_IOE_PB_FP_CFG_FP0_PRS_DISABLE;</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         reg |= PU_IOE_PB_FP_CFG_FP1_FMR_DISABLE;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         reg |= PU_IOE_PB_FP_CFG_FP1_PRS_DISABLE;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         xscom_write(gcid, PU_IOE_PB_FP01_CFG, reg);</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         xscom_write(gcid, PU_IOE_PB_FP23_CFG, reg);</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         xscom_write(gcid, PU_IOE_PB_FP45_CFG, reg);</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         xscom_write(gcid, PU_IOE_PB_FP67_CFG, reg);</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 : }</span></a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 : static void enable_xsl_clocks(uint32_t gcid, uint32_t scom_base, int index)</span></a>
<a name="375"><span class="lineNum">     375 </span>            : {</a>
<a name="376"><span class="lineNum">     376 </span>            :         /* Step 5 - Enable Clocks in XSL */</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Enable clocks in XSL\n&quot;, __func__);</span></a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_REG_OFFSET(index_to_stack(index),</span></a>
<a name="381"><span class="lineNum">     381 </span>            :                                                          NPU2_BLOCK_XSL,</a>
<a name="382"><span class="lineNum">     382 </span>            :                                                          NPU2_XSL_WRAP_CFG),</a>
<a name="383"><span class="lineNum">     383 </span>            :                         NPU2_MISC_DA_LEN_8B, NPU2_XSL_WRAP_CFG_XSLO_CLOCK_ENABLE);</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 : }</span></a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            : #define CQ_CTL_STATUS_TIMEOUT   10 /* milliseconds */</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 : static int set_fence_control(uint32_t gcid, uint32_t scom_base,</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                              int index, uint8_t status)</a>
<a name="390"><span class="lineNum">     390 </span>            : {</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         int stack, block;</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         uint64_t reg, status_field;</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         uint8_t status_val;</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         uint64_t fence_control;</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         uint64_t timeout = mftb() + msecs_to_tb(CQ_CTL_STATUS_TIMEOUT);</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :         stack = index_to_stack(index);</span></a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :         block = index_to_block(index);</span></a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :         fence_control = NPU2_REG_OFFSET(stack, NPU2_BLOCK_CTL,</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                                         block == NPU2_BLOCK_OTL0 ?</a>
<a name="402"><span class="lineNum">     402 </span>            :                                         NPU2_CQ_CTL_FENCE_CONTROL_0 :</a>
<a name="403"><span class="lineNum">     403 </span>            :                                         NPU2_CQ_CTL_FENCE_CONTROL_1);</a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_CQ_CTL_FENCE_CONTROL_REQUEST_FENCE, 0ull, status);</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, fence_control,</span></a>
<a name="407"><span class="lineNum">     407 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span>            :         /* Wait for fence status to update */</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         if (index_to_block(index) == NPU2_BLOCK_OTL0)</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 status_field = NPU2_CQ_CTL_STATUS_BRK0_AM_FENCED;</span></a>
<a name="412"><span class="lineNum">     412 </span>            :         else</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 status_field = NPU2_CQ_CTL_STATUS_BRK1_AM_FENCED;</span></a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         do {</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                                      NPU2_REG_OFFSET(index_to_stack(index),</span></a>
<a name="418"><span class="lineNum">     418 </span>            :                                                      NPU2_BLOCK_CTL,</a>
<a name="419"><span class="lineNum">     419 </span>            :                                                      NPU2_CQ_CTL_STATUS),</a>
<a name="420"><span class="lineNum">     420 </span>            :                                      NPU2_MISC_DA_LEN_8B);</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 status_val = GETFIELD(status_field, reg);</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 if (status_val == status)</span></a>
<a name="423"><span class="lineNum">     423 </span>            :                         return OPAL_SUCCESS;</a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 time_wait_ms(1);</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         } while (tb_compare(mftb(), timeout) == TB_ABEFOREB);</span></a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :         /**</a>
<a name="428"><span class="lineNum">     428 </span>            :          * @fwts-label OCAPIFenceStatusTimeout</a>
<a name="429"><span class="lineNum">     429 </span>            :          * @fwts-advice The NPU fence status did not update as expected. This</a>
<a name="430"><span class="lineNum">     430 </span>            :          * could be the result of a firmware or hardware bug. OpenCAPI</a>
<a name="431"><span class="lineNum">     431 </span>            :          * functionality could be broken.</a>
<a name="432"><span class="lineNum">     432 </span>            :          */</a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         prlog(PR_ERR,</span></a>
<a name="434"><span class="lineNum">     434 </span>            :               &quot;OCAPI: Fence status for brick %d stuck: expected 0x%x, got 0x%x\n&quot;,</a>
<a name="435"><span class="lineNum">     435 </span>            :               index, status, status_val);</a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         return OPAL_HARDWARE;</span></a>
<a name="437"><span class="lineNum">     437 </span>            : }</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 : static void set_npcq_config(uint32_t gcid, uint32_t scom_base, int index)</span></a>
<a name="440"><span class="lineNum">     440 </span>            : {</a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         uint64_t reg, stack, block;</span></a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Set NPCQ Config\n&quot;, __func__);</span></a>
<a name="444"><span class="lineNum">     444 </span>            :         /* Step 6 - Set NPCQ configuration */</a>
<a name="445"><span class="lineNum">     445 </span>            :         /* CQ_CTL Misc Config Register #0 */</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :         stack = index_to_stack(index);</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         block = index_to_block(index);</span></a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span>            :         /* Enable OTL */</a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_OTL_CONFIG0(stack, block),</span></a>
<a name="451"><span class="lineNum">     451 </span>            :                         NPU2_MISC_DA_LEN_8B, NPU2_OTL_CONFIG0_EN);</a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         set_fence_control(gcid, scom_base, index, 0b01);</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="454"><span class="lineNum">     454 </span>            :                              NPU2_REG_OFFSET(stack, NPU2_BLOCK_CTL,</a>
<a name="455"><span class="lineNum">     455 </span>            :                                              NPU2_CQ_CTL_MISC_CFG),</a>
<a name="456"><span class="lineNum">     456 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="457"><span class="lineNum">     457 </span>            :         /* Set OCAPI mode */</a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         reg |= NPU2_CQ_CTL_MISC_CFG_CONFIG_OCAPI_MODE;</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         if (block == NPU2_BLOCK_OTL0)</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 reg |= NPU2_CQ_CTL_MISC_CFG_CONFIG_OTL0_ENABLE;</span></a>
<a name="461"><span class="lineNum">     461 </span>            :         else</a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 reg |= NPU2_CQ_CTL_MISC_CFG_CONFIG_OTL1_ENABLE;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base,</span></a>
<a name="464"><span class="lineNum">     464 </span>            :                         NPU2_REG_OFFSET(stack, NPU2_BLOCK_CTL,</a>
<a name="465"><span class="lineNum">     465 </span>            :                                         NPU2_CQ_CTL_MISC_CFG),</a>
<a name="466"><span class="lineNum">     466 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            :         /* NPU Fenced */</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         set_fence_control(gcid, scom_base, index, 0b11);</span></a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            :         /* NPU Half Fenced */</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         set_fence_control(gcid, scom_base, index, 0b10);</span></a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :         /* CQ_DAT Misc Config Register #1 */</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="476"><span class="lineNum">     476 </span>            :                              NPU2_REG_OFFSET(stack, NPU2_BLOCK_DAT,</a>
<a name="477"><span class="lineNum">     477 </span>            :                                              NPU2_CQ_DAT_MISC_CFG),</a>
<a name="478"><span class="lineNum">     478 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="479"><span class="lineNum">     479 </span>            :         /* Set OCAPI mode for bricks 2-5 */</a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :         reg |= NPU2_CQ_DAT_MISC_CFG_CONFIG_OCAPI_MODE;</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base,</span></a>
<a name="482"><span class="lineNum">     482 </span>            :                         NPU2_REG_OFFSET(stack, NPU2_BLOCK_DAT,</a>
<a name="483"><span class="lineNum">     483 </span>            :                                         NPU2_CQ_DAT_MISC_CFG),</a>
<a name="484"><span class="lineNum">     484 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            :         /* CQ_SM Misc Config Register #0 */</a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         for (block = NPU2_BLOCK_SM_0; block &lt;= NPU2_BLOCK_SM_3; block++) {</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :                                      NPU2_REG_OFFSET(stack, block,</span></a>
<a name="490"><span class="lineNum">     490 </span>            :                                                      NPU2_CQ_SM_MISC_CFG0),</a>
<a name="491"><span class="lineNum">     491 </span>            :                                      NPU2_MISC_DA_LEN_8B);</a>
<a name="492"><span class="lineNum">     492 </span>            :                 /* Set OCAPI mode for bricks 2-5 */</a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 reg |= NPU2_CQ_SM_MISC_CFG0_CONFIG_OCAPI_MODE;</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 npu2_scom_write(gcid, scom_base,</span></a>
<a name="495"><span class="lineNum">     495 </span>            :                                 NPU2_REG_OFFSET(stack, block,</a>
<a name="496"><span class="lineNum">     496 </span>            :                                                 NPU2_CQ_SM_MISC_CFG0),</a>
<a name="497"><span class="lineNum">     497 </span>            :                                 NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="498"><span class="lineNum">     498 </span>            :         }</a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 : }</span></a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 : static void enable_xsl_xts_interfaces(uint32_t gcid, uint32_t scom_base, int index)</span></a>
<a name="502"><span class="lineNum">     502 </span>            : {</a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Enable XSL-XTS Interfaces\n&quot;, __func__);</span></a>
<a name="506"><span class="lineNum">     506 </span>            :         /* Step 7 - Enable XSL-XTS interfaces */</a>
<a name="507"><span class="lineNum">     507 </span>            :         /* XTS Config Register - Enable XSL-XTS interface */</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(gcid, scom_base, NPU2_XTS_CFG, NPU2_MISC_DA_LEN_8B);</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         reg |= NPU2_XTS_CFG_OPENCAPI;</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_XTS_CFG, NPU2_MISC_DA_LEN_8B, reg);</span></a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            :         /* XTS Config2 Register - Enable XSL1/2 */</a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(gcid, scom_base, NPU2_XTS_CFG2, NPU2_MISC_DA_LEN_8B);</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :         switch (index_to_stack(index)) {</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         case NPU2_STACK_STCK_1:</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :                 reg |= NPU2_XTS_CFG2_XSL1_ENA;</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         case NPU2_STACK_STCK_2:</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :                 reg |= NPU2_XTS_CFG2_XSL2_ENA;</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="521"><span class="lineNum">     521 </span>            :         }</a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_XTS_CFG2, NPU2_MISC_DA_LEN_8B, reg);</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 : }</span></a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 : static void enable_sm_allocation(uint32_t gcid, uint32_t scom_base, int index)</span></a>
<a name="526"><span class="lineNum">     526 </span>            : {</a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         uint64_t reg, block;</span></a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         int stack = index_to_stack(index);</span></a>
<a name="529"><span class="lineNum">     529 </span>            : </a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Enable State Machine Allocation\n&quot;, __func__);</span></a>
<a name="531"><span class="lineNum">     531 </span>            :         /* Step 8 - Enable state-machine allocation */</a>
<a name="532"><span class="lineNum">     532 </span>            :         /* Low-Water Marks Registers - Enable state machine allocation */</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         for (block = NPU2_BLOCK_SM_0; block &lt;= NPU2_BLOCK_SM_3; block++) {</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :                                      NPU2_REG_OFFSET(stack, block,</span></a>
<a name="536"><span class="lineNum">     536 </span>            :                                                      NPU2_LOW_WATER_MARKS),</a>
<a name="537"><span class="lineNum">     537 </span>            :                                      NPU2_MISC_DA_LEN_8B);</a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 reg |= NPU2_LOW_WATER_MARKS_ENABLE_MACHINE_ALLOC;</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :                 npu2_scom_write(gcid, scom_base,</span></a>
<a name="540"><span class="lineNum">     540 </span>            :                                 NPU2_REG_OFFSET(stack, block,</a>
<a name="541"><span class="lineNum">     541 </span>            :                                                 NPU2_LOW_WATER_MARKS),</a>
<a name="542"><span class="lineNum">     542 </span>            :                                 NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="543"><span class="lineNum">     543 </span>            :         }</a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 : }</span></a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 : static void enable_pb_snooping(uint32_t gcid, uint32_t scom_base, int index)</span></a>
<a name="547"><span class="lineNum">     547 </span>            : {</a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :         uint64_t reg, block;</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :         int stack = index_to_stack(index);</span></a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Enable PowerBus snooping\n&quot;, __func__);</span></a>
<a name="552"><span class="lineNum">     552 </span>            :         /* Step 9 - Enable PowerBus snooping */</a>
<a name="553"><span class="lineNum">     553 </span>            :         /* CQ_SM Misc Config Register #0 - Enable PowerBus snooping */</a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :         for (block = NPU2_BLOCK_SM_0; block &lt;= NPU2_BLOCK_SM_3; block++) {</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :                                      NPU2_REG_OFFSET(stack, block,</span></a>
<a name="557"><span class="lineNum">     557 </span>            :                                                      NPU2_CQ_SM_MISC_CFG0),</a>
<a name="558"><span class="lineNum">     558 </span>            :                                      NPU2_MISC_DA_LEN_8B);</a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 reg |= NPU2_CQ_SM_MISC_CFG0_CONFIG_ENABLE_PBUS;</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 npu2_scom_write(gcid, scom_base,</span></a>
<a name="561"><span class="lineNum">     561 </span>            :                                 NPU2_REG_OFFSET(stack, block,</a>
<a name="562"><span class="lineNum">     562 </span>            :                                                 NPU2_CQ_SM_MISC_CFG0),</a>
<a name="563"><span class="lineNum">     563 </span>            :                                 NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="564"><span class="lineNum">     564 </span>            :         }</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 : }</span></a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 : static void brick_config(uint32_t gcid, uint32_t scom_base, int index)</span></a>
<a name="568"><span class="lineNum">     568 </span>            : {</a>
<a name="569"><span class="lineNum">     569 </span>            :         /*</a>
<a name="570"><span class="lineNum">     570 </span>            :          * We assume at this point that the PowerBus Hotplug Mode Control</a>
<a name="571"><span class="lineNum">     571 </span>            :          * register is correctly set by Hostboot</a>
<a name="572"><span class="lineNum">     572 </span>            :          */</a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         disable_nvlink(gcid, index);</span></a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         set_transport_mux_controls(gcid, scom_base, index,</span></a>
<a name="575"><span class="lineNum">     575 </span>            :                                    NPU2_DEV_TYPE_OPENCAPI);</a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :         enable_odl_phy_mux(gcid, index);</span></a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         disable_alink_fp(gcid);</span></a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :         enable_xsl_clocks(gcid, scom_base, index);</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :         set_npcq_config(gcid, scom_base, index);</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         enable_xsl_xts_interfaces(gcid, scom_base, index);</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :         enable_sm_allocation(gcid, scom_base, index);</span></a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :         enable_pb_snooping(gcid, scom_base, index);</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 : }</span></a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span>            : /* Procedure 13.1.3.4 - Brick to PE Mapping */</a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 : static void pe_config(struct npu2_dev *dev)</span></a>
<a name="587"><span class="lineNum">     587 </span>            : {</a>
<a name="588"><span class="lineNum">     588 </span>            :         /* We currently use a fixed PE assignment per brick */</a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :         uint64_t val, reg;</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :         val = NPU2_MISC_BRICK_BDF2PE_MAP_ENABLE;</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MISC_BRICK_BDF2PE_MAP_PE, val, NPU2_OCAPI_PE(dev));</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MISC_BRICK_BDF2PE_MAP_BDF, val, 0);</span></a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(NPU2_STACK_MISC, NPU2_BLOCK_MISC,</span></a>
<a name="594"><span class="lineNum">     594 </span>            :                               NPU2_MISC_BRICK0_BDF2PE_MAP0 +</a>
<a name="595"><span class="lineNum">     595 </span>            :                               (dev-&gt;brick_index * 0x18));</a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         npu2_write(dev-&gt;npu, reg, val);</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 : }</span></a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span>            : /* Procedure 13.1.3.5 - TL Configuration */</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 : static void tl_config(uint32_t gcid, uint32_t scom_base, uint64_t index)</span></a>
<a name="601"><span class="lineNum">     601 </span>            : {</a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         uint64_t stack = index_to_stack(index);</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         uint64_t block = index_to_block(index);</span></a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: TL Configuration\n&quot;, __func__);</span></a>
<a name="607"><span class="lineNum">     607 </span>            :         /* OTL Config 0 Register */</a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :         reg = 0;</span></a>
<a name="609"><span class="lineNum">     609 </span>            :         /* OTL Enable */</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         reg |= NPU2_OTL_CONFIG0_EN;</span></a>
<a name="611"><span class="lineNum">     611 </span>            :         /* Block PE Handle from ERAT Index */</a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :         reg |= NPU2_OTL_CONFIG0_BLOCK_PE_HANDLE;</span></a>
<a name="613"><span class="lineNum">     613 </span>            :         /* OTL Brick ID */</a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG0_BRICKID, reg, index - 2);</span></a>
<a name="615"><span class="lineNum">     615 </span>            :         /* ERAT Hash 0 */</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG0_ERAT_HASH_0, reg, 0b011001);</span></a>
<a name="617"><span class="lineNum">     617 </span>            :         /* ERAT Hash 1 */</a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG0_ERAT_HASH_1, reg, 0b000111);</span></a>
<a name="619"><span class="lineNum">     619 </span>            :         /* ERAT Hash 2 */</a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG0_ERAT_HASH_2, reg, 0b101100);</span></a>
<a name="621"><span class="lineNum">     621 </span>            :         /* ERAT Hash 3 */</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG0_ERAT_HASH_3, reg, 0b100110);</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_OTL_CONFIG0(stack, block),</span></a>
<a name="624"><span class="lineNum">     624 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span>            :         /* OTL Config 1 Register */</a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         reg = 0;</span></a>
<a name="628"><span class="lineNum">     628 </span>            :         /*</a>
<a name="629"><span class="lineNum">     629 </span>            :          * We leave Template 1-3 bits at 0 to force template 0 as required</a>
<a name="630"><span class="lineNum">     630 </span>            :          * for unknown devices.</a>
<a name="631"><span class="lineNum">     631 </span>            :          *</a>
<a name="632"><span class="lineNum">     632 </span>            :          * Template 0 Transmit Rate is set to most conservative setting which</a>
<a name="633"><span class="lineNum">     633 </span>            :          * will always be supported. Other Template Transmit rates are left</a>
<a name="634"><span class="lineNum">     634 </span>            :          * unset and will be set later by OS.</a>
<a name="635"><span class="lineNum">     635 </span>            :          */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG1_TX_TEMP0_RATE, reg, 0b1111);</span></a>
<a name="637"><span class="lineNum">     637 </span>            :         /* Extra wait cycles TXI-TXO */</a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG1_TX_DRDY_WAIT, reg, 0b001);</span></a>
<a name="639"><span class="lineNum">     639 </span>            :         /* Minimum Frequency to Return TLX Credits to AFU */</a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG1_TX_CRET_FREQ, reg, 0b001);</span></a>
<a name="641"><span class="lineNum">     641 </span>            :         /* Frequency to add age to Transmit Requests */</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG1_TX_AGE_FREQ, reg, 0b11000);</span></a>
<a name="643"><span class="lineNum">     643 </span>            :         /* Response High Priority Threshold */</a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG1_TX_RS2_HPWAIT, reg, 0b011011);</span></a>
<a name="645"><span class="lineNum">     645 </span>            :         /* 4-slot Request High Priority Threshold */</a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG1_TX_RQ4_HPWAIT, reg, 0b011011);</span></a>
<a name="647"><span class="lineNum">     647 </span>            :         /* 6-slot Request High Priority */</a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_CONFIG1_TX_RQ6_HPWAIT, reg, 0b011011);</span></a>
<a name="649"><span class="lineNum">     649 </span>            :         /* Stop the OCAPI Link on Uncorrectable Error</a>
<a name="650"><span class="lineNum">     650 </span>            :          * TODO: Confirm final value - disabled for debug */</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_OTL_CONFIG1(stack, block),</span></a>
<a name="653"><span class="lineNum">     653 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span>            :         /* TLX Credit Configuration Register */</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :         reg = 0;</span></a>
<a name="657"><span class="lineNum">     657 </span>            :         /* VC0/VC3/DCP0/DCP1 credits to send to AFU */</a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_TLX_CREDITS_VC0_CREDITS, reg, 0x40);</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_TLX_CREDITS_VC3_CREDITS, reg, 0x40);</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_TLX_CREDITS_DCP0_CREDITS, reg, 0x80);</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_OTL_TLX_CREDITS_DCP1_CREDITS, reg, 0x80);</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_OTL_TLX_CREDITS(stack, block),</span></a>
<a name="663"><span class="lineNum">     663 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 : }</span></a>
<a name="665"><span class="lineNum">     665 </span>            : </a>
<a name="666"><span class="lineNum">     666 </span>            : /* Detect Nimbus DD2.0 and DD2.01 */</a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 : static int get_nimbus_level(void)</span></a>
<a name="668"><span class="lineNum">     668 </span>            : {</a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = next_chip(NULL);</span></a>
<a name="670"><span class="lineNum">     670 </span>            : </a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :         if (chip &amp;&amp; chip-&gt;type == PROC_CHIP_P9_NIMBUS)</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 return chip-&gt;ec_level &amp; 0xff;</span></a>
<a name="673"><span class="lineNum">     673 </span>            :         return -1;</a>
<a name="674"><span class="lineNum">     674 </span>            : }</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            : /* Procedure 13.1.3.6 - Address Translation Configuration */</a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 : static void address_translation_config(uint32_t gcid, uint32_t scom_base,</span></a>
<a name="678"><span class="lineNum">     678 </span>            :                                        uint64_t index)</a>
<a name="679"><span class="lineNum">     679 </span>            : {</a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :         int chip_level;</span></a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :         uint64_t stack = index_to_stack(index);</span></a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Address Translation Configuration\n&quot;, __func__);</span></a>
<a name="685"><span class="lineNum">     685 </span>            :         /* PSL_SCNTL_A0 Register */</a>
<a name="686"><span class="lineNum">     686 </span>            :         /*</a>
<a name="687"><span class="lineNum">     687 </span>            :          * ERAT shared between multiple AFUs</a>
<a name="688"><span class="lineNum">     688 </span>            :          *</a>
<a name="689"><span class="lineNum">     689 </span>            :          * The workbook has this bit around the wrong way from the hardware.</a>
<a name="690"><span class="lineNum">     690 </span>            :          *</a>
<a name="691"><span class="lineNum">     691 </span>            :          * TODO: handle correctly with link ganging</a>
<a name="692"><span class="lineNum">     692 </span>            :          */</a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :                              NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL,</span></a>
<a name="695"><span class="lineNum">     695 </span>            :                                              NPU2_XSL_PSL_SCNTL_A0),</a>
<a name="696"><span class="lineNum">     696 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         reg |= NPU2_XSL_PSL_SCNTL_A0_MULTI_AFU_DIAL;</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base,</span></a>
<a name="699"><span class="lineNum">     699 </span>            :                         NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL,</a>
<a name="700"><span class="lineNum">     700 </span>            :                                         NPU2_XSL_PSL_SCNTL_A0),</a>
<a name="701"><span class="lineNum">     701 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :         chip_level = get_nimbus_level();</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :         if (chip_level == 0x20) {</span></a>
<a name="705"><span class="lineNum">     705 </span>            :                 /*</a>
<a name="706"><span class="lineNum">     706 </span>            :                  * Errata HW408041 (section 15.1.10 of NPU workbook)</a>
<a name="707"><span class="lineNum">     707 </span>            :                  * &quot;RA mismatch when both tlbie and checkout response</a>
<a name="708"><span class="lineNum">     708 </span>            :                  * are seen in same cycle&quot;</a>
<a name="709"><span class="lineNum">     709 </span>            :                  */</a>
<a name="710"><span class="lineNum">     710 </span>            :                 /* XSL_GP Register - Bloom Filter Disable */</a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 reg = npu2_scom_read(gcid, scom_base,</span></a>
<a name="712"><span class="lineNum">     712 </span>            :                                 NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL, NPU2_XSL_GP),</a>
<a name="713"><span class="lineNum">     713 </span>            :                                 NPU2_MISC_DA_LEN_8B);</a>
<a name="714"><span class="lineNum">     714 </span>            :                 /* To update XSL_GP, we must first write a magic value to it */</a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :                 npu2_scom_write(gcid, scom_base,</span></a>
<a name="716"><span class="lineNum">     716 </span>            :                                 NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL, NPU2_XSL_GP),</a>
<a name="717"><span class="lineNum">     717 </span>            :                                 NPU2_MISC_DA_LEN_8B, 0x0523790323000000UL);</a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 reg &amp;= ~NPU2_XSL_GP_BLOOM_FILTER_ENABLE;</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 npu2_scom_write(gcid, scom_base,</span></a>
<a name="720"><span class="lineNum">     720 </span>            :                                 NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL, NPU2_XSL_GP),</a>
<a name="721"><span class="lineNum">     721 </span>            :                                 NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="722"><span class="lineNum">     722 </span>            :         }</a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :         if (chip_level == 0x20 || chip_level == 0x21) {</span></a>
<a name="725"><span class="lineNum">     725 </span>            :                 /*</a>
<a name="726"><span class="lineNum">     726 </span>            :                  * DD2.0/2.1 EOA Bug. Fixed in DD2.2</a>
<a name="727"><span class="lineNum">     727 </span>            :                  */</a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :                 reg = 0x32F8000000000001UL;</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 npu2_scom_write(gcid, scom_base,</span></a>
<a name="730"><span class="lineNum">     730 </span>            :                                 NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL,</a>
<a name="731"><span class="lineNum">     731 </span>            :                                                 NPU2_XSL_DEF),</a>
<a name="732"><span class="lineNum">     732 </span>            :                                 NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="733"><span class="lineNum">     733 </span>            :         }</a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 : }</span></a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            : /* TODO: Merge this with NVLink implementation - we don't use the npu2_bar</a>
<a name="737"><span class="lineNum">     737 </span>            :  * wrapper for the PHY BARs yet */</a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 : static void write_bar(uint32_t gcid, uint32_t scom_base, uint64_t reg,</span></a>
<a name="739"><span class="lineNum">     739 </span>            :                       uint64_t addr, uint64_t size)</a>
<a name="740"><span class="lineNum">     740 </span>            : {</a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         int block;</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         switch (NPU2_REG(reg)) {</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :         case NPU2_PHY_BAR:</span></a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_PHY_BAR_ADDR, 0ul, addr &gt;&gt; 21);</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_PHY_BAR_ENABLE, val, 1);</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :         case NPU2_NTL0_BAR:</span></a>
<a name="749"><span class="lineNum">     749 </span>            :         case NPU2_NTL1_BAR:</a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_NTL_BAR_ADDR, 0ul, addr &gt;&gt; 16);</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_NTL_BAR_SIZE, val, ilog2(size &gt;&gt; 16));</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_NTL_BAR_ENABLE, val, 1);</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :         case NPU2_GENID_BAR:</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_GENID_BAR_ADDR, 0ul, addr &gt;&gt; 16);</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_GENID_BAR_ENABLE, val, 1);</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="758"><span class="lineNum">     758 </span>            :         default:</a>
<a name="759"><span class="lineNum">     759 </span>            :                 val = 0ul;</a>
<a name="760"><span class="lineNum">     760 </span>            :         }</a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         for (block = NPU2_BLOCK_SM_0; block &lt;= NPU2_BLOCK_SM_3; block++) {</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 npu2_scom_write(gcid, scom_base, NPU2_REG_OFFSET(0, block, reg),</span></a>
<a name="764"><span class="lineNum">     764 </span>            :                                 NPU2_MISC_DA_LEN_8B, val);</a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :                 prlog(PR_DEBUG, &quot;OCAPI: Setting BAR %llx to %llx\n&quot;,</span></a>
<a name="766"><span class="lineNum">     766 </span>            :                       NPU2_REG_OFFSET(0, block, reg), val);</a>
<a name="767"><span class="lineNum">     767 </span>            :         }</a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 : }</span></a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 : static void setup_global_mmio_bar(uint32_t gcid, uint32_t scom_base,</span></a>
<a name="771"><span class="lineNum">     771 </span>            :                                   uint64_t reg[])</a>
<a name="772"><span class="lineNum">     772 </span>            : {</a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :         uint64_t addr, size;</span></a>
<a name="774"><span class="lineNum">     774 </span>            : </a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: patching up PHY0 bar, %s\n&quot;, __func__);</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :         phys_map_get(gcid, NPU_PHY, 0, &amp;addr, &amp;size);</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineNoCov">          0 :         write_bar(gcid, scom_base,</span></a>
<a name="778"><span class="lineNum">     778 </span>            :                   NPU2_REG_OFFSET(NPU2_STACK_STCK_2, 0, NPU2_PHY_BAR),</a>
<a name="779"><span class="lineNum">     779 </span>            :                 addr, size);</a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: patching up PHY1 bar, %s\n&quot;, __func__);</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         phys_map_get(gcid, NPU_PHY, 1, &amp;addr, &amp;size);</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         write_bar(gcid, scom_base,</span></a>
<a name="783"><span class="lineNum">     783 </span>            :                   NPU2_REG_OFFSET(NPU2_STACK_STCK_1, 0, NPU2_PHY_BAR),</a>
<a name="784"><span class="lineNum">     784 </span>            :                 addr, size);</a>
<a name="785"><span class="lineNum">     785 </span>            : </a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: setup global mmio, %s\n&quot;, __func__);</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         phys_map_get(gcid, NPU_REGS, 0, &amp;addr, &amp;size);</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         write_bar(gcid, scom_base,</span></a>
<a name="789"><span class="lineNum">     789 </span>            :                   NPU2_REG_OFFSET(NPU2_STACK_STCK_0, 0, NPU2_PHY_BAR),</a>
<a name="790"><span class="lineNum">     790 </span>            :                 addr, size);</a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         reg[0] = addr;</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         reg[1] = size;</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 : }</span></a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            : /* Procedure 13.1.3.8 - AFU MMIO Range BARs */</a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 : static void setup_afu_mmio_bars(uint32_t gcid, uint32_t scom_base,</span></a>
<a name="797"><span class="lineNum">     797 </span>            :                                 struct npu2_dev *dev)</a>
<a name="798"><span class="lineNum">     798 </span>            : {</a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :         uint64_t stack = index_to_stack(dev-&gt;brick_index);</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :         uint64_t offset = index_to_block(dev-&gt;brick_index) == NPU2_BLOCK_OTL0 ?</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :                 NPU2_NTL0_BAR : NPU2_NTL1_BAR;</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :         uint64_t pa_offset = index_to_block(dev-&gt;brick_index) == NPU2_BLOCK_OTL0 ?</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :                 NPU2_CQ_CTL_MISC_MMIOPA0_CONFIG :</span></a>
<a name="804"><span class="lineNum">     804 </span>            :                 NPU2_CQ_CTL_MISC_MMIOPA1_CONFIG;</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :         uint64_t addr, size, reg;</span></a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Setup AFU MMIO BARs\n&quot;, __func__);</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         phys_map_get(gcid, NPU_OCAPI_MMIO, dev-&gt;brick_index, &amp;addr, &amp;size);</span></a>
<a name="809"><span class="lineNum">     809 </span>            : </a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: AFU MMIO set to %llx, size %llx\n&quot;, addr, size);</span></a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :         write_bar(gcid, scom_base, NPU2_REG_OFFSET(stack, 0, offset), addr,</span></a>
<a name="812"><span class="lineNum">     812 </span>            :                 size);</a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :         dev-&gt;bars[0].npu2_bar.base = addr;</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :         dev-&gt;bars[0].npu2_bar.size = size;</span></a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_CQ_CTL_MISC_MMIOPA_ADDR, 0ull, addr &gt;&gt; 16);</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :         reg = SETFIELD(NPU2_CQ_CTL_MISC_MMIOPA_SIZE, reg, ilog2(size &gt;&gt; 16));</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: PA translation %llx\n&quot;, reg);</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base,</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :                         NPU2_REG_OFFSET(stack, NPU2_BLOCK_CTL,</span></a>
<a name="821"><span class="lineNum">     821 </span>            :                                         pa_offset),</a>
<a name="822"><span class="lineNum">     822 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 : }</span></a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            : /* Procedure 13.1.3.9 - AFU Config BARs */</a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 : static void setup_afu_config_bars(uint32_t gcid, uint32_t scom_base,</span></a>
<a name="827"><span class="lineNum">     827 </span>            :                                   struct npu2_dev *dev)</a>
<a name="828"><span class="lineNum">     828 </span>            : {</a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :         uint64_t stack = index_to_stack(dev-&gt;brick_index);</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :         int stack_num = stack - NPU2_STACK_STCK_0;</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         uint64_t addr, size;</span></a>
<a name="832"><span class="lineNum">     832 </span>            : </a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: %s: Setup AFU Config BARs\n&quot;, __func__);</span></a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :         phys_map_get(gcid, NPU_GENID, stack_num, &amp;addr, &amp;size);</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: Assigning GENID BAR: %016llx\n&quot;, addr);</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :         write_bar(gcid, scom_base, NPU2_REG_OFFSET(stack, 0, NPU2_GENID_BAR),</span></a>
<a name="837"><span class="lineNum">     837 </span>            :                 addr, size);</a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :         dev-&gt;bars[1].npu2_bar.base = addr;</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :         dev-&gt;bars[1].npu2_bar.size = size;</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 : }</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 : static void otl_enabletx(uint32_t gcid, uint32_t scom_base,</span></a>
<a name="843"><span class="lineNum">     843 </span>            :                         struct npu2_dev *dev)</a>
<a name="844"><span class="lineNum">     844 </span>            : {</a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :         uint64_t stack = index_to_stack(dev-&gt;brick_index);</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :         uint64_t block = index_to_block(dev-&gt;brick_index);</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span>            :         /* OTL Config 2 Register */</a>
<a name="850"><span class="lineNum">     850 </span>            :         /* Transmit Enable */</a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         OCAPIDBG(dev, &quot;Enabling TX\n&quot;);</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :         reg = 0;</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :         reg |= NPU2_OTL_CONFIG2_TX_SEND_EN;</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :         npu2_scom_write(gcid, scom_base, NPU2_OTL_CONFIG2(stack, block),</span></a>
<a name="855"><span class="lineNum">     855 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(gcid, scom_base, NPU2_OTL_VC_CREDITS(stack, block),</span></a>
<a name="858"><span class="lineNum">     858 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :         OCAPIDBG(dev, &quot;credit counter: %llx\n&quot;, reg);</span></a>
<a name="860"><span class="lineNum">     860 </span>            :         /* TODO: Abort if credits are zero */</a>
<a name="861"><span class="lineNum">     861 </span><span class="lineNoCov">          0 : }</span></a>
<a name="862"><span class="lineNum">     862 </span>            : </a>
<a name="863"><span class="lineNum">     863 </span>            : static uint8_t get_reset_pin(struct npu2_dev *dev)</a>
<a name="864"><span class="lineNum">     864 </span>            : {</a>
<a name="865"><span class="lineNum">     865 </span>            :         uint8_t pin;</a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span>            :         switch (dev-&gt;brick_index) {</a>
<a name="868"><span class="lineNum">     868 </span>            :         case 2:</a>
<a name="869"><span class="lineNum">     869 </span>            :                 pin = platform.ocapi-&gt;i2c_reset_brick2;</a>
<a name="870"><span class="lineNum">     870 </span>            :                 break;</a>
<a name="871"><span class="lineNum">     871 </span>            :         case 3:</a>
<a name="872"><span class="lineNum">     872 </span>            :                 pin = platform.ocapi-&gt;i2c_reset_brick3;</a>
<a name="873"><span class="lineNum">     873 </span>            :                 break;</a>
<a name="874"><span class="lineNum">     874 </span>            :         case 4:</a>
<a name="875"><span class="lineNum">     875 </span>            :                 pin = platform.ocapi-&gt;i2c_reset_brick4;</a>
<a name="876"><span class="lineNum">     876 </span>            :                 break;</a>
<a name="877"><span class="lineNum">     877 </span>            :         case 5:</a>
<a name="878"><span class="lineNum">     878 </span>            :                 pin = platform.ocapi-&gt;i2c_reset_brick5;</a>
<a name="879"><span class="lineNum">     879 </span>            :                 break;</a>
<a name="880"><span class="lineNum">     880 </span>            :         default:</a>
<a name="881"><span class="lineNum">     881 </span>            :                 assert(false);</a>
<a name="882"><span class="lineNum">     882 </span>            :         }</a>
<a name="883"><span class="lineNum">     883 </span>            :         return pin;</a>
<a name="884"><span class="lineNum">     884 </span>            : }</a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 : static void assert_adapter_reset(struct npu2_dev *dev)</span></a>
<a name="887"><span class="lineNum">     887 </span>            : {</a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :         uint8_t pin, data;</span></a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :         pin = get_reset_pin(dev);</span></a>
<a name="892"><span class="lineNum">     892 </span>            :         /*</a>
<a name="893"><span class="lineNum">     893 </span>            :          * set the i2c reset pin in output mode</a>
<a name="894"><span class="lineNum">     894 </span>            :          *</a>
<a name="895"><span class="lineNum">     895 </span>            :          * On the 9554 device, register 3 is the configuration</a>
<a name="896"><span class="lineNum">     896 </span>            :          * register and a pin is in output mode if its value is 0</a>
<a name="897"><span class="lineNum">     897 </span>            :          */</a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :         lock(&amp;dev-&gt;npu-&gt;i2c_lock);</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :         dev-&gt;npu-&gt;i2c_pin_mode &amp;= ~pin;</span></a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :         data = dev-&gt;npu-&gt;i2c_pin_mode;</span></a>
<a name="901"><span class="lineNum">     901 </span>            : </a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :         rc = i2c_request_send(dev-&gt;npu-&gt;i2c_port_id_ocapi,</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                         platform.ocapi-&gt;i2c_reset_addr, SMBUS_WRITE,</span></a>
<a name="904"><span class="lineNum">     904 </span>            :                         0x3, 1,</a>
<a name="905"><span class="lineNum">     905 </span>            :                         &amp;data, sizeof(data), 120);</a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 :                 goto err;</span></a>
<a name="908"><span class="lineNum">     908 </span>            : </a>
<a name="909"><span class="lineNum">     909 </span>            :         /* register 1 controls the signal, reset is active low */</a>
<a name="910"><span class="lineNum">     910 </span><span class="lineNoCov">          0 :         dev-&gt;npu-&gt;i2c_pin_wr_state &amp;= ~pin;</span></a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :         data = dev-&gt;npu-&gt;i2c_pin_wr_state;</span></a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :         rc = i2c_request_send(dev-&gt;npu-&gt;i2c_port_id_ocapi,</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                         platform.ocapi-&gt;i2c_reset_addr, SMBUS_WRITE,</span></a>
<a name="915"><span class="lineNum">     915 </span>            :                         0x1, 1,</a>
<a name="916"><span class="lineNum">     916 </span>            :                         &amp;data, sizeof(data), 120);</a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :                 goto err;</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         unlock(&amp;dev-&gt;npu-&gt;i2c_lock);</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :         return;</span></a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 : err:</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :         unlock(&amp;dev-&gt;npu-&gt;i2c_lock);</span></a>
<a name="924"><span class="lineNum">     924 </span>            :         /**</a>
<a name="925"><span class="lineNum">     925 </span>            :          * @fwts-label OCAPIDeviceResetFailed</a>
<a name="926"><span class="lineNum">     926 </span>            :          * @fwts-advice There was an error attempting to send</a>
<a name="927"><span class="lineNum">     927 </span>            :          * a reset signal over I2C to the OpenCAPI device.</a>
<a name="928"><span class="lineNum">     928 </span>            :          */</a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         OCAPIERR(dev, &quot;Error writing I2C reset signal: %d\n&quot;, rc);</span></a>
<a name="930"><span class="lineNum">     930 </span>            : }</a>
<a name="931"><span class="lineNum">     931 </span>            : </a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 : static void deassert_adapter_reset(struct npu2_dev *dev)</span></a>
<a name="933"><span class="lineNum">     933 </span>            : {</a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :         uint8_t pin, data;</span></a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         pin = get_reset_pin(dev);</span></a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :         lock(&amp;dev-&gt;npu-&gt;i2c_lock);</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :         dev-&gt;npu-&gt;i2c_pin_wr_state |= pin;</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :         data = dev-&gt;npu-&gt;i2c_pin_wr_state;</span></a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :         rc = i2c_request_send(dev-&gt;npu-&gt;i2c_port_id_ocapi,</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :                         platform.ocapi-&gt;i2c_reset_addr, SMBUS_WRITE,</span></a>
<a name="945"><span class="lineNum">     945 </span>            :                         0x1, 1,</a>
<a name="946"><span class="lineNum">     946 </span>            :                         &amp;data, sizeof(data), 120);</a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 :         unlock(&amp;dev-&gt;npu-&gt;i2c_lock);</span></a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="949"><span class="lineNum">     949 </span>            :                 /**</a>
<a name="950"><span class="lineNum">     950 </span>            :                  * @fwts-label OCAPIDeviceResetFailed</a>
<a name="951"><span class="lineNum">     951 </span>            :                  * @fwts-advice There was an error attempting to send</a>
<a name="952"><span class="lineNum">     952 </span>            :                  * a reset signal over I2C to the OpenCAPI device.</a>
<a name="953"><span class="lineNum">     953 </span>            :                  */</a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev, &quot;Error writing I2C reset signal: %d\n&quot;, rc);</span></a>
<a name="955"><span class="lineNum">     955 </span>            :         }</a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 : }</span></a>
<a name="957"><span class="lineNum">     957 </span>            : </a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 : static void setup_perf_counters(struct npu2_dev *dev)</span></a>
<a name="959"><span class="lineNum">     959 </span>            : {</a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :         uint64_t addr, reg, link;</span></a>
<a name="961"><span class="lineNum">     961 </span>            : </a>
<a name="962"><span class="lineNum">     962 </span>            :         /*</a>
<a name="963"><span class="lineNum">     963 </span>            :          * setup the DLL perf counters to check CRC errors detected by</a>
<a name="964"><span class="lineNum">     964 </span>            :          * the NPU or the adapter.</a>
<a name="965"><span class="lineNum">     965 </span>            :          *</a>
<a name="966"><span class="lineNum">     966 </span>            :          * Counter 0: link 0/ODL0, CRC error detected by ODL</a>
<a name="967"><span class="lineNum">     967 </span>            :          * Counter 1: link 0/ODL0, CRC error detected by DLx</a>
<a name="968"><span class="lineNum">     968 </span>            :          * Counter 2: link 1/ODL1, CRC error detected by ODL</a>
<a name="969"><span class="lineNum">     969 </span>            :          * Counter 3: link 1/ODL1, CRC error detected by DLx</a>
<a name="970"><span class="lineNum">     970 </span>            :          */</a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :         if ((dev-&gt;brick_index == 2) || (dev-&gt;brick_index == 5))</span></a>
<a name="972"><span class="lineNum">     972 </span>            :                 link = 0;</a>
<a name="973"><span class="lineNum">     973 </span>            :         else</a>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 :                 link = 1;</span></a>
<a name="975"><span class="lineNum">     975 </span>            : </a>
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :         addr = OB_DLL_PERF_MONITOR_CONFIG(dev-&gt;brick_index);</span></a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :         xscom_read(dev-&gt;npu-&gt;chip_id, addr, &amp;reg);</span></a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :         if (link == 0) {</span></a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(OB_DLL_PERF_MONITOR_CONFIG_ENABLE, reg,</span></a>
<a name="980"><span class="lineNum">     980 </span>            :                         OB_DLL_PERF_MONITOR_CONFIG_LINK0);</a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(OB_DLL_PERF_MONITOR_CONFIG_ENABLE &gt;&gt; 2, reg,</span></a>
<a name="982"><span class="lineNum">     982 </span>            :                         OB_DLL_PERF_MONITOR_CONFIG_LINK0);</a>
<a name="983"><span class="lineNum">     983 </span>            :         } else {</a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(OB_DLL_PERF_MONITOR_CONFIG_ENABLE &gt;&gt; 4, reg,</span></a>
<a name="985"><span class="lineNum">     985 </span>            :                         OB_DLL_PERF_MONITOR_CONFIG_LINK1);</a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(OB_DLL_PERF_MONITOR_CONFIG_ENABLE &gt;&gt; 6, reg,</span></a>
<a name="987"><span class="lineNum">     987 </span>            :                         OB_DLL_PERF_MONITOR_CONFIG_LINK1);</a>
<a name="988"><span class="lineNum">     988 </span>            :         }</a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_DLL_PERF_MONITOR_CONFIG_SIZE, reg,</span></a>
<a name="990"><span class="lineNum">     990 </span>            :                 OB_DLL_PERF_MONITOR_CONFIG_SIZE16);</a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :         xscom_write(dev-&gt;npu-&gt;chip_id,</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 OB_DLL_PERF_MONITOR_CONFIG(dev-&gt;brick_index), reg);</span></a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         OCAPIDBG(dev, &quot;perf counter config %llx = %llx\n&quot;, addr, reg);</span></a>
<a name="994"><span class="lineNum">     994 </span>            : </a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :         addr = OB_DLL_PERF_MONITOR_SELECT(dev-&gt;brick_index);</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :         xscom_read(dev-&gt;npu-&gt;chip_id, addr, &amp;reg);</span></a>
<a name="997"><span class="lineNum">     997 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_DLL_PERF_MONITOR_SELECT_COUNTER &gt;&gt; (link * 16),</span></a>
<a name="998"><span class="lineNum">     998 </span>            :                 reg, OB_DLL_PERF_MONITOR_SELECT_CRC_ODL);</a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 :         reg = SETFIELD(OB_DLL_PERF_MONITOR_SELECT_COUNTER &gt;&gt; ((link * 16) + 8),</span></a>
<a name="1000"><span class="lineNum">    1000 </span>            :                 reg, OB_DLL_PERF_MONITOR_SELECT_CRC_DLX);</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         xscom_write(dev-&gt;npu-&gt;chip_id, addr, reg);</span></a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         OCAPIDBG(dev, &quot;perf counter select %llx = %llx\n&quot;, addr, reg);</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1004"><span class="lineNum">    1004 </span>            : </a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 : static void check_perf_counters(struct npu2_dev *dev)</span></a>
<a name="1006"><span class="lineNum">    1006 </span>            : {</a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         uint64_t addr, reg, link0, link1;</span></a>
<a name="1008"><span class="lineNum">    1008 </span>            : </a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         addr = OB_DLL_PERF_COUNTER0(dev-&gt;brick_index);</span></a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         xscom_read(dev-&gt;npu-&gt;chip_id, addr, &amp;reg);</span></a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         link0 = GETFIELD(PPC_BITMASK(0, 31), reg);</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         link1 = GETFIELD(PPC_BITMASK(32, 63), reg);</span></a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         if (link0 || link1)</span></a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev, &quot;CRC error count link0=%08llx link1=%08llx\n&quot;,</span></a>
<a name="1015"><span class="lineNum">    1015 </span>            :                         link0, link1);</a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1017"><span class="lineNum">    1017 </span>            : </a>
<a name="1018"><span class="lineNum">    1018 </span>            : static void set_init_pattern(uint32_t gcid, struct npu2_dev *dev)</a>
<a name="1019"><span class="lineNum">    1019 </span>            : {</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         uint64_t reg, config_xscom;</a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span>            :         config_xscom = OB_ODL_CONFIG(dev-&gt;brick_index);</a>
<a name="1023"><span class="lineNum">    1023 </span>            :         /* Transmit Pattern A */</a>
<a name="1024"><span class="lineNum">    1024 </span>            :         xscom_read(gcid, config_xscom, &amp;reg);</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         reg = SETFIELD(OB_ODL_CONFIG_TRAIN_MODE, reg, 0b0001);</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         xscom_write(gcid, config_xscom, reg);</a>
<a name="1027"><span class="lineNum">    1027 </span>            : }</a>
<a name="1028"><span class="lineNum">    1028 </span>            : </a>
<a name="1029"><span class="lineNum">    1029 </span>            : static void start_training(uint32_t gcid, struct npu2_dev *dev)</a>
<a name="1030"><span class="lineNum">    1030 </span>            : {</a>
<a name="1031"><span class="lineNum">    1031 </span>            :         uint64_t reg, config_xscom;</a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span>            :         config_xscom = OB_ODL_CONFIG(dev-&gt;brick_index);</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         /* Start training */</a>
<a name="1035"><span class="lineNum">    1035 </span>            :         xscom_read(gcid, config_xscom, &amp;reg);</a>
<a name="1036"><span class="lineNum">    1036 </span>            :         reg = SETFIELD(OB_ODL_CONFIG_TRAIN_MODE, reg, 0b1000);</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         xscom_write(gcid, config_xscom, reg);</a>
<a name="1038"><span class="lineNum">    1038 </span>            : }</a>
<a name="1039"><span class="lineNum">    1039 </span>            : </a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_get_presence_state(struct pci_slot __unused *slot,</span></a>
<a name="1041"><span class="lineNum">    1041 </span>            :                                                 uint8_t *val)</a>
<a name="1042"><span class="lineNum">    1042 </span>            : {</a>
<a name="1043"><span class="lineNum">    1043 </span>            :         /*</a>
<a name="1044"><span class="lineNum">    1044 </span>            :          * Presence detection for OpenCAPI is currently done at the start of</a>
<a name="1045"><span class="lineNum">    1045 </span>            :          * NPU initialisation, and we only create slots if a device is present.</a>
<a name="1046"><span class="lineNum">    1046 </span>            :          * As such we will never be asked to get the presence of a slot that's</a>
<a name="1047"><span class="lineNum">    1047 </span>            :          * empty.</a>
<a name="1048"><span class="lineNum">    1048 </span>            :          *</a>
<a name="1049"><span class="lineNum">    1049 </span>            :          * This may change if we ever support hotplug down the track.</a>
<a name="1050"><span class="lineNum">    1050 </span>            :          */</a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         *val = true;</span></a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1053"><span class="lineNum">    1053 </span>            : }</a>
<a name="1054"><span class="lineNum">    1054 </span>            : </a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 : static enum OpalShpcLinkState get_link_width(uint64_t odl_status)</span></a>
<a name="1056"><span class="lineNum">    1056 </span>            : {</a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         uint64_t tx_lanes, rx_lanes, state;</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            : </a>
<a name="1059"><span class="lineNum">    1059 </span>            :         /*</a>
<a name="1060"><span class="lineNum">    1060 </span>            :          * On P9, the 'trained mode' field of the ODL status is</a>
<a name="1061"><span class="lineNum">    1061 </span>            :          * hard-coded to x8 and is useless for us. We need to look at</a>
<a name="1062"><span class="lineNum">    1062 </span>            :          * the status of the individual lanes.</a>
<a name="1063"><span class="lineNum">    1063 </span>            :          * The link trains at x8, x4 or not at all.</a>
<a name="1064"><span class="lineNum">    1064 </span>            :          */</a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         state = GETFIELD(OB_ODL_STATUS_TRAINING_STATE_MACHINE, odl_status);</span></a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         if (state != OCAPI_LINK_STATE_TRAINED)</span></a>
<a name="1067"><span class="lineNum">    1067 </span>            :                 return OPAL_SHPC_LINK_DOWN;</a>
<a name="1068"><span class="lineNum">    1068 </span>            : </a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         rx_lanes = GETFIELD(OB_ODL_STATUS_RX_TRAINED_LANES, odl_status);</span></a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         tx_lanes = GETFIELD(OB_ODL_STATUS_TX_TRAINED_LANES, odl_status);</span></a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         if ((rx_lanes != 0xFF) || (tx_lanes != 0xFF))</span></a>
<a name="1072"><span class="lineNum">    1072 </span>            :                 return OPAL_SHPC_LINK_UP_x4;</a>
<a name="1073"><span class="lineNum">    1073 </span>            :         else</a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 :                 return OPAL_SHPC_LINK_UP_x8;</span></a>
<a name="1075"><span class="lineNum">    1075 </span>            : }</a>
<a name="1076"><span class="lineNum">    1076 </span>            : </a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_get_link_state(struct pci_slot *slot, uint8_t *val)</span></a>
<a name="1078"><span class="lineNum">    1078 </span>            : {</a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(slot-&gt;phb);</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            : </a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         reg = get_odl_status(dev-&gt;npu-&gt;chip_id, dev-&gt;brick_index);</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         *val = get_link_width(reg);</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1085"><span class="lineNum">    1085 </span>            : }</a>
<a name="1086"><span class="lineNum">    1086 </span>            : </a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 : static void check_trained_link(struct npu2_dev *dev, uint64_t odl_status)</span></a>
<a name="1088"><span class="lineNum">    1088 </span>            : {</a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         if (get_link_width(odl_status) != OPAL_SHPC_LINK_UP_x8) {</span></a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev, &quot;Link trained in degraded mode (%016llx)\n&quot;,</span></a>
<a name="1091"><span class="lineNum">    1091 </span>            :                         odl_status);</a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                 OCAPIDBG(dev, &quot;Link endpoint info: %016llx\n&quot;,</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            :                         get_odl_endpoint_info(dev-&gt;npu-&gt;chip_id, dev-&gt;brick_index));</a>
<a name="1094"><span class="lineNum">    1094 </span>            :         }</a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1096"><span class="lineNum">    1096 </span>            : </a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_retry_state(struct pci_slot *slot,</span></a>
<a name="1098"><span class="lineNum">    1098 </span>            :                                          uint64_t odl_status)</a>
<a name="1099"><span class="lineNum">    1099 </span>            : {</a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(slot-&gt;phb);</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         uint32_t chip_id = dev-&gt;npu-&gt;chip_id;</span></a>
<a name="1102"><span class="lineNum">    1102 </span>            : </a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         if (!slot-&gt;link_retries--) {</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            :                 /**</a>
<a name="1105"><span class="lineNum">    1105 </span>            :                  * @fwts-label OCAPILinkTrainingFailed</a>
<a name="1106"><span class="lineNum">    1106 </span>            :                  * @fwts-advice The OpenCAPI link training procedure failed.</a>
<a name="1107"><span class="lineNum">    1107 </span>            :                  * This indicates a hardware or firmware bug. OpenCAPI</a>
<a name="1108"><span class="lineNum">    1108 </span>            :                  * functionality will not be available on this link.</a>
<a name="1109"><span class="lineNum">    1109 </span>            :                  */</a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev,</span></a>
<a name="1111"><span class="lineNum">    1111 </span>            :                         &quot;Link failed to train, final link status: %016llx\n&quot;,</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                         odl_status);</a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 OCAPIDBG(dev, &quot;Final link training status: %016llx\n&quot;,</span></a>
<a name="1114"><span class="lineNum">    1114 </span>            :                         get_odl_training_status(chip_id, dev-&gt;brick_index));</a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 return OPAL_HARDWARE;</span></a>
<a name="1116"><span class="lineNum">    1116 </span>            :         }</a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         OCAPIERR(dev, &quot;Link failed to train, retrying\n&quot;);</span></a>
<a name="1119"><span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         OCAPIDBG(dev, &quot;Link status: %016llx, training status: %016llx\n&quot;,</span></a>
<a name="1120"><span class="lineNum">    1120 </span>            :                 odl_status,</a>
<a name="1121"><span class="lineNum">    1121 </span>            :                 get_odl_training_status(chip_id, dev-&gt;brick_index));</a>
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :         pci_slot_set_state(slot, OCAPI_SLOT_FRESET_INIT);</span></a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         return pci_slot_set_sm_timeout(slot, msecs_to_tb(1));</span></a>
<a name="1125"><span class="lineNum">    1125 </span>            : }</a>
<a name="1126"><span class="lineNum">    1126 </span>            : </a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_poll_link(struct pci_slot *slot)</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            : {</a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(slot-&gt;phb);</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         uint32_t chip_id = dev-&gt;npu-&gt;chip_id;</span></a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         switch (slot-&gt;state) {</span></a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_NORMAL:</span></a>
<a name="1135"><span class="lineNum">    1135 </span>            :         case OCAPI_SLOT_LINK_START:</a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                 OCAPIDBG(dev, &quot;Start polling\n&quot;);</span></a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                 pci_slot_set_state(slot, OCAPI_SLOT_LINK_WAIT);</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            :                 /* fall-through */</a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_LINK_WAIT:</span></a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                 reg = get_odl_status(chip_id, dev-&gt;brick_index);</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                 if (GETFIELD(OB_ODL_STATUS_TRAINING_STATE_MACHINE, reg) ==</span></a>
<a name="1142"><span class="lineNum">    1142 </span>            :                         OCAPI_LINK_STATE_TRAINED) {</a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                         OCAPIINF(dev, &quot;link trained in %lld ms\n&quot;,</span></a>
<a name="1144"><span class="lineNum">    1144 </span>            :                                 OCAPI_LINK_TRAINING_TIMEOUT - slot-&gt;retries);</a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                         check_trained_link(dev, reg);</span></a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                         pci_slot_set_state(slot, OCAPI_SLOT_LINK_TRAINED);</span></a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                         return pci_slot_set_sm_timeout(slot, msecs_to_tb(1));</span></a>
<a name="1148"><span class="lineNum">    1148 </span>            :                 }</a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 if (slot-&gt;retries-- == 0)</span></a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 :                         return npu2_opencapi_retry_state(slot, reg);</span></a>
<a name="1151"><span class="lineNum">    1151 </span>            : </a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                 return pci_slot_set_sm_timeout(slot, msecs_to_tb(1));</span></a>
<a name="1153"><span class="lineNum">    1153 </span>            : </a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_LINK_TRAINED:</span></a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                 otl_enabletx(chip_id, dev-&gt;npu-&gt;xscom_base, dev);</span></a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                 pci_slot_set_state(slot, OCAPI_SLOT_NORMAL);</span></a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                 check_perf_counters(dev);</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                 dev-&gt;phb_ocapi.scan_map = 1;</span></a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev, &quot;unexpected slot state %08x\n&quot;, slot-&gt;state);</span></a>
<a name="1163"><span class="lineNum">    1163 </span>            : </a>
<a name="1164"><span class="lineNum">    1164 </span>            :         }</a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         pci_slot_set_state(slot, OCAPI_SLOT_NORMAL);</span></a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         return OPAL_HARDWARE;</span></a>
<a name="1167"><span class="lineNum">    1167 </span>            : }</a>
<a name="1168"><span class="lineNum">    1168 </span>            : </a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_creset(struct pci_slot *slot __unused)</span></a>
<a name="1170"><span class="lineNum">    1170 </span>            : {</a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(slot-&gt;phb);</span></a>
<a name="1172"><span class="lineNum">    1172 </span>            : </a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         OCAPIERR(dev, &quot;creset not supported\n&quot;);</span></a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         return OPAL_UNSUPPORTED;</span></a>
<a name="1175"><span class="lineNum">    1175 </span>            : }</a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_freset(struct pci_slot *slot)</span></a>
<a name="1178"><span class="lineNum">    1178 </span>            : {</a>
<a name="1179"><span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(slot-&gt;phb);</span></a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         uint32_t chip_id = dev-&gt;npu-&gt;chip_id;</span></a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         uint8_t presence = 1;</span></a>
<a name="1182"><span class="lineNum">    1182 </span>            : </a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         switch (slot-&gt;state) {</span></a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_NORMAL:</span></a>
<a name="1185"><span class="lineNum">    1185 </span>            :         case OCAPI_SLOT_FRESET_START:</a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                 OCAPIDBG(dev, &quot;FRESET starts\n&quot;);</span></a>
<a name="1187"><span class="lineNum">    1187 </span>            : </a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                 if (slot-&gt;ops.get_presence_state)</span></a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                         slot-&gt;ops.get_presence_state(slot, &amp;presence);</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 if (!presence) {</span></a>
<a name="1191"><span class="lineNum">    1191 </span>            :                         /*</a>
<a name="1192"><span class="lineNum">    1192 </span>            :                          * FIXME: if there's no card on the link, we</a>
<a name="1193"><span class="lineNum">    1193 </span>            :                          * should consider powering off the unused</a>
<a name="1194"><span class="lineNum">    1194 </span>            :                          * lanes to save energy</a>
<a name="1195"><span class="lineNum">    1195 </span>            :                          */</a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                         OCAPIINF(dev, &quot;no card detected\n&quot;);</span></a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                         return OPAL_SUCCESS;</span></a>
<a name="1198"><span class="lineNum">    1198 </span>            :                 }</a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 if (dev-&gt;train_need_fence) {</span></a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                         OCAPIDBG(dev, &quot;Fencing OTL during reset\n&quot;);</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                         set_fence_control(chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                                         dev-&gt;brick_index, 0b11);</span></a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                         npu2_write(dev-&gt;npu, NPU2_MISC_FENCE_STATE,</span></a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                                 PPC_BIT(dev-&gt;brick_index + 6));</span></a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                         dev-&gt;train_fenced = true;</span></a>
<a name="1206"><span class="lineNum">    1206 </span>            :                 }</a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 dev-&gt;train_need_fence = true;</span></a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                 slot-&gt;link_retries = OCAPI_LINK_TRAINING_RETRIES;</span></a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                 npu2_opencapi_phy_reset(dev);</span></a>
<a name="1210"><span class="lineNum">    1210 </span>            :                 /* fall-through */</a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_FRESET_INIT:</span></a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 assert_odl_reset(chip_id, dev-&gt;brick_index);</span></a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                 assert_adapter_reset(dev);</span></a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 pci_slot_set_state(slot,</span></a>
<a name="1215"><span class="lineNum">    1215 </span>            :                                 OCAPI_SLOT_FRESET_ASSERT_DELAY);</a>
<a name="1216"><span class="lineNum">    1216 </span>            :                 /* assert for 5ms */</a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 return pci_slot_set_sm_timeout(slot, msecs_to_tb(5));</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_FRESET_ASSERT_DELAY:</span></a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 deassert_odl_reset(chip_id, dev-&gt;brick_index);</span></a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 pci_slot_set_state(slot,</span></a>
<a name="1222"><span class="lineNum">    1222 </span>            :                                 OCAPI_SLOT_FRESET_DEASSERT_DELAY);</a>
<a name="1223"><span class="lineNum">    1223 </span>            :                 /*</a>
<a name="1224"><span class="lineNum">    1224 </span>            :                  * Minimal delay before taking adapter out of</a>
<a name="1225"><span class="lineNum">    1225 </span>            :                  * reset. Could be useless, but doesn't hurt</a>
<a name="1226"><span class="lineNum">    1226 </span>            :                  */</a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 return pci_slot_set_sm_timeout(slot, msecs_to_tb(1));</span></a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_FRESET_DEASSERT_DELAY:</span></a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                 deassert_adapter_reset(dev);</span></a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                 pci_slot_set_state(slot,</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            :                                 OCAPI_SLOT_FRESET_DEASSERT_DELAY2);</a>
<a name="1233"><span class="lineNum">    1233 </span>            :                 /* give 250ms to device to be ready */</a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 return pci_slot_set_sm_timeout(slot, msecs_to_tb(250));</span></a>
<a name="1235"><span class="lineNum">    1235 </span>            : </a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_FRESET_DEASSERT_DELAY2:</span></a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                 if (dev-&gt;train_fenced) {</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                         OCAPIDBG(dev, &quot;Unfencing OTL after reset\n&quot;);</span></a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                         npu2_write(dev-&gt;npu, NPU2_MISC_FENCE_STATE,</span></a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                                    PPC_BIT(dev-&gt;brick_index));</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                         set_fence_control(chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                                           dev-&gt;brick_index, 0b00);</span></a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                         dev-&gt;train_fenced = false;</span></a>
<a name="1244"><span class="lineNum">    1244 </span>            :                 }</a>
<a name="1245"><span class="lineNum">    1245 </span>            : </a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 set_init_pattern(chip_id, dev);</span></a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 pci_slot_set_state(slot,</span></a>
<a name="1248"><span class="lineNum">    1248 </span>            :                                 OCAPI_SLOT_FRESET_INIT_DELAY);</a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                 return pci_slot_set_sm_timeout(slot, msecs_to_tb(5));</span></a>
<a name="1250"><span class="lineNum">    1250 </span>            : </a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         case OCAPI_SLOT_FRESET_INIT_DELAY:</span></a>
<a name="1252"><span class="lineNum">    1252 </span>            :                 /* Bump lanes - this improves training reliability */</a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                 npu2_opencapi_bump_ui_lane(dev);</span></a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 start_training(chip_id, dev);</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 slot-&gt;retries = OCAPI_LINK_TRAINING_TIMEOUT;</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 pci_slot_set_state(slot, OCAPI_SLOT_LINK_START);</span></a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 return slot-&gt;ops.poll_link(slot);</span></a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev, &quot;FRESET: unexpected slot state %08x\n&quot;,</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            :                         slot-&gt;state);</a>
<a name="1262"><span class="lineNum">    1262 </span>            :         }</a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         pci_slot_set_state(slot, OCAPI_SLOT_NORMAL);</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         return OPAL_HARDWARE;</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            : }</a>
<a name="1266"><span class="lineNum">    1266 </span>            : </a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_hreset(struct pci_slot *slot __unused)</span></a>
<a name="1268"><span class="lineNum">    1268 </span>            : {</a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(slot-&gt;phb);</span></a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         OCAPIERR(dev, &quot;hreset not supported\n&quot;);</span></a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         return OPAL_UNSUPPORTED;</span></a>
<a name="1273"><span class="lineNum">    1273 </span>            : }</a>
<a name="1274"><span class="lineNum">    1274 </span>            : </a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 : static struct pci_slot *npu2_opencapi_slot_create(struct phb *phb)</span></a>
<a name="1276"><span class="lineNum">    1276 </span>            : {</a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         struct pci_slot *slot;</span></a>
<a name="1278"><span class="lineNum">    1278 </span>            : </a>
<a name="1279"><span class="lineNum">    1279 </span><span class="lineNoCov">          0 :         slot = pci_slot_alloc(phb, NULL);</span></a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         if (!slot)</span></a>
<a name="1281"><span class="lineNum">    1281 </span>            :                 return slot;</a>
<a name="1282"><span class="lineNum">    1282 </span>            : </a>
<a name="1283"><span class="lineNum">    1283 </span>            :         /* TODO: Figure out other slot functions */</a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_presence_state  = npu2_opencapi_get_presence_state;</span></a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_link_state      = npu2_opencapi_get_link_state;</span></a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_power_state     = NULL;</span></a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_attention_state = NULL;</span></a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_latch_state     = NULL;</span></a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :         slot-&gt;ops.set_power_state     = NULL;</span></a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         slot-&gt;ops.set_attention_state = NULL;</span></a>
<a name="1291"><span class="lineNum">    1291 </span>            : </a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         slot-&gt;ops.poll_link           = npu2_opencapi_poll_link;</span></a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         slot-&gt;ops.creset              = npu2_opencapi_creset;</span></a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         slot-&gt;ops.freset              = npu2_opencapi_freset;</span></a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         slot-&gt;ops.hreset              = npu2_opencapi_hreset;</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            : </a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         return slot;</span></a>
<a name="1298"><span class="lineNum">    1298 </span>            : }</a>
<a name="1299"><span class="lineNum">    1299 </span>            : </a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_pcicfg_check(struct npu2_dev *dev, uint32_t offset,</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            :                                           uint32_t size)</a>
<a name="1302"><span class="lineNum">    1302 </span>            : {</a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         if (!dev || offset &gt; 0xfff || (offset &amp; (size - 1)))</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="1305"><span class="lineNum">    1305 </span>            : </a>
<a name="1306"><span class="lineNum">    1306 </span>            :         return OPAL_SUCCESS;</a>
<a name="1307"><span class="lineNum">    1307 </span>            : }</a>
<a name="1308"><span class="lineNum">    1308 </span>            : </a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_pcicfg_read(struct phb *phb, uint32_t bdfn,</span></a>
<a name="1310"><span class="lineNum">    1310 </span>            :                                          uint32_t offset, uint32_t size,</a>
<a name="1311"><span class="lineNum">    1311 </span>            :                                          void *data)</a>
<a name="1312"><span class="lineNum">    1312 </span>            : {</a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :         uint64_t cfg_addr;</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         uint64_t genid_base;</span></a>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="1317"><span class="lineNum">    1317 </span>            : </a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 :         rc = npu2_opencapi_pcicfg_check(dev, offset, size);</span></a>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="1320"><span class="lineNum">    1320 </span>            :                 return rc;</a>
<a name="1321"><span class="lineNum">    1321 </span>            : </a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :         genid_base = dev-&gt;bars[1].npu2_bar.base +</span></a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                 (index_to_block(dev-&gt;brick_index) == NPU2_BLOCK_OTL1 ? 256 : 0);</span></a>
<a name="1324"><span class="lineNum">    1324 </span>            : </a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         cfg_addr = NPU2_CQ_CTL_CONFIG_ADDR_ENABLE;</span></a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         cfg_addr = SETFIELD(NPU2_CQ_CTL_CONFIG_ADDR_BUS_NUMBER |</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            :                             NPU2_CQ_CTL_CONFIG_ADDR_DEVICE_NUMBER |</a>
<a name="1328"><span class="lineNum">    1328 </span>            :                             NPU2_CQ_CTL_CONFIG_ADDR_FUNCTION_NUMBER,</a>
<a name="1329"><span class="lineNum">    1329 </span>            :                             cfg_addr, bdfn);</a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         cfg_addr = SETFIELD(NPU2_CQ_CTL_CONFIG_ADDR_REGISTER_NUMBER,</span></a>
<a name="1331"><span class="lineNum">    1331 </span>            :                             cfg_addr, offset &amp; ~3u);</a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         out_be64((uint64_t *)genid_base, cfg_addr);</span></a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         sync();</span></a>
<a name="1335"><span class="lineNum">    1335 </span>            : </a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         switch (size) {</span></a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         case 1:</span></a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                 *((uint8_t *)data) =</span></a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                         in_8((volatile uint8_t *)(genid_base + 128 + (offset &amp; 3)));</span></a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 :         case 2:</span></a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineNoCov">          0 :                 *((uint16_t *)data) =</span></a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                         in_le16((volatile uint16_t *)(genid_base + 128 + (offset &amp; 2)));</span></a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 *((uint32_t *)data) = in_le32((volatile uint32_t *)(genid_base + 128));</span></a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            :         default:</a>
<a name="1349"><span class="lineNum">    1349 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1350"><span class="lineNum">    1350 </span>            :         }</a>
<a name="1351"><span class="lineNum">    1351 </span>            : </a>
<a name="1352"><span class="lineNum">    1352 </span>            :         return OPAL_SUCCESS;</a>
<a name="1353"><span class="lineNum">    1353 </span>            : }</a>
<a name="1354"><span class="lineNum">    1354 </span>            : </a>
<a name="1355"><span class="lineNum">    1355 </span>            : #define NPU2_OPENCAPI_PCI_CFG_READ(size, type)                          \</a>
<a name="1356"><span class="lineNum">    1356 </span>            : static int64_t npu2_opencapi_pcicfg_read##size(struct phb *phb,         \</a>
<a name="1357"><span class="lineNum">    1357 </span>            :                                                uint32_t bdfn,           \</a>
<a name="1358"><span class="lineNum">    1358 </span>            :                                                uint32_t offset,         \</a>
<a name="1359"><span class="lineNum">    1359 </span>            :                                                type *data)              \</a>
<a name="1360"><span class="lineNum">    1360 </span>            : {                                                                       \</a>
<a name="1361"><span class="lineNum">    1361 </span>            :         /* Initialize data in case of error */                          \</a>
<a name="1362"><span class="lineNum">    1362 </span>            :         *data = (type)0xffffffff;                                       \</a>
<a name="1363"><span class="lineNum">    1363 </span>            :         return npu2_opencapi_pcicfg_read(phb, bdfn, offset,             \</a>
<a name="1364"><span class="lineNum">    1364 </span>            :                                          sizeof(type), data);           \</a>
<a name="1365"><span class="lineNum">    1365 </span>            : }</a>
<a name="1366"><span class="lineNum">    1366 </span>            : </a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_pcicfg_write(struct phb *phb, uint32_t bdfn,</span></a>
<a name="1368"><span class="lineNum">    1368 </span>            :                                           uint32_t offset, uint32_t size,</a>
<a name="1369"><span class="lineNum">    1369 </span>            :                                           uint32_t data)</a>
<a name="1370"><span class="lineNum">    1370 </span>            : {</a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         uint64_t cfg_addr;</span></a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         uint64_t genid_base;</span></a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="1375"><span class="lineNum">    1375 </span>            : </a>
<a name="1376"><span class="lineNum">    1376 </span><span class="lineNoCov">          0 :         rc = npu2_opencapi_pcicfg_check(dev, offset, size);</span></a>
<a name="1377"><span class="lineNum">    1377 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="1378"><span class="lineNum">    1378 </span>            :                 return rc;</a>
<a name="1379"><span class="lineNum">    1379 </span>            : </a>
<a name="1380"><span class="lineNum">    1380 </span><span class="lineNoCov">          0 :         genid_base = dev-&gt;bars[1].npu2_bar.base +</span></a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                 (index_to_block(dev-&gt;brick_index) == NPU2_BLOCK_OTL1 ? 256 : 0);</span></a>
<a name="1382"><span class="lineNum">    1382 </span>            : </a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         cfg_addr = NPU2_CQ_CTL_CONFIG_ADDR_ENABLE;</span></a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         cfg_addr = SETFIELD(NPU2_CQ_CTL_CONFIG_ADDR_BUS_NUMBER |</span></a>
<a name="1385"><span class="lineNum">    1385 </span>            :                             NPU2_CQ_CTL_CONFIG_ADDR_DEVICE_NUMBER |</a>
<a name="1386"><span class="lineNum">    1386 </span>            :                             NPU2_CQ_CTL_CONFIG_ADDR_FUNCTION_NUMBER,</a>
<a name="1387"><span class="lineNum">    1387 </span>            :                             cfg_addr, bdfn);</a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         cfg_addr = SETFIELD(NPU2_CQ_CTL_CONFIG_ADDR_REGISTER_NUMBER,</span></a>
<a name="1389"><span class="lineNum">    1389 </span>            :                             cfg_addr, offset &amp; ~3u);</a>
<a name="1390"><span class="lineNum">    1390 </span>            : </a>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         out_be64((uint64_t *)genid_base, cfg_addr);</span></a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         sync();</span></a>
<a name="1393"><span class="lineNum">    1393 </span>            : </a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :         switch (size) {</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         case 1:</span></a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 out_8((volatile uint8_t *)(genid_base + 128 + (offset &amp; 3)),</span></a>
<a name="1397"><span class="lineNum">    1397 </span>            :                       data);</a>
<a name="1398"><span class="lineNum">    1398 </span>            :                 break;</a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         case 2:</span></a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                 out_le16((volatile uint16_t *)(genid_base + 128 + (offset &amp; 2)),</span></a>
<a name="1401"><span class="lineNum">    1401 </span>            :                                                data);</a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                 out_le32((volatile uint32_t *)(genid_base + 128), data);</span></a>
<a name="1405"><span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1406"><span class="lineNum">    1406 </span>            :         default:</a>
<a name="1407"><span class="lineNum">    1407 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1408"><span class="lineNum">    1408 </span>            :         }</a>
<a name="1409"><span class="lineNum">    1409 </span>            : </a>
<a name="1410"><span class="lineNum">    1410 </span>            :         return OPAL_SUCCESS;</a>
<a name="1411"><span class="lineNum">    1411 </span>            : }</a>
<a name="1412"><span class="lineNum">    1412 </span>            : </a>
<a name="1413"><span class="lineNum">    1413 </span>            : #define NPU2_OPENCAPI_PCI_CFG_WRITE(size, type)                         \</a>
<a name="1414"><span class="lineNum">    1414 </span>            : static int64_t npu2_opencapi_pcicfg_write##size(struct phb *phb,        \</a>
<a name="1415"><span class="lineNum">    1415 </span>            :                                                 uint32_t bdfn,          \</a>
<a name="1416"><span class="lineNum">    1416 </span>            :                                                 uint32_t offset,        \</a>
<a name="1417"><span class="lineNum">    1417 </span>            :                                                 type data)              \</a>
<a name="1418"><span class="lineNum">    1418 </span>            : {                                                                       \</a>
<a name="1419"><span class="lineNum">    1419 </span>            :         return npu2_opencapi_pcicfg_write(phb, bdfn, offset,            \</a>
<a name="1420"><span class="lineNum">    1420 </span>            :                                           sizeof(type), data);          \</a>
<a name="1421"><span class="lineNum">    1421 </span>            : }</a>
<a name="1422"><span class="lineNum">    1422 </span>            : </a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineNoCov">          0 : NPU2_OPENCAPI_PCI_CFG_READ(8, u8)</span></a>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineNoCov">          0 : NPU2_OPENCAPI_PCI_CFG_READ(16, u16)</span></a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 : NPU2_OPENCAPI_PCI_CFG_READ(32, u32)</span></a>
<a name="1426"><span class="lineNum">    1426 </span><span class="lineNoCov">          0 : NPU2_OPENCAPI_PCI_CFG_WRITE(8, u8)</span></a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 : NPU2_OPENCAPI_PCI_CFG_WRITE(16, u16)</span></a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 : NPU2_OPENCAPI_PCI_CFG_WRITE(32, u32)</span></a>
<a name="1429"><span class="lineNum">    1429 </span>            : </a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_ioda_reset(struct phb __unused *phb,</span></a>
<a name="1431"><span class="lineNum">    1431 </span>            :                                     bool __unused purge)</a>
<a name="1432"><span class="lineNum">    1432 </span>            : {</a>
<a name="1433"><span class="lineNum">    1433 </span>            :         /* Not relevant to OpenCAPI - we do this just to silence the error */</a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1435"><span class="lineNum">    1435 </span>            : }</a>
<a name="1436"><span class="lineNum">    1436 </span>            : </a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_set_pe(struct phb *phb,</span></a>
<a name="1438"><span class="lineNum">    1438 </span>            :                                     uint64_t pe_num,</a>
<a name="1439"><span class="lineNum">    1439 </span>            :                                     uint64_t __unused bdfn,</a>
<a name="1440"><span class="lineNum">    1440 </span>            :                                     uint8_t __unused bcompare,</a>
<a name="1441"><span class="lineNum">    1441 </span>            :                                     uint8_t __unused dcompare,</a>
<a name="1442"><span class="lineNum">    1442 </span>            :                                     uint8_t __unused fcompare,</a>
<a name="1443"><span class="lineNum">    1443 </span>            :                                     uint8_t __unused action)</a>
<a name="1444"><span class="lineNum">    1444 </span>            : {</a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            :         /*</a>
<a name="1447"><span class="lineNum">    1447 </span>            :          * Ignored on OpenCAPI - we use fixed PE assignments. May need</a>
<a name="1448"><span class="lineNum">    1448 </span>            :          * addressing when we support dual-link devices.</a>
<a name="1449"><span class="lineNum">    1449 </span>            :          *</a>
<a name="1450"><span class="lineNum">    1450 </span>            :          * We nonetheless store the PE reported by the OS so that we</a>
<a name="1451"><span class="lineNum">    1451 </span>            :          * can send it back in case of error. If there are several PCI</a>
<a name="1452"><span class="lineNum">    1452 </span>            :          * functions on the device, the OS can define many PEs, we</a>
<a name="1453"><span class="lineNum">    1453 </span>            :          * only keep one, the OS will handle it.</a>
<a name="1454"><span class="lineNum">    1454 </span>            :          */</a>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         dev-&gt;linux_pe = pe_num;</span></a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1457"><span class="lineNum">    1457 </span>            : }</a>
<a name="1458"><span class="lineNum">    1458 </span>            : </a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_freeze_status(struct phb *phb __unused,</span></a>
<a name="1460"><span class="lineNum">    1460 </span>            :                            uint64_t pe_number __unused,</a>
<a name="1461"><span class="lineNum">    1461 </span>            :                            uint8_t *freeze_state,</a>
<a name="1462"><span class="lineNum">    1462 </span>            :                            uint16_t *pci_error_type,</a>
<a name="1463"><span class="lineNum">    1463 </span>            :                            uint16_t *severity)</a>
<a name="1464"><span class="lineNum">    1464 </span>            : {</a>
<a name="1465"><span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         *freeze_state = OPAL_EEH_STOPPED_NOT_FROZEN;</span></a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 :         *pci_error_type = OPAL_EEH_NO_ERROR;</span></a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineNoCov">          0 :         if (severity)</span></a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_NO_ERROR;</span></a>
<a name="1469"><span class="lineNum">    1469 </span>            : </a>
<a name="1470"><span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1471"><span class="lineNum">    1471 </span>            : }</a>
<a name="1472"><span class="lineNum">    1472 </span>            : </a>
<a name="1473"><span class="lineNum">    1473 </span><span class="lineNoCov">          0 : static int64_t npu2_opencapi_eeh_next_error(struct phb *phb,</span></a>
<a name="1474"><span class="lineNum">    1474 </span>            :                                    uint64_t *first_frozen_pe,</a>
<a name="1475"><span class="lineNum">    1475 </span>            :                                    uint16_t *pci_error_type,</a>
<a name="1476"><span class="lineNum">    1476 </span>            :                                    uint16_t *severity)</a>
<a name="1477"><span class="lineNum">    1477 </span>            : {</a>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1479"><span class="lineNum">    1479 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="1480"><span class="lineNum">    1480 </span>            : </a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineNoCov">          0 :         if (!first_frozen_pe || !pci_error_type || !severity)</span></a>
<a name="1482"><span class="lineNum">    1482 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1483"><span class="lineNum">    1483 </span>            : </a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineNoCov">          0 :         reg = npu2_read(dev-&gt;npu, NPU2_MISC_FENCE_STATE);</span></a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineNoCov">          0 :         if (reg &amp; PPC_BIT(dev-&gt;brick_index)) {</span></a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev, &quot;Brick %d fenced!\n&quot;, dev-&gt;brick_index);</span></a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 *first_frozen_pe = dev-&gt;linux_pe;</span></a>
<a name="1488"><span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                 *pci_error_type = OPAL_EEH_PHB_ERROR;</span></a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_PHB_DEAD;</span></a>
<a name="1490"><span class="lineNum">    1490 </span>            :         } else {</a>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                 *first_frozen_pe = -1;</span></a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                 *pci_error_type = OPAL_EEH_NO_ERROR;</span></a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_NO_ERROR;</span></a>
<a name="1494"><span class="lineNum">    1494 </span>            :         }</a>
<a name="1495"><span class="lineNum">    1495 </span>            :         return OPAL_SUCCESS;</a>
<a name="1496"><span class="lineNum">    1496 </span>            : }</a>
<a name="1497"><span class="lineNum">    1497 </span>            : </a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 : static int npu2_add_mmio_regs(struct phb *phb, struct pci_device *pd,</span></a>
<a name="1499"><span class="lineNum">    1499 </span>            :                               void *data __unused)</a>
<a name="1500"><span class="lineNum">    1500 </span>            : {</a>
<a name="1501"><span class="lineNum">    1501 </span><span class="lineNoCov">          0 :         uint32_t irq;</span></a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 :         uint64_t block = index_to_block(dev-&gt;brick_index);</span></a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         uint64_t stacku = index_to_stacku(dev-&gt;brick_index);</span></a>
<a name="1505"><span class="lineNum">    1505 </span><span class="lineNoCov">          0 :         uint64_t dsisr, dar, tfc, handle;</span></a>
<a name="1506"><span class="lineNum">    1506 </span>            : </a>
<a name="1507"><span class="lineNum">    1507 </span>            :         /*</a>
<a name="1508"><span class="lineNum">    1508 </span>            :          * Pass the hw irq number for the translation fault irq</a>
<a name="1509"><span class="lineNum">    1509 </span>            :          * irq levels 23 -&gt; 26 are for translation faults, 1 per brick</a>
<a name="1510"><span class="lineNum">    1510 </span>            :          */</a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         irq = dev-&gt;npu-&gt;base_lsi + NPU_IRQ_LEVELS_XSL;</span></a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         if (stacku == NPU2_STACK_STCK_2U)</span></a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                 irq += 2;</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         if (block == NPU2_BLOCK_OTL1)</span></a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 irq++;</span></a>
<a name="1516"><span class="lineNum">    1516 </span>            : </a>
<a name="1517"><span class="lineNum">    1517 </span>            :         /*</a>
<a name="1518"><span class="lineNum">    1518 </span>            :          * Add the addresses of the registers needed by the OS to handle</a>
<a name="1519"><span class="lineNum">    1519 </span>            :          * faults. The OS accesses them by mmio.</a>
<a name="1520"><span class="lineNum">    1520 </span>            :          */</a>
<a name="1521"><span class="lineNum">    1521 </span><span class="lineNoCov">          0 :         dsisr  = (uint64_t) dev-&gt;npu-&gt;regs + NPU2_OTL_OSL_DSISR(stacku, block);</span></a>
<a name="1522"><span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         dar    = (uint64_t) dev-&gt;npu-&gt;regs + NPU2_OTL_OSL_DAR(stacku, block);</span></a>
<a name="1523"><span class="lineNum">    1523 </span><span class="lineNoCov">          0 :         tfc    = (uint64_t) dev-&gt;npu-&gt;regs + NPU2_OTL_OSL_TFC(stacku, block);</span></a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         handle = (uint64_t) dev-&gt;npu-&gt;regs + NPU2_OTL_OSL_PEHANDLE(stacku,</span></a>
<a name="1525"><span class="lineNum">    1525 </span>            :                                                                    block);</a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineNoCov">          0 :         dt_add_property_cells(pd-&gt;dn, &quot;ibm,opal-xsl-irq&quot;, irq);</span></a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         dt_add_property_cells(pd-&gt;dn, &quot;ibm,opal-xsl-mmio&quot;,</span></a>
<a name="1528"><span class="lineNum">    1528 </span>            :                         hi32(dsisr), lo32(dsisr),</a>
<a name="1529"><span class="lineNum">    1529 </span>            :                         hi32(dar), lo32(dar),</a>
<a name="1530"><span class="lineNum">    1530 </span>            :                         hi32(tfc), lo32(tfc),</a>
<a name="1531"><span class="lineNum">    1531 </span>            :                         hi32(handle), lo32(handle));</a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1533"><span class="lineNum">    1533 </span>            : }</a>
<a name="1534"><span class="lineNum">    1534 </span>            : </a>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineNoCov">          0 : static void npu2_opencapi_final_fixup(struct phb *phb)</span></a>
<a name="1536"><span class="lineNum">    1536 </span>            : {</a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         pci_walk_dev(phb, NULL, npu2_add_mmio_regs, NULL);</span></a>
<a name="1538"><span class="lineNum">    1538 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1539"><span class="lineNum">    1539 </span>            : </a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 : static void mask_nvlink_fir(struct npu2 *p)</span></a>
<a name="1541"><span class="lineNum">    1541 </span>            : {</a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="1543"><span class="lineNum">    1543 </span>            : </a>
<a name="1544"><span class="lineNum">    1544 </span>            :         /*</a>
<a name="1545"><span class="lineNum">    1545 </span>            :          * From section 13.1.3.10 of the NPU workbook: &quot;the NV-Link</a>
<a name="1546"><span class="lineNum">    1546 </span>            :          * Datalink Layer Stall and NoStall signals are used for a</a>
<a name="1547"><span class="lineNum">    1547 </span>            :          * different purpose when the link is configured for</a>
<a name="1548"><span class="lineNum">    1548 </span>            :          * OpenCAPI. Therefore, the corresponding bits in NPU FIR</a>
<a name="1549"><span class="lineNum">    1549 </span>            :          * Register 1 must be masked and configured to NOT cause the</a>
<a name="1550"><span class="lineNum">    1550 </span>            :          * NPU to go into Freeze or Fence mode or send an Interrupt.&quot;</a>
<a name="1551"><span class="lineNum">    1551 </span>            :          *</a>
<a name="1552"><span class="lineNum">    1552 </span>            :          * FIXME: will need to revisit when mixing nvlink with</a>
<a name="1553"><span class="lineNum">    1553 </span>            :          * opencapi. Assumes an opencapi-only setup on both PHYs for</a>
<a name="1554"><span class="lineNum">    1554 </span>            :          * now.</a>
<a name="1555"><span class="lineNum">    1555 </span>            :          */</a>
<a name="1556"><span class="lineNum">    1556 </span>            : </a>
<a name="1557"><span class="lineNum">    1557 </span>            :         /* Mask FIRs */</a>
<a name="1558"><span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         xscom_read(p-&gt;chip_id, p-&gt;xscom_base + NPU2_MISC_FIR1_MASK, &amp;reg);</span></a>
<a name="1559"><span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         reg = SETFIELD(PPC_BITMASK(0, 11), reg, 0xFFF);</span></a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         xscom_write(p-&gt;chip_id, p-&gt;xscom_base + NPU2_MISC_FIR1_MASK, reg);</span></a>
<a name="1561"><span class="lineNum">    1561 </span>            : </a>
<a name="1562"><span class="lineNum">    1562 </span>            :         /* freeze disable */</a>
<a name="1563"><span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(p-&gt;chip_id, p-&gt;xscom_base,</span></a>
<a name="1564"><span class="lineNum">    1564 </span>            :                         NPU2_MISC_FREEZE_ENABLE1, NPU2_MISC_DA_LEN_8B);</a>
<a name="1565"><span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         reg = SETFIELD(PPC_BITMASK(0, 11), reg, 0);</span></a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         npu2_scom_write(p-&gt;chip_id, p-&gt;xscom_base,</span></a>
<a name="1567"><span class="lineNum">    1567 </span>            :                         NPU2_MISC_FREEZE_ENABLE1, NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="1568"><span class="lineNum">    1568 </span>            : </a>
<a name="1569"><span class="lineNum">    1569 </span>            :         /* fence disable */</a>
<a name="1570"><span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(p-&gt;chip_id, p-&gt;xscom_base,</span></a>
<a name="1571"><span class="lineNum">    1571 </span>            :                         NPU2_MISC_FENCE_ENABLE1, NPU2_MISC_DA_LEN_8B);</a>
<a name="1572"><span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         reg = SETFIELD(PPC_BITMASK(0, 11), reg, 0);</span></a>
<a name="1573"><span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         npu2_scom_write(p-&gt;chip_id, p-&gt;xscom_base,</span></a>
<a name="1574"><span class="lineNum">    1574 </span>            :                         NPU2_MISC_FENCE_ENABLE1, NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="1575"><span class="lineNum">    1575 </span>            : </a>
<a name="1576"><span class="lineNum">    1576 </span>            :         /* irq disable */</a>
<a name="1577"><span class="lineNum">    1577 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(p-&gt;chip_id, p-&gt;xscom_base,</span></a>
<a name="1578"><span class="lineNum">    1578 </span>            :                         NPU2_MISC_IRQ_ENABLE1, NPU2_MISC_DA_LEN_8B);</a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         reg = SETFIELD(PPC_BITMASK(0, 11), reg, 0);</span></a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         npu2_scom_write(p-&gt;chip_id, p-&gt;xscom_base,</span></a>
<a name="1581"><span class="lineNum">    1581 </span>            :                         NPU2_MISC_IRQ_ENABLE1, NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1583"><span class="lineNum">    1583 </span>            : </a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 : static int enable_interrupts(struct npu2 *p)</span></a>
<a name="1585"><span class="lineNum">    1585 </span>            : {</a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         uint64_t reg, xsl_fault, xstop_override, xsl_mask;</span></a>
<a name="1587"><span class="lineNum">    1587 </span>            : </a>
<a name="1588"><span class="lineNum">    1588 </span>            :         /*</a>
<a name="1589"><span class="lineNum">    1589 </span>            :          * We need to:</a>
<a name="1590"><span class="lineNum">    1590 </span>            :          * - enable translation interrupts for all bricks</a>
<a name="1591"><span class="lineNum">    1591 </span>            :          * - override most brick-fatal errors from FIR2 to send an</a>
<a name="1592"><span class="lineNum">    1592 </span>            :          *   interrupt instead of the default action of checkstopping</a>
<a name="1593"><span class="lineNum">    1593 </span>            :          *   the systems, since we can just fence the brick and keep</a>
<a name="1594"><span class="lineNum">    1594 </span>            :          *   the system alive.</a>
<a name="1595"><span class="lineNum">    1595 </span>            :          * - the exception to the above is 2 FIRs for XSL errors</a>
<a name="1596"><span class="lineNum">    1596 </span>            :          *   resulting of bad AFU behavior, for which we don't want to</a>
<a name="1597"><span class="lineNum">    1597 </span>            :          *   checkstop but can't configure to send an error interrupt</a>
<a name="1598"><span class="lineNum">    1598 </span>            :          *   either, as the XSL errors are reported on 2 links (the</a>
<a name="1599"><span class="lineNum">    1599 </span>            :          *   XSL is shared between 2 links). Instead, we mask</a>
<a name="1600"><span class="lineNum">    1600 </span>            :          *   them. The XSL errors will result in an OTL error, which</a>
<a name="1601"><span class="lineNum">    1601 </span>            :          *   is reported only once, for the correct link.</a>
<a name="1602"><span class="lineNum">    1602 </span>            :          *</a>
<a name="1603"><span class="lineNum">    1603 </span>            :          * FIR bits configured to trigger an interrupt must have their</a>
<a name="1604"><span class="lineNum">    1604 </span>            :          * default action masked</a>
<a name="1605"><span class="lineNum">    1605 </span>            :          */</a>
<a name="1606"><span class="lineNum">    1606 </span><span class="lineNoCov">          0 :         xsl_fault = PPC_BIT(0) | PPC_BIT(1) | PPC_BIT(2) | PPC_BIT(3);</span></a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         xstop_override = 0x0FFFEFC00F91B000;</span></a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         xsl_mask = PPC_BIT(41) | PPC_BIT(42);</span></a>
<a name="1609"><span class="lineNum">    1609 </span>            : </a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         xscom_read(p-&gt;chip_id, p-&gt;xscom_base + NPU2_MISC_FIR2_MASK, &amp;reg);</span></a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         reg |= xsl_fault | xstop_override | xsl_mask;</span></a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineNoCov">          0 :         xscom_write(p-&gt;chip_id, p-&gt;xscom_base + NPU2_MISC_FIR2_MASK, reg);</span></a>
<a name="1613"><span class="lineNum">    1613 </span>            : </a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(p-&gt;chip_id, p-&gt;xscom_base, NPU2_MISC_IRQ_ENABLE2,</span></a>
<a name="1615"><span class="lineNum">    1615 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         reg |= xsl_fault | xstop_override;</span></a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         npu2_scom_write(p-&gt;chip_id, p-&gt;xscom_base, NPU2_MISC_IRQ_ENABLE2,</span></a>
<a name="1618"><span class="lineNum">    1618 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span>            :         /*</a>
<a name="1621"><span class="lineNum">    1621 </span>            :          * Make sure the brick is fenced on those errors.</a>
<a name="1622"><span class="lineNum">    1622 </span>            :          * Fencing is incompatible with freezing, but there's no</a>
<a name="1623"><span class="lineNum">    1623 </span>            :          * freeze defined for FIR2, so we don't have to worry about it</a>
<a name="1624"><span class="lineNum">    1624 </span>            :          */</a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(p-&gt;chip_id, p-&gt;xscom_base, NPU2_MISC_FENCE_ENABLE2,</span></a>
<a name="1626"><span class="lineNum">    1626 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         reg |= xstop_override;</span></a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         npu2_scom_write(p-&gt;chip_id, p-&gt;xscom_base, NPU2_MISC_FENCE_ENABLE2,</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="1630"><span class="lineNum">    1630 </span>            : </a>
<a name="1631"><span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         mask_nvlink_fir(p);</span></a>
<a name="1632"><span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1633"><span class="lineNum">    1633 </span>            : }</a>
<a name="1634"><span class="lineNum">    1634 </span>            : </a>
<a name="1635"><span class="lineNum">    1635 </span><span class="lineNoCov">          0 : static void setup_debug_training_state(struct npu2_dev *dev)</span></a>
<a name="1636"><span class="lineNum">    1636 </span>            : {</a>
<a name="1637"><span class="lineNum">    1637 </span><span class="lineNoCov">          0 :         npu2_opencapi_phy_reset(dev);</span></a>
<a name="1638"><span class="lineNum">    1638 </span>            : </a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         switch (npu2_ocapi_training_state) {</span></a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         case NPU2_TRAIN_PRBS31:</span></a>
<a name="1641"><span class="lineNum">    1641 </span><span class="lineNoCov">          0 :                 OCAPIINF(dev, &quot;sending PRBS31 pattern per NVRAM setting\n&quot;);</span></a>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineNoCov">          0 :                 npu2_opencapi_phy_prbs31(dev);</span></a>
<a name="1643"><span class="lineNum">    1643 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1644"><span class="lineNum">    1644 </span>            : </a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         case NPU2_TRAIN_NONE:</span></a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :                 OCAPIINF(dev, &quot;link not trained per NVRAM setting\n&quot;);</span></a>
<a name="1647"><span class="lineNum">    1647 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1648"><span class="lineNum">    1648 </span>            :         default:</a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="1650"><span class="lineNum">    1650 </span>            :         }</a>
<a name="1651"><span class="lineNum">    1651 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1652"><span class="lineNum">    1652 </span>            : </a>
<a name="1653"><span class="lineNum">    1653 </span><span class="lineNoCov">          0 : static void setup_device(struct npu2_dev *dev)</span></a>
<a name="1654"><span class="lineNum">    1654 </span>            : {</a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         struct dt_node *dn_phb;</span></a>
<a name="1656"><span class="lineNum">    1656 </span><span class="lineNoCov">          0 :         struct pci_slot *slot;</span></a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         uint64_t mm_win[2];</span></a>
<a name="1658"><span class="lineNum">    1658 </span>            : </a>
<a name="1659"><span class="lineNum">    1659 </span>            :         /* Populate PHB device node */</a>
<a name="1660"><span class="lineNum">    1660 </span><span class="lineNoCov">          0 :         phys_map_get(dev-&gt;npu-&gt;chip_id, NPU_OCAPI_MMIO, dev-&gt;brick_index, &amp;mm_win[0],</span></a>
<a name="1661"><span class="lineNum">    1661 </span>            :                      &amp;mm_win[1]);</a>
<a name="1662"><span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;OCAPI: Setting MMIO window to %016llx + %016llx\n&quot;,</span></a>
<a name="1663"><span class="lineNum">    1663 </span>            :               mm_win[0], mm_win[1]);</a>
<a name="1664"><span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         dn_phb = dt_new_addr(dt_root, &quot;pciex&quot;, mm_win[0]);</span></a>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :         assert(dn_phb);</span></a>
<a name="1666"><span class="lineNum">    1666 </span><span class="lineNoCov">          0 :         dt_add_property_strings(dn_phb,</span></a>
<a name="1667"><span class="lineNum">    1667 </span>            :                                 &quot;compatible&quot;,</a>
<a name="1668"><span class="lineNum">    1668 </span>            :                                 &quot;ibm,power9-npu-opencapi-pciex&quot;,</a>
<a name="1669"><span class="lineNum">    1669 </span>            :                                 &quot;ibm,ioda2-npu2-opencapi-phb&quot;);</a>
<a name="1670"><span class="lineNum">    1670 </span>            : </a>
<a name="1671"><span class="lineNum">    1671 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;#address-cells&quot;, 3);</span></a>
<a name="1672"><span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;#size-cells&quot;, 2);</span></a>
<a name="1673"><span class="lineNum">    1673 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;#interrupt-cells&quot;, 1);</span></a>
<a name="1674"><span class="lineNum">    1674 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;bus-range&quot;, 0, 0xff);</span></a>
<a name="1675"><span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;clock-frequency&quot;, 0x200, 0);</span></a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;interrupt-parent&quot;, get_ics_phandle());</span></a>
<a name="1677"><span class="lineNum">    1677 </span>            : </a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         dt_add_property_strings(dn_phb, &quot;device_type&quot;, &quot;pciex&quot;);</span></a>
<a name="1679"><span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         dt_add_property(dn_phb, &quot;reg&quot;, mm_win, sizeof(mm_win));</span></a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,npu-index&quot;, dev-&gt;npu-&gt;index);</span></a>
<a name="1681"><span class="lineNum">    1681 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,chip-id&quot;, dev-&gt;npu-&gt;chip_id);</span></a>
<a name="1682"><span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,xscom-base&quot;, dev-&gt;npu-&gt;xscom_base);</span></a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,npcq&quot;, dev-&gt;npu-&gt;dt_node-&gt;phandle);</span></a>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,links&quot;, 1);</span></a>
<a name="1685"><span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         dt_add_property(dn_phb, &quot;ibm,mmio-window&quot;, mm_win, sizeof(mm_win));</span></a>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,phb-diag-data-size&quot;, 0);</span></a>
<a name="1687"><span class="lineNum">    1687 </span>            : </a>
<a name="1688"><span class="lineNum">    1688 </span>            :         /*</a>
<a name="1689"><span class="lineNum">    1689 </span>            :          * We ignore whatever PE numbers Linux tries to set, so we just</a>
<a name="1690"><span class="lineNum">    1690 </span>            :          * advertise enough that Linux won't complain</a>
<a name="1691"><span class="lineNum">    1691 </span>            :          */</a>
<a name="1692"><span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,opal-num-pes&quot;, NPU2_MAX_PE_NUM);</span></a>
<a name="1693"><span class="lineNum">    1693 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ibm,opal-reserved-pe&quot;, NPU2_RESERVED_PE_NUM);</span></a>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<a name="1695"><span class="lineNum">    1695 </span><span class="lineNoCov">          0 :         dt_add_property_cells(dn_phb, &quot;ranges&quot;, 0x02000000,</span></a>
<a name="1696"><span class="lineNum">    1696 </span>            :                               hi32(mm_win[0]), lo32(mm_win[0]),</a>
<a name="1697"><span class="lineNum">    1697 </span>            :                               hi32(mm_win[0]), lo32(mm_win[0]),</a>
<a name="1698"><span class="lineNum">    1698 </span>            :                               hi32(mm_win[1]), lo32(mm_win[1]));</a>
<a name="1699"><span class="lineNum">    1699 </span>            : </a>
<a name="1700"><span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         dev-&gt;phb_ocapi.dt_node = dn_phb;</span></a>
<a name="1701"><span class="lineNum">    1701 </span><span class="lineNoCov">          0 :         dev-&gt;phb_ocapi.ops = &amp;npu2_opencapi_ops;</span></a>
<a name="1702"><span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         dev-&gt;phb_ocapi.phb_type = phb_type_npu_v2_opencapi;</span></a>
<a name="1703"><span class="lineNum">    1703 </span><span class="lineNoCov">          0 :         dev-&gt;phb_ocapi.scan_map = 0;</span></a>
<a name="1704"><span class="lineNum">    1704 </span>            : </a>
<a name="1705"><span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         dev-&gt;bdfn = 0;</span></a>
<a name="1706"><span class="lineNum">    1706 </span><span class="lineNoCov">          0 :         dev-&gt;linux_pe = -1;</span></a>
<a name="1707"><span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         dev-&gt;train_need_fence = false;</span></a>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineNoCov">          0 :         dev-&gt;train_fenced = false;</span></a>
<a name="1709"><span class="lineNum">    1709 </span>            : </a>
<a name="1710"><span class="lineNum">    1710 </span>            :         /* TODO: Procedure 13.1.3.7 - AFU Memory Range BARs */</a>
<a name="1711"><span class="lineNum">    1711 </span>            :         /* Procedure 13.1.3.8 - AFU MMIO Range BARs */</a>
<a name="1712"><span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         setup_afu_mmio_bars(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base, dev);</span></a>
<a name="1713"><span class="lineNum">    1713 </span>            :         /* Procedure 13.1.3.9 - AFU Config BARs */</a>
<a name="1714"><span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         setup_afu_config_bars(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base, dev);</span></a>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         setup_perf_counters(dev);</span></a>
<a name="1716"><span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         npu2_opencapi_phy_init(dev);</span></a>
<a name="1717"><span class="lineNum">    1717 </span>            : </a>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         set_fence_control(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base, dev-&gt;brick_index, 0b00);</span></a>
<a name="1719"><span class="lineNum">    1719 </span>            : </a>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineNoCov">          0 :         if (npu2_ocapi_training_state != NPU2_TRAIN_DEFAULT) {</span></a>
<a name="1721"><span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 setup_debug_training_state(dev);</span></a>
<a name="1722"><span class="lineNum">    1722 </span>            :         } else {</a>
<a name="1723"><span class="lineNum">    1723 </span><span class="lineNoCov">          0 :                 slot = npu2_opencapi_slot_create(&amp;dev-&gt;phb_ocapi);</span></a>
<a name="1724"><span class="lineNum">    1724 </span><span class="lineNoCov">          0 :                 if (!slot) {</span></a>
<a name="1725"><span class="lineNum">    1725 </span>            :                         /**</a>
<a name="1726"><span class="lineNum">    1726 </span>            :                          * @fwts-label OCAPICannotCreatePHBSlot</a>
<a name="1727"><span class="lineNum">    1727 </span>            :                          * @fwts-advice Firmware probably ran out of memory creating</a>
<a name="1728"><span class="lineNum">    1728 </span>            :                          * NPU slot. OpenCAPI functionality could be broken.</a>
<a name="1729"><span class="lineNum">    1729 </span>            :                          */</a>
<a name="1730"><span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                         prlog(PR_ERR, &quot;OCAPI: Cannot create PHB slot\n&quot;);</span></a>
<a name="1731"><span class="lineNum">    1731 </span>            :                 }</a>
<a name="1732"><span class="lineNum">    1732 </span>            :         }</a>
<a name="1733"><span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         pci_register_phb(&amp;dev-&gt;phb_ocapi, OPAL_DYNAMIC_PHB_ID);</span></a>
<a name="1734"><span class="lineNum">    1734 </span><span class="lineNoCov">          0 :         return;</span></a>
<a name="1735"><span class="lineNum">    1735 </span>            : }</a>
<a name="1736"><span class="lineNum">    1736 </span>            : </a>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineNoCov">          0 : static void read_nvram_training_state(void)</span></a>
<a name="1738"><span class="lineNum">    1738 </span>            : {</a>
<a name="1739"><span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         const char *state;</span></a>
<a name="1740"><span class="lineNum">    1740 </span>            : </a>
<a name="1741"><span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         state = nvram_query_dangerous(&quot;opencapi-link-training&quot;);</span></a>
<a name="1742"><span class="lineNum">    1742 </span><span class="lineNoCov">          0 :         if (state) {</span></a>
<a name="1743"><span class="lineNum">    1743 </span><span class="lineNoCov">          0 :                 if (!strcmp(state, &quot;prbs31&quot;))</span></a>
<a name="1744"><span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                         npu2_ocapi_training_state = NPU2_TRAIN_PRBS31;</span></a>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                 else if (!strcmp(state, &quot;none&quot;))</span></a>
<a name="1746"><span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                         npu2_ocapi_training_state = NPU2_TRAIN_NONE;</span></a>
<a name="1747"><span class="lineNum">    1747 </span>            :                 else</a>
<a name="1748"><span class="lineNum">    1748 </span><span class="lineNoCov">          0 :                         prlog(PR_WARNING,</span></a>
<a name="1749"><span class="lineNum">    1749 </span>            :                               &quot;OCAPI: invalid training state in NVRAM: %s\n&quot;,</a>
<a name="1750"><span class="lineNum">    1750 </span>            :                               state);</a>
<a name="1751"><span class="lineNum">    1751 </span>            :         }</a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1753"><span class="lineNum">    1753 </span>            : </a>
<a name="1754"><span class="lineNum">    1754 </span><span class="lineNoCov">          0 : int npu2_opencapi_init_npu(struct npu2 *npu)</span></a>
<a name="1755"><span class="lineNum">    1755 </span>            : {</a>
<a name="1756"><span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="1757"><span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         uint64_t reg[2];</span></a>
<a name="1758"><span class="lineNum">    1758 </span>            : </a>
<a name="1759"><span class="lineNum">    1759 </span><span class="lineNoCov">          0 :         assert(platform.ocapi);</span></a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         read_nvram_training_state();</span></a>
<a name="1761"><span class="lineNum">    1761 </span>            : </a>
<a name="1762"><span class="lineNum">    1762 </span>            :         /* TODO: Test OpenCAPI with fast reboot and make it work */</a>
<a name="1763"><span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         disable_fast_reboot(&quot;OpenCAPI device enabled&quot;);</span></a>
<a name="1764"><span class="lineNum">    1764 </span>            : </a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         setup_global_mmio_bar(npu-&gt;chip_id, npu-&gt;xscom_base, reg);</span></a>
<a name="1766"><span class="lineNum">    1766 </span>            : </a>
<a name="1767"><span class="lineNum">    1767 </span><span class="lineNoCov">          0 :         npu-&gt;regs = (void *)reg[0];</span></a>
<a name="1768"><span class="lineNum">    1768 </span>            : </a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         for (int i = 0; i &lt; npu-&gt;total_devices; i++) {</span></a>
<a name="1770"><span class="lineNum">    1770 </span><span class="lineNoCov">          0 :                 dev = &amp;npu-&gt;devices[i];</span></a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :                 if (dev-&gt;type != NPU2_DEV_TYPE_OPENCAPI)</span></a>
<a name="1772"><span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1773"><span class="lineNum">    1773 </span>            : </a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :                 prlog(PR_INFO, &quot;OCAPI: Configuring link index %d, brick %d\n&quot;,</span></a>
<a name="1775"><span class="lineNum">    1775 </span>            :                       dev-&gt;link_index, dev-&gt;brick_index);</a>
<a name="1776"><span class="lineNum">    1776 </span>            : </a>
<a name="1777"><span class="lineNum">    1777 </span>            :                 /* Procedure 13.1.3.1 - Select OCAPI vs NVLink */</a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :                 brick_config(npu-&gt;chip_id, npu-&gt;xscom_base, dev-&gt;brick_index);</span></a>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<a name="1780"><span class="lineNum">    1780 </span>            :                 /* Procedure 13.1.3.4 - Brick to PE Mapping */</a>
<a name="1781"><span class="lineNum">    1781 </span><span class="lineNoCov">          0 :                 pe_config(dev);</span></a>
<a name="1782"><span class="lineNum">    1782 </span>            : </a>
<a name="1783"><span class="lineNum">    1783 </span>            :                 /* Procedure 13.1.3.5 - Transaction Layer Configuration */</a>
<a name="1784"><span class="lineNum">    1784 </span><span class="lineNoCov">          0 :                 tl_config(npu-&gt;chip_id, npu-&gt;xscom_base, dev-&gt;brick_index);</span></a>
<a name="1785"><span class="lineNum">    1785 </span>            : </a>
<a name="1786"><span class="lineNum">    1786 </span>            :                 /* Procedure 13.1.3.6 - Address Translation Configuration */</a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                 address_translation_config(npu-&gt;chip_id, npu-&gt;xscom_base, dev-&gt;brick_index);</span></a>
<a name="1788"><span class="lineNum">    1788 </span>            :         }</a>
<a name="1789"><span class="lineNum">    1789 </span>            : </a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         enable_interrupts(npu);</span></a>
<a name="1791"><span class="lineNum">    1791 </span>            : </a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         for (int i = 0; i &lt; npu-&gt;total_devices; i++) {</span></a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 dev = &amp;npu-&gt;devices[i];</span></a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 :                 if (dev-&gt;type != NPU2_DEV_TYPE_OPENCAPI)</span></a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1796"><span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 setup_device(dev);</span></a>
<a name="1797"><span class="lineNum">    1797 </span>            :         }</a>
<a name="1798"><span class="lineNum">    1798 </span>            : </a>
<a name="1799"><span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1800"><span class="lineNum">    1800 </span>            : }</a>
<a name="1801"><span class="lineNum">    1801 </span>            : </a>
<a name="1802"><span class="lineNum">    1802 </span>            : static const struct phb_ops npu2_opencapi_ops = {</a>
<a name="1803"><span class="lineNum">    1803 </span>            :         .cfg_read8              = npu2_opencapi_pcicfg_read8,</a>
<a name="1804"><span class="lineNum">    1804 </span>            :         .cfg_read16             = npu2_opencapi_pcicfg_read16,</a>
<a name="1805"><span class="lineNum">    1805 </span>            :         .cfg_read32             = npu2_opencapi_pcicfg_read32,</a>
<a name="1806"><span class="lineNum">    1806 </span>            :         .cfg_write8             = npu2_opencapi_pcicfg_write8,</a>
<a name="1807"><span class="lineNum">    1807 </span>            :         .cfg_write16            = npu2_opencapi_pcicfg_write16,</a>
<a name="1808"><span class="lineNum">    1808 </span>            :         .cfg_write32            = npu2_opencapi_pcicfg_write32,</a>
<a name="1809"><span class="lineNum">    1809 </span>            :         .choose_bus             = NULL,</a>
<a name="1810"><span class="lineNum">    1810 </span>            :         .device_init            = NULL,</a>
<a name="1811"><span class="lineNum">    1811 </span>            :         .phb_final_fixup        = npu2_opencapi_final_fixup,</a>
<a name="1812"><span class="lineNum">    1812 </span>            :         .ioda_reset             = npu2_opencapi_ioda_reset,</a>
<a name="1813"><span class="lineNum">    1813 </span>            :         .papr_errinjct_reset    = NULL,</a>
<a name="1814"><span class="lineNum">    1814 </span>            :         .pci_reinit             = NULL,</a>
<a name="1815"><span class="lineNum">    1815 </span>            :         .set_phb_mem_window     = NULL,</a>
<a name="1816"><span class="lineNum">    1816 </span>            :         .phb_mmio_enable        = NULL,</a>
<a name="1817"><span class="lineNum">    1817 </span>            :         .map_pe_mmio_window     = NULL,</a>
<a name="1818"><span class="lineNum">    1818 </span>            :         .map_pe_dma_window      = NULL,</a>
<a name="1819"><span class="lineNum">    1819 </span>            :         .map_pe_dma_window_real = NULL,</a>
<a name="1820"><span class="lineNum">    1820 </span>            :         .pci_msi_eoi            = NULL,</a>
<a name="1821"><span class="lineNum">    1821 </span>            :         .set_xive_pe            = NULL,</a>
<a name="1822"><span class="lineNum">    1822 </span>            :         .get_msi_32             = NULL,</a>
<a name="1823"><span class="lineNum">    1823 </span>            :         .get_msi_64             = NULL,</a>
<a name="1824"><span class="lineNum">    1824 </span>            :         .set_pe                 = npu2_opencapi_set_pe,</a>
<a name="1825"><span class="lineNum">    1825 </span>            :         .set_peltv              = NULL,</a>
<a name="1826"><span class="lineNum">    1826 </span>            :         .eeh_freeze_status      = npu2_opencapi_freeze_status,</a>
<a name="1827"><span class="lineNum">    1827 </span>            :         .eeh_freeze_clear       = NULL,</a>
<a name="1828"><span class="lineNum">    1828 </span>            :         .eeh_freeze_set         = NULL,</a>
<a name="1829"><span class="lineNum">    1829 </span>            :         .next_error             = npu2_opencapi_eeh_next_error,</a>
<a name="1830"><span class="lineNum">    1830 </span>            :         .err_inject             = NULL,</a>
<a name="1831"><span class="lineNum">    1831 </span>            :         .get_diag_data2         = NULL,</a>
<a name="1832"><span class="lineNum">    1832 </span>            :         .set_capi_mode          = NULL,</a>
<a name="1833"><span class="lineNum">    1833 </span>            :         .set_capp_recovery      = NULL,</a>
<a name="1834"><span class="lineNum">    1834 </span>            :         .tce_kill               = NULL,</a>
<a name="1835"><span class="lineNum">    1835 </span>            : };</a>
<a name="1836"><span class="lineNum">    1836 </span>            : </a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 : static int64_t opal_npu_spa_setup(uint64_t phb_id, uint32_t __unused bdfn,</span></a>
<a name="1838"><span class="lineNum">    1838 </span>            :                                 uint64_t addr, uint64_t PE_mask)</a>
<a name="1839"><span class="lineNum">    1839 </span>            : {</a>
<a name="1840"><span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         uint64_t stack, block, offset, reg;</span></a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="1844"><span class="lineNum">    1844 </span>            : </a>
<a name="1845"><span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2_opencapi)</span></a>
<a name="1846"><span class="lineNum">    1846 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1847"><span class="lineNum">    1847 </span>            : </a>
<a name="1848"><span class="lineNum">    1848 </span>            :         /* 4k aligned */</a>
<a name="1849"><span class="lineNum">    1849 </span><span class="lineNoCov">          0 :         if (addr &amp; 0xFFF)</span></a>
<a name="1850"><span class="lineNum">    1850 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1851"><span class="lineNum">    1851 </span>            : </a>
<a name="1852"><span class="lineNum">    1852 </span><span class="lineNoCov">          0 :         if (PE_mask &gt; 15)</span></a>
<a name="1853"><span class="lineNum">    1853 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1854"><span class="lineNum">    1854 </span>            : </a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         if (!dev)</span></a>
<a name="1857"><span class="lineNum">    1857 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1858"><span class="lineNum">    1858 </span>            : </a>
<a name="1859"><span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         block = index_to_block(dev-&gt;brick_index);</span></a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         stack = index_to_stack(dev-&gt;brick_index);</span></a>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineNoCov">          0 :         if (block == NPU2_BLOCK_OTL1)</span></a>
<a name="1862"><span class="lineNum">    1862 </span>            :                 offset = NPU2_XSL_PSL_SPAP_A1;</a>
<a name="1863"><span class="lineNum">    1863 </span>            :         else</a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :                 offset = NPU2_XSL_PSL_SPAP_A0;</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            : </a>
<a name="1866"><span class="lineNum">    1866 </span>            : </a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         lock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="1868"><span class="lineNum">    1868 </span>            :         /*</a>
<a name="1869"><span class="lineNum">    1869 </span>            :          * set the SPAP used by the device</a>
<a name="1870"><span class="lineNum">    1870 </span>            :          */</a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                         NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL, offset),</span></a>
<a name="1873"><span class="lineNum">    1873 </span>            :                         NPU2_MISC_DA_LEN_8B);</a>
<a name="1874"><span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         if ((addr &amp;&amp; (reg &amp; NPU2_XSL_PSL_SPAP_EN)) ||</span></a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                 (!addr &amp;&amp; !(reg &amp; NPU2_XSL_PSL_SPAP_EN))) {</span></a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 :                 rc = OPAL_BUSY;</span></a>
<a name="1877"><span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="1878"><span class="lineNum">    1878 </span>            :         }</a>
<a name="1879"><span class="lineNum">    1879 </span>            :         /* SPA is disabled by passing a NULL address */</a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         reg = addr;</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         if (addr)</span></a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 reg = addr | NPU2_XSL_PSL_SPAP_EN;</span></a>
<a name="1883"><span class="lineNum">    1883 </span>            : </a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         npu2_scom_write(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="1885"><span class="lineNum">    1885 </span>            :                         NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL, offset),</a>
<a name="1886"><span class="lineNum">    1886 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="1887"><span class="lineNum">    1887 </span>            : </a>
<a name="1888"><span class="lineNum">    1888 </span>            :         /*</a>
<a name="1889"><span class="lineNum">    1889 </span>            :          * set the PE mask that the OS uses for PASID -&gt; PE handle</a>
<a name="1890"><span class="lineNum">    1890 </span>            :          * conversion</a>
<a name="1891"><span class="lineNum">    1891 </span>            :          */</a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                         NPU2_OTL_CONFIG0(stack, block), NPU2_MISC_DA_LEN_8B);</span></a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         reg &amp;= ~NPU2_OTL_CONFIG0_PE_MASK;</span></a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         reg |= (PE_mask &lt;&lt; (63-7));</span></a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         npu2_scom_write(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="1897"><span class="lineNum">    1897 </span>            :                         NPU2_OTL_CONFIG0(stack, block), NPU2_MISC_DA_LEN_8B,</a>
<a name="1898"><span class="lineNum">    1898 </span>            :                         reg);</a>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         rc = OPAL_SUCCESS;</span></a>
<a name="1900"><span class="lineNum">    1900 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="1901"><span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         unlock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="1903"><span class="lineNum">    1903 </span>            : }</a>
<a name="1904"><span class="lineNum">    1904 </span>            : opal_call(OPAL_NPU_SPA_SETUP, opal_npu_spa_setup, 4);</a>
<a name="1905"><span class="lineNum">    1905 </span>            : </a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 : static int64_t opal_npu_spa_clear_cache(uint64_t phb_id, uint32_t __unused bdfn,</span></a>
<a name="1907"><span class="lineNum">    1907 </span>            :                                         uint64_t PE_handle)</a>
<a name="1908"><span class="lineNum">    1908 </span>            : {</a>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         uint64_t cc_inv, stack, block, reg, rc;</span></a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         uint32_t retries = 5;</span></a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="1912"><span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="1913"><span class="lineNum">    1913 </span>            : </a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2_opencapi)</span></a>
<a name="1915"><span class="lineNum">    1915 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1916"><span class="lineNum">    1916 </span>            : </a>
<a name="1917"><span class="lineNum">    1917 </span><span class="lineNoCov">          0 :         if (PE_handle &gt; MAX_PE_HANDLE)</span></a>
<a name="1918"><span class="lineNum">    1918 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1919"><span class="lineNum">    1919 </span>            : </a>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         if (!dev)</span></a>
<a name="1922"><span class="lineNum">    1922 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1923"><span class="lineNum">    1923 </span>            : </a>
<a name="1924"><span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         block = index_to_block(dev-&gt;brick_index);</span></a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         stack = index_to_stack(dev-&gt;brick_index);</span></a>
<a name="1926"><span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         cc_inv = NPU2_REG_OFFSET(stack, NPU2_BLOCK_XSL, NPU2_XSL_PSL_LLCMD_A0);</span></a>
<a name="1927"><span class="lineNum">    1927 </span>            : </a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         lock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base, cc_inv,</span></a>
<a name="1930"><span class="lineNum">    1930 </span>            :                         NPU2_MISC_DA_LEN_8B);</a>
<a name="1931"><span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         if (reg &amp; PPC_BIT(16)) {</span></a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 rc = OPAL_BUSY;</span></a>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="1934"><span class="lineNum">    1934 </span>            :         }</a>
<a name="1935"><span class="lineNum">    1935 </span>            : </a>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineNoCov">          0 :         reg = PE_handle | PPC_BIT(15);</span></a>
<a name="1937"><span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         if (block == NPU2_BLOCK_OTL1)</span></a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                 reg |= PPC_BIT(48);</span></a>
<a name="1939"><span class="lineNum">    1939 </span><span class="lineNoCov">          0 :         npu2_scom_write(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base, cc_inv,</span></a>
<a name="1940"><span class="lineNum">    1940 </span>            :                         NPU2_MISC_DA_LEN_8B, reg);</a>
<a name="1941"><span class="lineNum">    1941 </span>            : </a>
<a name="1942"><span class="lineNum">    1942 </span><span class="lineNoCov">          0 :         rc = OPAL_HARDWARE;</span></a>
<a name="1943"><span class="lineNum">    1943 </span><span class="lineNoCov">          0 :         while (retries--) {</span></a>
<a name="1944"><span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 reg = npu2_scom_read(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="1945"><span class="lineNum">    1945 </span>            :                                      cc_inv, NPU2_MISC_DA_LEN_8B);</a>
<a name="1946"><span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                 if (!(reg &amp; PPC_BIT(16))) {</span></a>
<a name="1947"><span class="lineNum">    1947 </span>            :                         rc = OPAL_SUCCESS;</a>
<a name="1948"><span class="lineNum">    1948 </span>            :                         break;</a>
<a name="1949"><span class="lineNum">    1949 </span>            :                 }</a>
<a name="1950"><span class="lineNum">    1950 </span>            :                 /* the bit expected to flip in less than 200us */</a>
<a name="1951"><span class="lineNum">    1951 </span><span class="lineNoCov">          0 :                 time_wait_us(200);</span></a>
<a name="1952"><span class="lineNum">    1952 </span>            :         }</a>
<a name="1953"><span class="lineNum">    1953 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         unlock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="1955"><span class="lineNum">    1955 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="1956"><span class="lineNum">    1956 </span>            : }</a>
<a name="1957"><span class="lineNum">    1957 </span>            : opal_call(OPAL_NPU_SPA_CLEAR_CACHE, opal_npu_spa_clear_cache, 3);</a>
<a name="1958"><span class="lineNum">    1958 </span>            : </a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineNoCov">          0 : static int get_template_rate(unsigned int templ, char *rate_buf)</span></a>
<a name="1960"><span class="lineNum">    1960 </span>            : {</a>
<a name="1961"><span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         int shift, idx, val;</span></a>
<a name="1962"><span class="lineNum">    1962 </span>            : </a>
<a name="1963"><span class="lineNum">    1963 </span>            :         /*</a>
<a name="1964"><span class="lineNum">    1964 </span>            :          * Each rate is encoded over 4 bits (0-&gt;15), with 15 being the</a>
<a name="1965"><span class="lineNum">    1965 </span>            :          * slowest. The buffer is a succession of rates for all the</a>
<a name="1966"><span class="lineNum">    1966 </span>            :          * templates. The first 4 bits are for template 63, followed</a>
<a name="1967"><span class="lineNum">    1967 </span>            :          * by 4 bits for template 62, ... etc. So the rate for</a>
<a name="1968"><span class="lineNum">    1968 </span>            :          * template 0 is at the very end of the buffer.</a>
<a name="1969"><span class="lineNum">    1969 </span>            :          */</a>
<a name="1970"><span class="lineNum">    1970 </span><span class="lineNoCov">          0 :         idx = (TL_MAX_TEMPLATE - templ) / 2;</span></a>
<a name="1971"><span class="lineNum">    1971 </span><span class="lineNoCov">          0 :         shift = 4 * (1 - ((TL_MAX_TEMPLATE - templ) % 2));</span></a>
<a name="1972"><span class="lineNum">    1972 </span><span class="lineNoCov">          0 :         val = rate_buf[idx] &gt;&gt; shift;</span></a>
<a name="1973"><span class="lineNum">    1973 </span><span class="lineNoCov">          0 :         return val;</span></a>
<a name="1974"><span class="lineNum">    1974 </span>            : }</a>
<a name="1975"><span class="lineNum">    1975 </span>            : </a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineNoCov">          0 : static bool is_template_supported(unsigned int templ, long capabilities)</span></a>
<a name="1977"><span class="lineNum">    1977 </span>            : {</a>
<a name="1978"><span class="lineNum">    1978 </span><span class="lineNoCov">          0 :         return !!(capabilities &amp; (1ull &lt;&lt; templ));</span></a>
<a name="1979"><span class="lineNum">    1979 </span>            : }</a>
<a name="1980"><span class="lineNum">    1980 </span>            : </a>
<a name="1981"><span class="lineNum">    1981 </span><span class="lineNoCov">          0 : static int64_t opal_npu_tl_set(uint64_t phb_id, uint32_t __unused bdfn,</span></a>
<a name="1982"><span class="lineNum">    1982 </span>            :                         long capabilities, uint64_t rate_phys, int rate_sz)</a>
<a name="1983"><span class="lineNum">    1983 </span>            : {</a>
<a name="1984"><span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="1985"><span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="1986"><span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         uint64_t stack, block, reg, templ_rate;</span></a>
<a name="1987"><span class="lineNum">    1987 </span><span class="lineNoCov">          0 :         int i, rate_pos;</span></a>
<a name="1988"><span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         char *rate = (char *) rate_phys;</span></a>
<a name="1989"><span class="lineNum">    1989 </span>            : </a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2_opencapi)</span></a>
<a name="1991"><span class="lineNum">    1991 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1992"><span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         if (!opal_addr_valid(rate) || rate_sz != TL_RATE_BUF_SIZE)</span></a>
<a name="1993"><span class="lineNum">    1993 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1994"><span class="lineNum">    1994 </span>            : </a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineNoCov">          0 :         dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="1996"><span class="lineNum">    1996 </span><span class="lineNoCov">          0 :         if (!dev)</span></a>
<a name="1997"><span class="lineNum">    1997 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1998"><span class="lineNum">    1998 </span>            : </a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineNoCov">          0 :         block = index_to_block(dev-&gt;brick_index);</span></a>
<a name="2000"><span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         stack = index_to_stack(dev-&gt;brick_index);</span></a>
<a name="2001"><span class="lineNum">    2001 </span>            :         /*</a>
<a name="2002"><span class="lineNum">    2002 </span>            :          * The 'capabilities' argument defines what TL template the</a>
<a name="2003"><span class="lineNum">    2003 </span>            :          * device can receive. OpenCAPI 3.0 and 4.0 define 64 templates, so</a>
<a name="2004"><span class="lineNum">    2004 </span>            :          * that's one bit per template.</a>
<a name="2005"><span class="lineNum">    2005 </span>            :          *</a>
<a name="2006"><span class="lineNum">    2006 </span>            :          * For each template, the device processing time may vary, so</a>
<a name="2007"><span class="lineNum">    2007 </span>            :          * the device advertises at what rate a message of a given</a>
<a name="2008"><span class="lineNum">    2008 </span>            :          * template can be sent. That's encoded in the 'rate' buffer.</a>
<a name="2009"><span class="lineNum">    2009 </span>            :          *</a>
<a name="2010"><span class="lineNum">    2010 </span>            :          * On P9, NPU only knows about TL templates 0 -&gt; 3.</a>
<a name="2011"><span class="lineNum">    2011 </span>            :          * Per the spec, template 0 must be supported.</a>
<a name="2012"><span class="lineNum">    2012 </span>            :          */</a>
<a name="2013"><span class="lineNum">    2013 </span><span class="lineNoCov">          0 :         if (!is_template_supported(0, capabilities))</span></a>
<a name="2014"><span class="lineNum">    2014 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2015"><span class="lineNum">    2015 </span>            : </a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         reg = npu2_scom_read(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                              NPU2_OTL_CONFIG1(stack, block),</span></a>
<a name="2018"><span class="lineNum">    2018 </span>            :                              NPU2_MISC_DA_LEN_8B);</a>
<a name="2019"><span class="lineNum">    2019 </span><span class="lineNoCov">          0 :         reg &amp;= ~(NPU2_OTL_CONFIG1_TX_TEMP1_EN | NPU2_OTL_CONFIG1_TX_TEMP2_EN |</span></a>
<a name="2020"><span class="lineNum">    2020 </span>            :                  NPU2_OTL_CONFIG1_TX_TEMP3_EN);</a>
<a name="2021"><span class="lineNum">    2021 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span></a>
<a name="2022"><span class="lineNum">    2022 </span>            :                 /* Skip template 0 as it is implicitly enabled */</a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                 if (i &amp;&amp; is_template_supported(i, capabilities))</span></a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                         reg |= PPC_BIT(i);</span></a>
<a name="2025"><span class="lineNum">    2025 </span>            :                 /* The tx rate should still be set for template 0 */</a>
<a name="2026"><span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                 templ_rate = get_template_rate(i, rate);</span></a>
<a name="2027"><span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 rate_pos = 8 + i * 4;</span></a>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                 reg = SETFIELD(PPC_BITMASK(rate_pos, rate_pos + 3), reg,</span></a>
<a name="2029"><span class="lineNum">    2029 </span>            :                                templ_rate);</a>
<a name="2030"><span class="lineNum">    2030 </span>            :         }</a>
<a name="2031"><span class="lineNum">    2031 </span><span class="lineNoCov">          0 :         npu2_scom_write(dev-&gt;npu-&gt;chip_id, dev-&gt;npu-&gt;xscom_base,</span></a>
<a name="2032"><span class="lineNum">    2032 </span>            :                         NPU2_OTL_CONFIG1(stack, block), NPU2_MISC_DA_LEN_8B,</a>
<a name="2033"><span class="lineNum">    2033 </span>            :                         reg);</a>
<a name="2034"><span class="lineNum">    2034 </span><span class="lineNoCov">          0 :         OCAPIDBG(dev, &quot;OTL configuration 1 register set to %llx\n&quot;, reg);</span></a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="2036"><span class="lineNum">    2036 </span>            : }</a>
<a name="2037"><span class="lineNum">    2037 </span>            : opal_call(OPAL_NPU_TL_SET, opal_npu_tl_set, 5);</a>
<a name="2038"><span class="lineNum">    2038 </span>            : </a>
<a name="2039"><span class="lineNum">    2039 </span><span class="lineNoCov">          0 : static void set_mem_bar(struct npu2_dev *dev, uint64_t base, uint64_t size)</span></a>
<a name="2040"><span class="lineNum">    2040 </span>            : {</a>
<a name="2041"><span class="lineNum">    2041 </span><span class="lineNoCov">          0 :         uint64_t stack, val, reg, bar_offset, pa_config_offset;</span></a>
<a name="2042"><span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         uint8_t memsel;</span></a>
<a name="2043"><span class="lineNum">    2043 </span>            : </a>
<a name="2044"><span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         stack = index_to_stack(dev-&gt;brick_index);</span></a>
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 :         switch (dev-&gt;brick_index) {</span></a>
<a name="2046"><span class="lineNum">    2046 </span>            :         case 2:</a>
<a name="2047"><span class="lineNum">    2047 </span>            :         case 4:</a>
<a name="2048"><span class="lineNum">    2048 </span>            :                 bar_offset = NPU2_GPU0_MEM_BAR;</a>
<a name="2049"><span class="lineNum">    2049 </span>            :                 pa_config_offset = NPU2_CQ_CTL_MISC_PA0_CONFIG;</a>
<a name="2050"><span class="lineNum">    2050 </span>            :                 break;</a>
<a name="2051"><span class="lineNum">    2051 </span><span class="lineNoCov">          0 :         case 3:</span></a>
<a name="2052"><span class="lineNum">    2052 </span>            :         case 5:</a>
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 :                 bar_offset = NPU2_GPU1_MEM_BAR;</span></a>
<a name="2054"><span class="lineNum">    2054 </span><span class="lineNoCov">          0 :                 pa_config_offset = NPU2_CQ_CTL_MISC_PA1_CONFIG;</span></a>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2056"><span class="lineNum">    2056 </span>            :         default:</a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="2058"><span class="lineNum">    2058 </span>            :         }</a>
<a name="2059"><span class="lineNum">    2059 </span>            : </a>
<a name="2060"><span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         assert((!size &amp;&amp; !base) || (size &amp;&amp; base));</span></a>
<a name="2061"><span class="lineNum">    2061 </span>            : </a>
<a name="2062"><span class="lineNum">    2062 </span>            :         /*</a>
<a name="2063"><span class="lineNum">    2063 </span>            :          * Memory select configuration:</a>
<a name="2064"><span class="lineNum">    2064 </span>            :          * - 0b000 - BAR disabled</a>
<a name="2065"><span class="lineNum">    2065 </span>            :          * - 0b001 - match 0b00, 0b01</a>
<a name="2066"><span class="lineNum">    2066 </span>            :          * - 0b010 - match 0b01, 0b10</a>
<a name="2067"><span class="lineNum">    2067 </span>            :          * - 0b011 - match 0b00, 0b10</a>
<a name="2068"><span class="lineNum">    2068 </span>            :          * - 0b100 - match 0b00</a>
<a name="2069"><span class="lineNum">    2069 </span>            :          * - 0b101 - match 0b01</a>
<a name="2070"><span class="lineNum">    2070 </span>            :          * - 0b110 - match 0b10</a>
<a name="2071"><span class="lineNum">    2071 </span>            :          * - 0b111 - match 0b00, 0b01, 0b10</a>
<a name="2072"><span class="lineNum">    2072 </span>            :          */</a>
<a name="2073"><span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         memsel = GETFIELD(PPC_BITMASK(13, 14), base);</span></a>
<a name="2074"><span class="lineNum">    2074 </span><span class="lineNoCov">          0 :         if (size)</span></a>
<a name="2075"><span class="lineNum">    2075 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_MEM_BAR_EN | NPU2_MEM_BAR_SEL_MEM, 0ULL, 0b100 + memsel);</span></a>
<a name="2076"><span class="lineNum">    2076 </span>            :         else</a>
<a name="2077"><span class="lineNum">    2077 </span>            :                 val = 0;</a>
<a name="2078"><span class="lineNum">    2078 </span>            : </a>
<a name="2079"><span class="lineNum">    2079 </span>            :         /* Base address - 12 bits, 1G aligned */</a>
<a name="2080"><span class="lineNum">    2080 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_NODE_ADDR, val, GETFIELD(PPC_BITMASK(22, 33), base));</span></a>
<a name="2081"><span class="lineNum">    2081 </span>            : </a>
<a name="2082"><span class="lineNum">    2082 </span>            :         /* GCID */</a>
<a name="2083"><span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_GROUP, val, GETFIELD(PPC_BITMASK(15, 18), base));</span></a>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_CHIP, val, GETFIELD(PPC_BITMASK(19, 21), base));</span></a>
<a name="2085"><span class="lineNum">    2085 </span>            : </a>
<a name="2086"><span class="lineNum">    2086 </span>            :         /* Other settings */</a>
<a name="2087"><span class="lineNum">    2087 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_POISON, val, 1);</span></a>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_GRANULE, val, 0);</span></a>
<a name="2089"><span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_BAR_SIZE, val, ilog2(size &gt;&gt; 30));</span></a>
<a name="2090"><span class="lineNum">    2090 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_MODE, val, 0);</span></a>
<a name="2091"><span class="lineNum">    2091 </span>            : </a>
<a name="2092"><span class="lineNum">    2092 </span><span class="lineNoCov">          0 :         for (int block = NPU2_BLOCK_SM_0; block &lt;= NPU2_BLOCK_SM_3; block++) {</span></a>
<a name="2093"><span class="lineNum">    2093 </span><span class="lineNoCov">          0 :                 reg = NPU2_REG_OFFSET(stack, block, bar_offset);</span></a>
<a name="2094"><span class="lineNum">    2094 </span><span class="lineNoCov">          0 :                 npu2_write(dev-&gt;npu, reg, val);</span></a>
<a name="2095"><span class="lineNum">    2095 </span>            :         }</a>
<a name="2096"><span class="lineNum">    2096 </span>            : </a>
<a name="2097"><span class="lineNum">    2097 </span>            :         /* Set PA config */</a>
<a name="2098"><span class="lineNum">    2098 </span><span class="lineNoCov">          0 :         if (size)</span></a>
<a name="2099"><span class="lineNum">    2099 </span>            :                 val = SETFIELD(NPU2_CQ_CTL_MISC_PA_CONFIG_MEMSELMATCH, 0ULL, 0b100 + memsel);</a>
<a name="2100"><span class="lineNum">    2100 </span>            :         else</a>
<a name="2101"><span class="lineNum">    2101 </span>            :                 val = 0;</a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_CQ_CTL_MISC_PA_CONFIG_GRANULE, val, 0);</span></a>
<a name="2103"><span class="lineNum">    2103 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_CQ_CTL_MISC_PA_CONFIG_SIZE, val, ilog2(size &gt;&gt; 30));</span></a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_CQ_CTL_MISC_PA_CONFIG_MODE, val, 0);</span></a>
<a name="2105"><span class="lineNum">    2105 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_CQ_CTL_MISC_PA_CONFIG_MASK, val, 0);</span></a>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(stack, NPU2_BLOCK_CTL, pa_config_offset);</span></a>
<a name="2107"><span class="lineNum">    2107 </span><span class="lineNoCov">          0 :         npu2_write(dev-&gt;npu, reg, val);</span></a>
<a name="2108"><span class="lineNum">    2108 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2109"><span class="lineNum">    2109 </span>            : </a>
<a name="2110"><span class="lineNum">    2110 </span><span class="lineNoCov">          0 : static int64_t alloc_mem_bar(struct npu2_dev *dev, uint64_t size, uint64_t *bar)</span></a>
<a name="2111"><span class="lineNum">    2111 </span>            : {</a>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 :         uint64_t phys_map_base, phys_map_size;</span></a>
<a name="2113"><span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         int rc = OPAL_SUCCESS;</span></a>
<a name="2114"><span class="lineNum">    2114 </span>            : </a>
<a name="2115"><span class="lineNum">    2115 </span><span class="lineNoCov">          0 :         lock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="2116"><span class="lineNum">    2116 </span>            : </a>
<a name="2117"><span class="lineNum">    2117 </span>            :         /*</a>
<a name="2118"><span class="lineNum">    2118 </span>            :          * Right now, we support 1 allocation per chip, of up to 4TB.</a>
<a name="2119"><span class="lineNum">    2119 </span>            :          *</a>
<a name="2120"><span class="lineNum">    2120 </span>            :          * In future, we will use chip address extension to support</a>
<a name="2121"><span class="lineNum">    2121 </span>            :          * &gt;4TB ranges, and we will implement a more sophisticated</a>
<a name="2122"><span class="lineNum">    2122 </span>            :          * allocator to allow an allocation for every link on a chip.</a>
<a name="2123"><span class="lineNum">    2123 </span>            :          */</a>
<a name="2124"><span class="lineNum">    2124 </span>            : </a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineNoCov">          0 :         if (dev-&gt;npu-&gt;lpc_mem_allocated) {</span></a>
<a name="2126"><span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                 rc = OPAL_RESOURCE;</span></a>
<a name="2127"><span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="2128"><span class="lineNum">    2128 </span>            :         }</a>
<a name="2129"><span class="lineNum">    2129 </span>            : </a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineNoCov">          0 :         phys_map_get(dev-&gt;npu-&gt;chip_id, OCAPI_MEM, 0, &amp;phys_map_base, &amp;phys_map_size);</span></a>
<a name="2131"><span class="lineNum">    2131 </span>            : </a>
<a name="2132"><span class="lineNum">    2132 </span><span class="lineNoCov">          0 :         if (size &gt; phys_map_size) {</span></a>
<a name="2133"><span class="lineNum">    2133 </span>            :                 /**</a>
<a name="2134"><span class="lineNum">    2134 </span>            :                  * @fwts-label OCAPIInvalidLPCMemoryBARSize</a>
<a name="2135"><span class="lineNum">    2135 </span>            :                  * @fwts-advice The operating system requested an unsupported</a>
<a name="2136"><span class="lineNum">    2136 </span>            :                  * amount of OpenCAPI LPC memory. This is possibly a kernel</a>
<a name="2137"><span class="lineNum">    2137 </span>            :                  * bug, or you may need to upgrade your firmware.</a>
<a name="2138"><span class="lineNum">    2138 </span>            :                  */</a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                 OCAPIERR(dev, &quot;Invalid LPC memory BAR allocation size requested: 0x%llx bytes (limit 0x%llx)\n&quot;,</span></a>
<a name="2140"><span class="lineNum">    2140 </span>            :                          size, phys_map_size);</a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 rc = OPAL_PARAMETER;</span></a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="2143"><span class="lineNum">    2143 </span>            :         }</a>
<a name="2144"><span class="lineNum">    2144 </span>            : </a>
<a name="2145"><span class="lineNum">    2145 </span>            :         /* Minimum BAR size is 1 GB */</a>
<a name="2146"><span class="lineNum">    2146 </span><span class="lineNoCov">          0 :         if (size &lt; (1 &lt;&lt; 30)) {</span></a>
<a name="2147"><span class="lineNum">    2147 </span>            :                 size = 1 &lt;&lt; 30;</a>
<a name="2148"><span class="lineNum">    2148 </span>            :         }</a>
<a name="2149"><span class="lineNum">    2149 </span>            : </a>
<a name="2150"><span class="lineNum">    2150 </span><span class="lineNoCov">          0 :         if (!is_pow2(size)) {</span></a>
<a name="2151"><span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                 size = 1 &lt;&lt; (ilog2(size) + 1);</span></a>
<a name="2152"><span class="lineNum">    2152 </span>            :         }</a>
<a name="2153"><span class="lineNum">    2153 </span>            : </a>
<a name="2154"><span class="lineNum">    2154 </span><span class="lineNoCov">          0 :         set_mem_bar(dev, phys_map_base, size);</span></a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         *bar = phys_map_base;</span></a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         dev-&gt;npu-&gt;lpc_mem_allocated = dev;</span></a>
<a name="2157"><span class="lineNum">    2157 </span>            : </a>
<a name="2158"><span class="lineNum">    2158 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         unlock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="2161"><span class="lineNum">    2161 </span>            : }</a>
<a name="2162"><span class="lineNum">    2162 </span>            : </a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 : static int64_t release_mem_bar(struct npu2_dev *dev)</span></a>
<a name="2164"><span class="lineNum">    2164 </span>            : {</a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :         int rc = OPAL_SUCCESS;</span></a>
<a name="2166"><span class="lineNum">    2166 </span>            : </a>
<a name="2167"><span class="lineNum">    2167 </span><span class="lineNoCov">          0 :         lock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="2168"><span class="lineNum">    2168 </span>            : </a>
<a name="2169"><span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         if (dev-&gt;npu-&gt;lpc_mem_allocated != dev) {</span></a>
<a name="2170"><span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 rc = OPAL_PARAMETER;</span></a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="2172"><span class="lineNum">    2172 </span>            :         }</a>
<a name="2173"><span class="lineNum">    2173 </span>            : </a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :         set_mem_bar(dev, 0, 0);</span></a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         dev-&gt;npu-&gt;lpc_mem_allocated = NULL;</span></a>
<a name="2176"><span class="lineNum">    2176 </span>            : </a>
<a name="2177"><span class="lineNum">    2177 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="2178"><span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         unlock(&amp;dev-&gt;npu-&gt;lock);</span></a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="2180"><span class="lineNum">    2180 </span>            : }</a>
<a name="2181"><span class="lineNum">    2181 </span>            : </a>
<a name="2182"><span class="lineNum">    2182 </span><span class="lineNoCov">          0 : static int64_t opal_npu_mem_alloc(uint64_t phb_id, uint32_t __unused bdfn,</span></a>
<a name="2183"><span class="lineNum">    2183 </span>            :                                   uint64_t size, uint64_t *bar)</a>
<a name="2184"><span class="lineNum">    2184 </span>            : {</a>
<a name="2185"><span class="lineNum">    2185 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="2187"><span class="lineNum">    2187 </span>            : </a>
<a name="2188"><span class="lineNum">    2188 </span>            : </a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2_opencapi)</span></a>
<a name="2190"><span class="lineNum">    2190 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2191"><span class="lineNum">    2191 </span>            : </a>
<a name="2192"><span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="2193"><span class="lineNum">    2193 </span><span class="lineNoCov">          0 :         if (!dev)</span></a>
<a name="2194"><span class="lineNum">    2194 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2195"><span class="lineNum">    2195 </span>            : </a>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         if (!opal_addr_valid(bar))</span></a>
<a name="2197"><span class="lineNum">    2197 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2198"><span class="lineNum">    2198 </span>            : </a>
<a name="2199"><span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         return alloc_mem_bar(dev, size, bar);</span></a>
<a name="2200"><span class="lineNum">    2200 </span>            : }</a>
<a name="2201"><span class="lineNum">    2201 </span>            : opal_call(OPAL_NPU_MEM_ALLOC, opal_npu_mem_alloc, 4);</a>
<a name="2202"><span class="lineNum">    2202 </span>            : </a>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineNoCov">          0 : static int64_t opal_npu_mem_release(uint64_t phb_id, uint32_t __unused bdfn)</span></a>
<a name="2204"><span class="lineNum">    2204 </span>            : {</a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="2207"><span class="lineNum">    2207 </span>            : </a>
<a name="2208"><span class="lineNum">    2208 </span>            : </a>
<a name="2209"><span class="lineNum">    2209 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2_opencapi)</span></a>
<a name="2210"><span class="lineNum">    2210 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2211"><span class="lineNum">    2211 </span>            : </a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 :         dev = phb_to_npu2_dev_ocapi(phb);</span></a>
<a name="2213"><span class="lineNum">    2213 </span><span class="lineNoCov">          0 :         if (!dev)</span></a>
<a name="2214"><span class="lineNum">    2214 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2215"><span class="lineNum">    2215 </span>            : </a>
<a name="2216"><span class="lineNum">    2216 </span><span class="lineNoCov">          0 :         return release_mem_bar(dev);</span></a>
<a name="2217"><span class="lineNum">    2217 </span>            : }</a>
<a name="2218"><span class="lineNum">    2218 </span>            : opal_call(OPAL_NPU_MEM_RELEASE, opal_npu_mem_release, 2);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
