{
  "module_name": "gfxhub_v1_2.c",
  "hash_id": "3e629e8f32a40ed4a2bccd84afce4497a4cb00e23406708750739c8921505c30",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/gfxhub_v1_2.c",
  "human_readable_source": " \n#include \"amdgpu.h\"\n#include \"amdgpu_xcp.h\"\n#include \"gfxhub_v1_2.h\"\n#include \"gfxhub_v1_1.h\"\n\n#include \"gc/gc_9_4_3_offset.h\"\n#include \"gc/gc_9_4_3_sh_mask.h\"\n#include \"vega10_enum.h\"\n\n#include \"soc15_common.h\"\n\n#define regVM_L2_CNTL3_DEFAULT\t0x80100007\n#define regVM_L2_CNTL4_DEFAULT\t0x000000c1\n\nstatic u64 gfxhub_v1_2_get_mc_fb_offset(struct amdgpu_device *adev)\n{\n\treturn (u64)RREG32_SOC15(GC, GET_INST(GC, 0), regMC_VM_FB_OFFSET) << 24;\n}\n\nstatic void gfxhub_v1_2_xcc_setup_vm_pt_regs(struct amdgpu_device *adev,\n\t\t\t\t\t     uint32_t vmid,\n\t\t\t\t\t     uint64_t page_table_base,\n\t\t\t\t\t     uint32_t xcc_mask)\n{\n\tstruct amdgpu_vmhub *hub;\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\thub = &adev->vmhub[AMDGPU_GFXHUB(i)];\n\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, i),\n\t\t\t\t    regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,\n\t\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t\t    lower_32_bits(page_table_base));\n\n\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, i),\n\t\t\t\t    regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,\n\t\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t\t    upper_32_bits(page_table_base));\n\t}\n}\n\nstatic void gfxhub_v1_2_setup_vm_pt_regs(struct amdgpu_device *adev,\n\t\t\t\t\t uint32_t vmid,\n\t\t\t\t\t uint64_t page_table_base)\n{\n\tuint32_t xcc_mask;\n\n\txcc_mask = GENMASK(NUM_XCC(adev->gfx.xcc_mask) - 1, 0);\n\tgfxhub_v1_2_xcc_setup_vm_pt_regs(adev, vmid, page_table_base, xcc_mask);\n}\n\nstatic void gfxhub_v1_2_xcc_init_gart_aperture_regs(struct amdgpu_device *adev,\n\t\t\t\t\t\t    uint32_t xcc_mask)\n{\n\tuint64_t pt_base;\n\tint i;\n\n\tif (adev->gmc.pdb0_bo)\n\t\tpt_base = amdgpu_gmc_pd_addr(adev->gmc.pdb0_bo);\n\telse\n\t\tpt_base = amdgpu_gmc_pd_addr(adev->gart.bo);\n\n\tgfxhub_v1_2_xcc_setup_vm_pt_regs(adev, 0, pt_base, xcc_mask);\n\n\t \n\tfor_each_inst(i, xcc_mask) {\n\t\tif (adev->gmc.pdb0_bo) {\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.fb_start >> 12));\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.fb_start >> 44));\n\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 12));\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 44));\n\t\t} else {\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.gart_start >> 12));\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.gart_start >> 44));\n\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 12));\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 44));\n\t\t}\n\t}\n}\n\nstatic void\ngfxhub_v1_2_xcc_init_system_aperture_regs(struct amdgpu_device *adev,\n\t\t\t\t\t  uint32_t xcc_mask)\n{\n\tuint64_t value;\n\tuint32_t tmp;\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\t \n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regMC_VM_AGP_BASE, 0);\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regMC_VM_AGP_BOT, adev->gmc.agp_start >> 24);\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regMC_VM_AGP_TOP, adev->gmc.agp_end >> 24);\n\n\t\tif (!amdgpu_sriov_vf(adev) || adev->asic_type <= CHIP_VEGA10) {\n\t\t\t \n\t\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regMC_VM_SYSTEM_APERTURE_LOW_ADDR,\n\t\t\t\tmin(adev->gmc.fb_start, adev->gmc.agp_start) >> 18);\n\n\t\t\tif (adev->apu_flags & AMD_APU_IS_RAVEN2)\n\t\t\t        \n\t\t\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i),\n\t\t\t\t\t\t regMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t\t\t\t\t max((adev->gmc.fb_end >> 18) + 0x1,\n\t\t\t\t\t\t     adev->gmc.agp_end >> 18));\n\t\t\telse\n\t\t\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i),\n\t\t\t\t\tregMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t\t\t\tmax(adev->gmc.fb_end, adev->gmc.agp_end) >> 18);\n\n\t\t\t \n\t\t\tvalue = amdgpu_gmc_vram_mc2pa(adev, adev->mem_scratch.gpu_addr);\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,\n\t\t\t\t     (u32)(value >> 12));\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,\n\t\t\t\t     (u32)(value >> 44));\n\n\t\t\t \n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,\n\t\t\t\t     (u32)(adev->dummy_page_addr >> 12));\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,\n\t\t\t\t     (u32)((u64)adev->dummy_page_addr >> 44));\n\n\t\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL2);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL2,\n\t\t\t\t\t    ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL2, tmp);\n\t\t}\n\n\t\t \n\t\tif (adev->gmc.pdb0_bo) {\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_FB_LOCATION_TOP, 0);\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_FB_LOCATION_BASE, 0x00FFFFFF);\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_AGP_TOP, 0);\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_AGP_BOT, 0xFFFFFF);\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_SYSTEM_APERTURE_LOW_ADDR, 0x3FFFFFFF);\n\t\t\tWREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_SYSTEM_APERTURE_HIGH_ADDR, 0);\n\t\t}\n\t}\n}\n\nstatic void gfxhub_v1_2_xcc_init_tlb_regs(struct amdgpu_device *adev,\n\t\t\t\t\t  uint32_t xcc_mask)\n{\n\tuint32_t tmp;\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\t \n\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, i), regMC_VM_MX_L1_TLB_CNTL);\n\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    ENABLE_L1_TLB, 1);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    SYSTEM_ACCESS_MODE, 3);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    ENABLE_ADVANCED_DRIVER_MODEL, 1);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    MTYPE, MTYPE_UC); \n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ATC_EN, 1);\n\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regMC_VM_MX_L1_TLB_CNTL, tmp);\n\t}\n}\n\nstatic void gfxhub_v1_2_xcc_init_cache_regs(struct amdgpu_device *adev,\n\t\t\t\t\t    uint32_t xcc_mask)\n{\n\tuint32_t tmp;\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\t \n\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);\n\t\t \n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, L2_PDE0_CACHE_TAG_GENERATION_MODE,\n\t\t\t\t    0);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, PDE_FAULT_CLASSIFICATION, 0);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, IDENTITY_MODE_FRAGMENT_SIZE, 0);\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regVM_L2_CNTL, tmp);\n\n\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_CNTL2);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regVM_L2_CNTL2, tmp);\n\n\t\ttmp = regVM_L2_CNTL3_DEFAULT;\n\t\tif (adev->gmc.translate_further) {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 9);\n\t\t} else {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 6);\n\t\t}\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regVM_L2_CNTL3, tmp);\n\n\t\ttmp = regVM_L2_CNTL4_DEFAULT;\n\t\t \n\t\tif (adev->gmc.xgmi.connected_to_cpu || adev->gmc.is_app_apu) {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 1);\n\t\t} else {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);\n\t\t}\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, i), regVM_L2_CNTL4, tmp);\n\t}\n}\n\nstatic void gfxhub_v1_2_xcc_enable_system_domain(struct amdgpu_device *adev,\n\t\t\t\t\t\t uint32_t xcc_mask)\n{\n\tuint32_t tmp;\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, i), regVM_CONTEXT0_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH,\n\t\t\t\tadev->gmc.vmid0_page_table_depth);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_BLOCK_SIZE,\n\t\t\t\tadev->gmc.vmid0_page_table_block_size);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL,\n\t\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);\n\t\tWREG32_SOC15(GC, GET_INST(GC, i), regVM_CONTEXT0_CNTL, tmp);\n\t}\n}\n\nstatic void\ngfxhub_v1_2_xcc_disable_identity_aperture(struct amdgpu_device *adev,\n\t\t\t\t\t  uint32_t xcc_mask)\n{\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,\n\t\t\t     0XFFFFFFFF);\n\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,\n\t\t\t     0x0000000F);\n\n\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32,\n\t\t\t     0);\n\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32,\n\t\t\t     0);\n\n\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t     regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32, 0);\n\t\tWREG32_SOC15(GC, GET_INST(GC, i),\n\t\t\t     regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32, 0);\n\t}\n}\n\nstatic void gfxhub_v1_2_xcc_setup_vmid_config(struct amdgpu_device *adev,\n\t\t\t\t\t      uint32_t xcc_mask)\n{\n\tstruct amdgpu_vmhub *hub;\n\tunsigned int num_level, block_size;\n\tuint32_t tmp;\n\tint i, j;\n\n\tnum_level = adev->vm_manager.num_level;\n\tblock_size = adev->vm_manager.block_size;\n\tif (adev->gmc.translate_further)\n\t\tnum_level -= 1;\n\telse\n\t\tblock_size -= 9;\n\n\tfor_each_inst(j, xcc_mask) {\n\t\thub = &adev->vmhub[AMDGPU_GFXHUB(j)];\n\t\tfor (i = 0; i <= 14; i++) {\n\t\t\ttmp = RREG32_SOC15_OFFSET(GC, GET_INST(GC, j), regVM_CONTEXT1_CNTL, i);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH,\n\t\t\t\t\t    num_level);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\t\t\t    1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    VALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    READ_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    PAGE_TABLE_BLOCK_SIZE,\n\t\t\t\t\t    block_size);\n\t\t\t \n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT,\n\t\t\t\t\t    !adev->gmc.noretry ||\n\t\t\t\t\t    adev->ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 2) ||\n\t\t\t\t\t    adev->ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 3));\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j), regVM_CONTEXT1_CNTL,\n\t\t\t\t\t    i * hub->ctx_distance, tmp);\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j),\n\t\t\t\t\t    regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j),\n\t\t\t\t\t    regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j),\n\t\t\t\t\t    regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t\t    lower_32_bits(adev->vm_manager.max_pfn - 1));\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j),\n\t\t\t\t\t    regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t\t    upper_32_bits(adev->vm_manager.max_pfn - 1));\n\t\t}\n\t}\n}\n\nstatic void gfxhub_v1_2_xcc_program_invalidation(struct amdgpu_device *adev,\n\t\t\t\t\t\t uint32_t xcc_mask)\n{\n\tstruct amdgpu_vmhub *hub;\n\tunsigned int i, j;\n\n\tfor_each_inst(j, xcc_mask) {\n\t\thub = &adev->vmhub[AMDGPU_GFXHUB(j)];\n\n\t\tfor (i = 0 ; i < 18; ++i) {\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j), regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,\n\t\t\t\t\t    i * hub->eng_addr_distance, 0xffffffff);\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j), regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,\n\t\t\t\t\t    i * hub->eng_addr_distance, 0x1f);\n\t\t}\n\t}\n}\n\nstatic int gfxhub_v1_2_xcc_gart_enable(struct amdgpu_device *adev,\n\t\t\t\t       uint32_t xcc_mask)\n{\n\t \n\tgfxhub_v1_2_xcc_init_gart_aperture_regs(adev, xcc_mask);\n\tgfxhub_v1_2_xcc_init_system_aperture_regs(adev, xcc_mask);\n\tgfxhub_v1_2_xcc_init_tlb_regs(adev, xcc_mask);\n\tif (!amdgpu_sriov_vf(adev))\n\t\tgfxhub_v1_2_xcc_init_cache_regs(adev, xcc_mask);\n\n\tgfxhub_v1_2_xcc_enable_system_domain(adev, xcc_mask);\n\tif (!amdgpu_sriov_vf(adev))\n\t\tgfxhub_v1_2_xcc_disable_identity_aperture(adev, xcc_mask);\n\tgfxhub_v1_2_xcc_setup_vmid_config(adev, xcc_mask);\n\tgfxhub_v1_2_xcc_program_invalidation(adev, xcc_mask);\n\n\treturn 0;\n}\n\nstatic int gfxhub_v1_2_gart_enable(struct amdgpu_device *adev)\n{\n\tuint32_t xcc_mask;\n\n\txcc_mask = GENMASK(NUM_XCC(adev->gfx.xcc_mask) - 1, 0);\n\treturn gfxhub_v1_2_xcc_gart_enable(adev, xcc_mask);\n}\n\nstatic void gfxhub_v1_2_xcc_gart_disable(struct amdgpu_device *adev,\n\t\t\t\t\t uint32_t xcc_mask)\n{\n\tstruct amdgpu_vmhub *hub;\n\tu32 tmp;\n\tu32 i, j;\n\n\tfor_each_inst(j, xcc_mask) {\n\t\thub = &adev->vmhub[AMDGPU_GFXHUB(j)];\n\t\t \n\t\tfor (i = 0; i < 16; i++)\n\t\t\tWREG32_SOC15_OFFSET(GC, GET_INST(GC, j), regVM_CONTEXT0_CNTL,\n\t\t\t\t\t    i * hub->ctx_distance, 0);\n\n\t\t \n\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, j), regMC_VM_MX_L1_TLB_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);\n\t\ttmp = REG_SET_FIELD(tmp,\n\t\t\t\t\tMC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t\tENABLE_ADVANCED_DRIVER_MODEL,\n\t\t\t\t\t0);\n\t\tWREG32_SOC15_RLC(GC, GET_INST(GC, j), regMC_VM_MX_L1_TLB_CNTL, tmp);\n\n\t\t \n\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, j), regVM_L2_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 0);\n\t\tWREG32_SOC15(GC, GET_INST(GC, j), regVM_L2_CNTL, tmp);\n\t\tWREG32_SOC15(GC, GET_INST(GC, j), regVM_L2_CNTL3, 0);\n\t}\n}\n\nstatic void gfxhub_v1_2_gart_disable(struct amdgpu_device *adev)\n{\n\tuint32_t xcc_mask;\n\n\txcc_mask = GENMASK(NUM_XCC(adev->gfx.xcc_mask) - 1, 0);\n\tgfxhub_v1_2_xcc_gart_disable(adev, xcc_mask);\n}\n\nstatic void gfxhub_v1_2_xcc_set_fault_enable_default(struct amdgpu_device *adev,\n\t\t\t\t\t\t     bool value,\n\t\t\t\t\t\t     uint32_t xcc_mask)\n{\n\tu32 tmp;\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\ttmp = RREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tPDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tPDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp,\n\t\t\t\tVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tTRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\t\tvalue);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tNACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tEXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\tif (!value) {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\t\tCRASH_ON_NO_RETRY_FAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\t\tCRASH_ON_RETRY_FAULT, 1);\n\t\t}\n\t\tWREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL, tmp);\n\t}\n}\n\n \nstatic void gfxhub_v1_2_set_fault_enable_default(struct amdgpu_device *adev,\n\t\t\t\t\t\t bool value)\n{\n\tuint32_t xcc_mask;\n\n\txcc_mask = GENMASK(NUM_XCC(adev->gfx.xcc_mask) - 1, 0);\n\tgfxhub_v1_2_xcc_set_fault_enable_default(adev, value, xcc_mask);\n}\n\nstatic void gfxhub_v1_2_xcc_init(struct amdgpu_device *adev, uint32_t xcc_mask)\n{\n\tstruct amdgpu_vmhub *hub;\n\tint i;\n\n\tfor_each_inst(i, xcc_mask) {\n\t\thub = &adev->vmhub[AMDGPU_GFXHUB(i)];\n\n\t\thub->ctx0_ptb_addr_lo32 =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i),\n\t\t\t\tregVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);\n\t\thub->ctx0_ptb_addr_hi32 =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i),\n\t\t\t\tregVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);\n\t\thub->vm_inv_eng0_sem =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i), regVM_INVALIDATE_ENG0_SEM);\n\t\thub->vm_inv_eng0_req =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i), regVM_INVALIDATE_ENG0_REQ);\n\t\thub->vm_inv_eng0_ack =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i), regVM_INVALIDATE_ENG0_ACK);\n\t\thub->vm_context0_cntl =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i), regVM_CONTEXT0_CNTL);\n\t\thub->vm_l2_pro_fault_status =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i),\n\t\t\t\tregVM_L2_PROTECTION_FAULT_STATUS);\n\t\thub->vm_l2_pro_fault_cntl =\n\t\t\tSOC15_REG_OFFSET(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL);\n\n\t\thub->ctx_distance = regVM_CONTEXT1_CNTL -\n\t\t\t\tregVM_CONTEXT0_CNTL;\n\t\thub->ctx_addr_distance =\n\t\t\t\tregVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -\n\t\t\t\tregVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;\n\t\thub->eng_distance = regVM_INVALIDATE_ENG1_REQ -\n\t\t\t\tregVM_INVALIDATE_ENG0_REQ;\n\t\thub->eng_addr_distance =\n\t\t\t\tregVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -\n\t\t\t\tregVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;\n\t}\n}\n\nstatic void gfxhub_v1_2_init(struct amdgpu_device *adev)\n{\n\tuint32_t xcc_mask;\n\n\txcc_mask = GENMASK(NUM_XCC(adev->gfx.xcc_mask) - 1, 0);\n\tgfxhub_v1_2_xcc_init(adev, xcc_mask);\n}\n\nstatic int gfxhub_v1_2_get_xgmi_info(struct amdgpu_device *adev)\n{\n\tu32 max_num_physical_nodes;\n\tu32 max_physical_node_id;\n\tu32 xgmi_lfb_cntl;\n\tu32 max_region;\n\tu64 seg_size;\n\n\txgmi_lfb_cntl = RREG32_SOC15(GC, GET_INST(GC, 0), regMC_VM_XGMI_LFB_CNTL);\n\tseg_size = REG_GET_FIELD(\n\t\tRREG32_SOC15(GC, GET_INST(GC, 0), regMC_VM_XGMI_LFB_SIZE),\n\t\tMC_VM_XGMI_LFB_SIZE, PF_LFB_SIZE) << 24;\n\tmax_region =\n\t\tREG_GET_FIELD(xgmi_lfb_cntl, MC_VM_XGMI_LFB_CNTL, PF_MAX_REGION);\n\n\n\n\tmax_num_physical_nodes   = 8;\n\tmax_physical_node_id     = 7;\n\n\t \n\tif (max_region || adev->gmc.xgmi.connected_to_cpu) {\n\t\tadev->gmc.xgmi.num_physical_nodes = max_region + 1;\n\n\t\tif (adev->gmc.xgmi.num_physical_nodes > max_num_physical_nodes)\n\t\t\treturn -EINVAL;\n\n\t\tadev->gmc.xgmi.physical_node_id =\n\t\t\tREG_GET_FIELD(xgmi_lfb_cntl, MC_VM_XGMI_LFB_CNTL,\n\t\t\t\t\tPF_LFB_REGION);\n\n\t\tif (adev->gmc.xgmi.physical_node_id > max_physical_node_id)\n\t\t\treturn -EINVAL;\n\n\t\tadev->gmc.xgmi.node_segment_size = seg_size;\n\t}\n\n\treturn 0;\n}\n\nconst struct amdgpu_gfxhub_funcs gfxhub_v1_2_funcs = {\n\t.get_mc_fb_offset = gfxhub_v1_2_get_mc_fb_offset,\n\t.setup_vm_pt_regs = gfxhub_v1_2_setup_vm_pt_regs,\n\t.gart_enable = gfxhub_v1_2_gart_enable,\n\t.gart_disable = gfxhub_v1_2_gart_disable,\n\t.set_fault_enable_default = gfxhub_v1_2_set_fault_enable_default,\n\t.init = gfxhub_v1_2_init,\n\t.get_xgmi_info = gfxhub_v1_2_get_xgmi_info,\n};\n\nstatic int gfxhub_v1_2_xcp_resume(void *handle, uint32_t inst_mask)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool value;\n\n\tif (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS)\n\t\tvalue = false;\n\telse\n\t\tvalue = true;\n\n\tgfxhub_v1_2_xcc_set_fault_enable_default(adev, value, inst_mask);\n\n\tif (!amdgpu_sriov_vf(adev))\n\t\treturn gfxhub_v1_2_xcc_gart_enable(adev, inst_mask);\n\n\treturn 0;\n}\n\nstatic int gfxhub_v1_2_xcp_suspend(void *handle, uint32_t inst_mask)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (!amdgpu_sriov_vf(adev))\n\t\tgfxhub_v1_2_xcc_gart_disable(adev, inst_mask);\n\n\treturn 0;\n}\n\nstruct amdgpu_xcp_ip_funcs gfxhub_v1_2_xcp_funcs = {\n\t.suspend = &gfxhub_v1_2_xcp_suspend,\n\t.resume = &gfxhub_v1_2_xcp_resume\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}