Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 28 20:25:29 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           19 |
| No           | No                    | Yes                    |             305 |           95 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              67 |           20 |
| Yes          | No                    | Yes                    |             606 |          233 |
| Yes          | Yes                   | No                     |             366 |           95 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  u_tdc/u_DecStop/finished                    |                                           | u_tdc/u_enabler/rst                       |                1 |              1 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out  |                                           |                                           |                1 |              1 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                           | u_tdc/u_merge/done                        |                1 |              1 |         1.00 |
|  u_tdc/u_DecStart/finished                   |                                           | u_tdc/u_enabler/rst                       |                1 |              1 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out3 | u_tdc/u_enabler/debug_hit_enabler         | u_tdc/u_enabler/rst                       |                2 |              2 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out4 | u_tdc/u_enabler/debug_hit_enabler         | u_tdc/u_enabler/rst                       |                2 |              2 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | startTDC_i_1_n_0                          |                                           |                1 |              2 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_enabler/debug_hit_enabler         | u_tdc/u_enabler/rst                       |                2 |              2 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/storeStop                   | u_tdc/u_merge/counter[2]_i_1_n_0          |                1 |              3 |         3.00 |
|  uart_clk_BUFG                               | starting_delay_counter                    | starting_delay_counter[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out  |                                           | TOP_COUNTER                               |                1 |              5 |         5.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_fine_debug/counter[4]_i_2_n_0           | u_fine_debug/counter                      |                3 |              5 |         1.67 |
|  uart_clk_BUFG                               | u_uart/r_Tx_Data_0                        |                                           |                4 |              8 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/StartEdge_stored[9]_i_2_n_0 | u_tdc/u_merge/StartEdge_stored[9]_i_1_n_0 |                6 |              9 |         1.50 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/StopEdge_stored[9]_i_2_n_0  | u_tdc/u_merge/StopEdge_stored[9]_i_1_n_0  |                4 |              9 |         2.25 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_fine_debug/counter_of_hits              |                                           |                3 |             10 |         3.33 |
|  uart_clk_BUFG                               | u_uart/E[0]                               |                                           |                2 |             11 |         5.50 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out3 | u_tdc/u_EdgeDetector_1/oFall              |                                           |                4 |             12 |         3.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out3 | u_fine_debug/iHit                         | u_tdc/u_enabler/rst                       |                3 |             12 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out4 | u_tdc/u_EdgeDetector_2/oFall              |                                           |                3 |             12 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out4 | u_fine_debug/iHit                         | u_tdc/u_enabler/rst                       |                3 |             12 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                |                                           |                3 |             12 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_fine_debug/iHit                         | u_tdc/u_enabler/rst                       |                4 |             12 |         3.00 |
|  uart_clk_BUFG                               |                                           |                                           |                5 |             13 |         2.60 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                           |                                           |               13 |             25 |         1.92 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                | u_tdc/u_enabler/rst                       |              111 |            300 |         2.70 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                | u_tdc/u_FineDelay/debug_start_out__0      |               70 |            300 |         4.29 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                | u_tdc/u_enabler/rst                       |              116 |            300 |         2.59 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                           | u_tdc/u_enabler/rst                       |               94 |            306 |         3.26 |
+----------------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


