// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: rom_data.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 23.1std.1 Build 993 05/14/2024 SC Lite Edition
// ************************************************************


//Copyright (C) 2024  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="YES" INIT_FILE="../../sim/script/data.mif" INSTANCE_NAME="DATA" NUMWORDS_A=16384 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" RAM_BLOCK_TYPE="M10K" WIDTH_A=16 WIDTH_BYTEENA_A=1 WIDTHAD_A=14 address_a clock0 q_a
//VERSION_BEGIN 23.1 cbx_altera_syncram_nd_impl 2024:05:14:17:57:38:SC cbx_altsyncram 2024:05:14:17:57:38:SC cbx_cycloneii 2024:05:14:17:57:38:SC cbx_lpm_add_sub 2024:05:14:17:57:38:SC cbx_lpm_compare 2024:05:14:17:57:38:SC cbx_lpm_decode 2024:05:14:17:57:37:SC cbx_lpm_mux 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC cbx_nadder 2024:05:14:17:57:38:SC cbx_stratix 2024:05:14:17:57:38:SC cbx_stratixii 2024:05:14:17:57:38:SC cbx_stratixiii 2024:05:14:17:57:38:SC cbx_stratixv 2024:05:14:17:57:38:SC cbx_util_mgl 2024:05:14:17:57:38:SC  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE="../../sim/script/data.mif" NUMWORDS_A=16384 NUMWORDS_B=16384 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="UNREGISTERED" RAM_BLOCK_TYPE="M10K" RDCONTROL_REG_B="CLOCK1" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=16 WIDTH_B=16 WIDTH_BYTEENA_A=1 WIDTHAD_A=14 WIDTHAD_B=14 WRCONTROL_ACLR_A="NONE" WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 data_b q_a q_b wren_b
//VERSION_BEGIN 23.1 cbx_altera_syncram_nd_impl 2024:05:14:17:57:38:SC cbx_altsyncram 2024:05:14:17:57:38:SC cbx_cycloneii 2024:05:14:17:57:38:SC cbx_lpm_add_sub 2024:05:14:17:57:38:SC cbx_lpm_compare 2024:05:14:17:57:38:SC cbx_lpm_decode 2024:05:14:17:57:37:SC cbx_lpm_mux 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC cbx_nadder 2024:05:14:17:57:38:SC cbx_stratix 2024:05:14:17:57:38:SC cbx_stratixii 2024:05:14:17:57:38:SC cbx_stratixiii 2024:05:14:17:57:38:SC cbx_stratixv 2024:05:14:17:57:38:SC cbx_util_mgl 2024:05:14:17:57:38:SC  VERSION_END


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=2 LPM_WIDTH=1 data enable eq
//VERSION_BEGIN 23.1 cbx_cycloneii 2024:05:14:17:57:38:SC cbx_lpm_add_sub 2024:05:14:17:57:38:SC cbx_lpm_compare 2024:05:14:17:57:38:SC cbx_lpm_decode 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC cbx_nadder 2024:05:14:17:57:38:SC cbx_stratix 2024:05:14:17:57:38:SC cbx_stratixii 2024:05:14:17:57:38:SC  VERSION_END

//synthesis_resources = lut 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  rom_data_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  data;
	input   enable;
	output   [1:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [0:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  eq_node;

	assign
		eq = eq_node,
		eq_node = {(data & enable), ((~ data) & enable)};
endmodule //rom_data_decode


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=2 LPM_WIDTH=1 data eq
//VERSION_BEGIN 23.1 cbx_cycloneii 2024:05:14:17:57:38:SC cbx_lpm_add_sub 2024:05:14:17:57:38:SC cbx_lpm_compare 2024:05:14:17:57:38:SC cbx_lpm_decode 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC cbx_nadder 2024:05:14:17:57:38:SC cbx_stratix 2024:05:14:17:57:38:SC cbx_stratixii 2024:05:14:17:57:38:SC  VERSION_END

//synthesis_resources = lut 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  rom_data_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  data;
	output   [1:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [0:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire enable;
	wire  [1:0]  eq_node;

	assign
		enable = 1'b1,
		eq = eq_node,
		eq_node = {(data & enable), ((~ data) & enable)};
endmodule //rom_data_decode1


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=2 LPM_WIDTH=16 LPM_WIDTHS=1 data result sel
//VERSION_BEGIN 23.1 cbx_lpm_mux 2024:05:14:17:57:37:SC cbx_mgl 2024:05:14:17:57:46:SC  VERSION_END

//synthesis_resources = lut 6 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  rom_data_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [31:0]  data;
	output   [15:0]  result;
	input   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [31:0]  data;
	tri0   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire  [31:0]  data_wire;
	wire  [15:0]  result_wire_ext;
	wire  [0:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[16] : data_wire[0];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[10];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[11];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[12];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[13];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[14];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[15];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[17] : data_wire[1];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[18] : data_wire[2];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[19] : data_wire[3];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[20] : data_wire[4];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[21] : data_wire[5];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[22] : data_wire[6];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[23] : data_wire[7];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[8];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[9];
	assign
		data_wire = {data},
		result = result_wire_ext,
		result_wire_ext = {wire_l1_w15_n0_mux_dataout, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n0_mux_dataout},
		sel_wire = {sel[0]};
endmodule //rom_data_mux

//synthesis_resources = lut 16 M10K 32 reg 3 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  rom_data_altsyncram1
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_b,
	q_a,
	q_b,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [13:0]  address_a;
	input   [13:0]  address_b;
	input   clock0;
	input   clock1;
	input   [15:0]  data_b;
	output   [15:0]  q_a;
	output   [15:0]  q_b;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [13:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [15:0]  data_b;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[0:0]	address_reg_a;
	reg	[0:0]	address_reg_b;
	reg	[0:0]	out_address_reg_a;
	wire  [1:0]   wire_decode4_eq;
	wire  [1:0]   wire_decode5_eq;
	wire  [1:0]   wire_rden_decode_a_eq;
	wire  [1:0]   wire_rden_decode_b_eq;
	wire  [15:0]   wire_mux6_result;
	wire  [15:0]   wire_mux7_result;
	wire  [0:0]   wire_ram_block3a_0portadataout;
	wire  [0:0]   wire_ram_block3a_1portadataout;
	wire  [0:0]   wire_ram_block3a_2portadataout;
	wire  [0:0]   wire_ram_block3a_3portadataout;
	wire  [0:0]   wire_ram_block3a_4portadataout;
	wire  [0:0]   wire_ram_block3a_5portadataout;
	wire  [0:0]   wire_ram_block3a_6portadataout;
	wire  [0:0]   wire_ram_block3a_7portadataout;
	wire  [0:0]   wire_ram_block3a_8portadataout;
	wire  [0:0]   wire_ram_block3a_9portadataout;
	wire  [0:0]   wire_ram_block3a_10portadataout;
	wire  [0:0]   wire_ram_block3a_11portadataout;
	wire  [0:0]   wire_ram_block3a_12portadataout;
	wire  [0:0]   wire_ram_block3a_13portadataout;
	wire  [0:0]   wire_ram_block3a_14portadataout;
	wire  [0:0]   wire_ram_block3a_15portadataout;
	wire  [0:0]   wire_ram_block3a_16portadataout;
	wire  [0:0]   wire_ram_block3a_17portadataout;
	wire  [0:0]   wire_ram_block3a_18portadataout;
	wire  [0:0]   wire_ram_block3a_19portadataout;
	wire  [0:0]   wire_ram_block3a_20portadataout;
	wire  [0:0]   wire_ram_block3a_21portadataout;
	wire  [0:0]   wire_ram_block3a_22portadataout;
	wire  [0:0]   wire_ram_block3a_23portadataout;
	wire  [0:0]   wire_ram_block3a_24portadataout;
	wire  [0:0]   wire_ram_block3a_25portadataout;
	wire  [0:0]   wire_ram_block3a_26portadataout;
	wire  [0:0]   wire_ram_block3a_27portadataout;
	wire  [0:0]   wire_ram_block3a_28portadataout;
	wire  [0:0]   wire_ram_block3a_29portadataout;
	wire  [0:0]   wire_ram_block3a_30portadataout;
	wire  [0:0]   wire_ram_block3a_31portadataout;
	wire  [0:0]   wire_ram_block3a_0portbdataout;
	wire  [0:0]   wire_ram_block3a_1portbdataout;
	wire  [0:0]   wire_ram_block3a_2portbdataout;
	wire  [0:0]   wire_ram_block3a_3portbdataout;
	wire  [0:0]   wire_ram_block3a_4portbdataout;
	wire  [0:0]   wire_ram_block3a_5portbdataout;
	wire  [0:0]   wire_ram_block3a_6portbdataout;
	wire  [0:0]   wire_ram_block3a_7portbdataout;
	wire  [0:0]   wire_ram_block3a_8portbdataout;
	wire  [0:0]   wire_ram_block3a_9portbdataout;
	wire  [0:0]   wire_ram_block3a_10portbdataout;
	wire  [0:0]   wire_ram_block3a_11portbdataout;
	wire  [0:0]   wire_ram_block3a_12portbdataout;
	wire  [0:0]   wire_ram_block3a_13portbdataout;
	wire  [0:0]   wire_ram_block3a_14portbdataout;
	wire  [0:0]   wire_ram_block3a_15portbdataout;
	wire  [0:0]   wire_ram_block3a_16portbdataout;
	wire  [0:0]   wire_ram_block3a_17portbdataout;
	wire  [0:0]   wire_ram_block3a_18portbdataout;
	wire  [0:0]   wire_ram_block3a_19portbdataout;
	wire  [0:0]   wire_ram_block3a_20portbdataout;
	wire  [0:0]   wire_ram_block3a_21portbdataout;
	wire  [0:0]   wire_ram_block3a_22portbdataout;
	wire  [0:0]   wire_ram_block3a_23portbdataout;
	wire  [0:0]   wire_ram_block3a_24portbdataout;
	wire  [0:0]   wire_ram_block3a_25portbdataout;
	wire  [0:0]   wire_ram_block3a_26portbdataout;
	wire  [0:0]   wire_ram_block3a_27portbdataout;
	wire  [0:0]   wire_ram_block3a_28portbdataout;
	wire  [0:0]   wire_ram_block3a_29portbdataout;
	wire  [0:0]   wire_ram_block3a_30portbdataout;
	wire  [0:0]   wire_ram_block3a_31portbdataout;
	wire  [0:0]  address_a_sel;
	wire  [13:0]  address_a_wire;
	wire  [0:0]  address_b_sel;
	wire  [13:0]  address_b_wire;
	wire [15:0]  data_a;
	wire  [0:0]  w_addr_val_b4w;
	wire  [0:0]  w_addr_val_b8w;
	wire wren_a;
	wire  [0:0]  wren_decode_addr_sel_a;
	wire  [0:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	rom_data_decode   decode4
	( 
	.data(address_a_wire[13]),
	.enable(wren_a),
	.eq(wire_decode4_eq));
	rom_data_decode   decode5
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode5_eq));
	rom_data_decode1   rden_decode_a
	( 
	.data(wren_decode_addr_sel_a),
	.eq(wire_rden_decode_a_eq));
	rom_data_decode1   rden_decode_b
	( 
	.data(w_addr_val_b8w),
	.eq(wire_rden_decode_b_eq));
	rom_data_mux   mux6
	( 
	.data({wire_ram_block3a_31portadataout[0], wire_ram_block3a_30portadataout[0], wire_ram_block3a_29portadataout[0], wire_ram_block3a_28portadataout[0], wire_ram_block3a_27portadataout[0], wire_ram_block3a_26portadataout[0], wire_ram_block3a_25portadataout[0], wire_ram_block3a_24portadataout[0], wire_ram_block3a_23portadataout[0], wire_ram_block3a_22portadataout[0], wire_ram_block3a_21portadataout[0], wire_ram_block3a_20portadataout[0], wire_ram_block3a_19portadataout[0], wire_ram_block3a_18portadataout[0], wire_ram_block3a_17portadataout[0], wire_ram_block3a_16portadataout[0], wire_ram_block3a_15portadataout[0], wire_ram_block3a_14portadataout[0], wire_ram_block3a_13portadataout[0], wire_ram_block3a_12portadataout[0], wire_ram_block3a_11portadataout[0], wire_ram_block3a_10portadataout[0], wire_ram_block3a_9portadataout[0], wire_ram_block3a_8portadataout[0], wire_ram_block3a_7portadataout[0], wire_ram_block3a_6portadataout[0], wire_ram_block3a_5portadataout[0], wire_ram_block3a_4portadataout[0], wire_ram_block3a_3portadataout[0], wire_ram_block3a_2portadataout[0], wire_ram_block3a_1portadataout[0], wire_ram_block3a_0portadataout[0]}),
	.result(wire_mux6_result),
	.sel(out_address_reg_a));
	rom_data_mux   mux7
	( 
	.data({wire_ram_block3a_31portbdataout[0], wire_ram_block3a_30portbdataout[0], wire_ram_block3a_29portbdataout[0], wire_ram_block3a_28portbdataout[0], wire_ram_block3a_27portbdataout[0], wire_ram_block3a_26portbdataout[0], wire_ram_block3a_25portbdataout[0], wire_ram_block3a_24portbdataout[0], wire_ram_block3a_23portbdataout[0], wire_ram_block3a_22portbdataout[0], wire_ram_block3a_21portbdataout[0], wire_ram_block3a_20portbdataout[0], wire_ram_block3a_19portbdataout[0], wire_ram_block3a_18portbdataout[0], wire_ram_block3a_17portbdataout[0], wire_ram_block3a_16portbdataout[0], wire_ram_block3a_15portbdataout[0], wire_ram_block3a_14portbdataout[0], wire_ram_block3a_13portbdataout[0], wire_ram_block3a_12portbdataout[0], wire_ram_block3a_11portbdataout[0], wire_ram_block3a_10portbdataout[0], wire_ram_block3a_9portbdataout[0], wire_ram_block3a_8portbdataout[0], wire_ram_block3a_7portbdataout[0], wire_ram_block3a_6portbdataout[0], wire_ram_block3a_5portbdataout[0], wire_ram_block3a_4portbdataout[0], wire_ram_block3a_3portbdataout[0], wire_ram_block3a_2portbdataout[0], wire_ram_block3a_1portbdataout[0], wire_ram_block3a_0portbdataout[0]}),
	.result(wire_mux7_result),
	.sel(address_reg_b));
	cyclonev_ram_block   ram_block3a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_0portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_0.clk0_core_clock_enable = "ena0",
		ram_block3a_0.clk0_input_clock_enable = "none",
		ram_block3a_0.clk0_output_clock_enable = "none",
		ram_block3a_0.clk1_core_clock_enable = "ena1",
		ram_block3a_0.clk1_input_clock_enable = "none",
		ram_block3a_0.connectivity_checking = "OFF",
		ram_block3a_0.init_file = "../../sim/script/data.mif",
		ram_block3a_0.init_file_layout = "port_a",
		ram_block3a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_0.mem_init0 = 2048'hF03F003C6FE1078FF861E7FF0C3FFFE1C3E3FC0C3873C20F90FF83F43F80F81F10787F987C7F1C3C771871E670F1FC71E3C1C38F038F1C0E3C783871E0E1C7838F1C0E1C7838F1C0E3C7038F1C0E3CF018E3C0E3C703CF1E0F1E3C3E3C781C387C7E3CBC713CF0709E7A38CE39DC6F18F83F1EE03F9E643F9E783F80F03F07F03F07E03F07E07C07E04C07E02647E02667C04CCFC01BBF8026FC00BFE007FE00FCC01F9813F200FCC0BF202FC007F001FC007F201FDC03FF00FFE01FFC007FC00FFE007FE007FF801F3C3073E1838FC60E1FFC0C3FF0003FF01E0FFE01CBF87C03FC3F807E43F01F83FC07E0FE03FC1F817E05F00F90FE07F87E03F07F83FE0C,
		ram_block3a_0.mem_init1 = 2048'h1E38E3C71C78E1C78E38F1C79F1C38F1C38F1C3870E1C78F1C3C70E1E38F0F1C3878E1E1E387870E3D9E387078E1CC78E3D87C71CC7C30E43E38F43E38F03E18F0790878798C71FC01F7E00FF801FFC01FFC007FC00FFC01FF003FF8007FF800FFFC003FFE001FFF000FFFC003FFF001FFF8007FFE001FFF8007FFC000FFF8003FFE000FFF8003FFE000FFF8003FFE000FFF8003FFE000FFF8003FFE000FFF8007FFE000FFF8007FFE000FFF8003FFE000FFF8003FFC000FFF0001FFC00027F81F007F03F00FC0FF01F073C0783DE01E1E780F879E03E1E780F879E03E1E780F879E01E1E7807871E61E3C71078E7883C63F41F01F80780FE01F03F00781FC00,
		ram_block3a_0.mem_init2 = 2048'hDCCCCF99CCCD9B9BDBFB3B9FBBFBFCEF7FFFB0F73FFFFEDFC1BFFDDFFFF73DFFB3FF763BB3CE77337DCC777F39EEFBFF79CFFFFB3DFFB76F3BBB99D77677DBCEDF7F7FCF5FFF7BFFFE6CF7FF941FEC27FFC8FFFCDDFFF7EFFDDDDBBBF3BBFEC9B7F2677FD9DFF3DFE1F7FE1AFEBFFFF3D36C7FFF3E3FCF5FF9FFACF26DCDBFEF278BC9FFFF0BFFDE7BEF9E6DFBB93BFFE72339FFEC07FFC01FF800FFC00FF800FF800FF800FF801FF001FE003FE00FF800FF001FE007F800FF003FC00FF003FCC0DFB026CC09F3027EE09BB027EE09F9E27E781F9E07E781F9C07E781F0E07C391B8E42639898E7071CC1C73071CC1C72871CE38723E39E1C73871E70E38E1C7,
		ram_block3a_0.mem_init3 = 2048'h1FF800FFC007FF8007FF8001FFC000FFE0003FFC000FFF0007FF8001FFC000FFF0003FF8001FFC0007FF0003FF8001FFC0007FE0003FF0001FF8000FFC000FFE0003FE0001FF8000FFC0007FE0003FF0080FF80C07FE0003FE0001FF80807FC0603FF0003FF0007FC001FF001FF8007FC007FE01FFE00FFF00FFF807FFC07FFF01FFF807FFC03FFE003FF8003FF8007FE0007FF0003FF8181FFC0383CFC390079F0FE7FBF3F3FBF3F3FFCF1FFF1DFE0FF9001FF793FFFE7FFFBFFFFEFD9FD99E3EC1DB1FF919FFD87FDDFFFDFFFFFFFFFFFB3D7F763D5CF810603FFF97FFFEBFFFFFFFFEF7FFFC9DEEFB005DECB134DEF4CFFEFF3FFFFEFFFFFFCEC4DCCD99CD,
		ram_block3a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_0.operation_mode = "bidir_dual_port",
		ram_block3a_0.port_a_address_width = 13,
		ram_block3a_0.port_a_data_out_clear = "none",
		ram_block3a_0.port_a_data_out_clock = "clock0",
		ram_block3a_0.port_a_data_width = 1,
		ram_block3a_0.port_a_first_address = 0,
		ram_block3a_0.port_a_first_bit_number = 0,
		ram_block3a_0.port_a_last_address = 8191,
		ram_block3a_0.port_a_logical_ram_depth = 16384,
		ram_block3a_0.port_a_logical_ram_width = 16,
		ram_block3a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_address_clock = "clock1",
		ram_block3a_0.port_b_address_width = 13,
		ram_block3a_0.port_b_data_in_clock = "clock1",
		ram_block3a_0.port_b_data_out_clear = "none",
		ram_block3a_0.port_b_data_width = 1,
		ram_block3a_0.port_b_first_address = 0,
		ram_block3a_0.port_b_first_bit_number = 0,
		ram_block3a_0.port_b_last_address = 8191,
		ram_block3a_0.port_b_logical_ram_depth = 16384,
		ram_block3a_0.port_b_logical_ram_width = 16,
		ram_block3a_0.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_read_enable_clock = "clock1",
		ram_block3a_0.port_b_write_enable_clock = "clock1",
		ram_block3a_0.ram_block_type = "M10K",
		ram_block3a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_1portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_1.clk0_core_clock_enable = "ena0",
		ram_block3a_1.clk0_input_clock_enable = "none",
		ram_block3a_1.clk0_output_clock_enable = "none",
		ram_block3a_1.clk1_core_clock_enable = "ena1",
		ram_block3a_1.clk1_input_clock_enable = "none",
		ram_block3a_1.connectivity_checking = "OFF",
		ram_block3a_1.init_file = "../../sim/script/data.mif",
		ram_block3a_1.init_file_layout = "port_a",
		ram_block3a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_1.mem_init0 = 2048'h23C4959C7A9914384924A658F14D11F476C3799F9F89B8198EED88547699CC8FA139B32DD06F36F81956761CBC3DE1B91AADDCCEB560E929CBF1D371564C8B1EA661097EF3A477FA953477C014F2169195DD40E9A55EDE9370E6AFC8A4D8679EDED8BE9EBBF0F4FD4DBF857233A56BD59E92A30D04F8F244E4757DC2D67FDF4513E8EB569580C89A9890FC9761CA0B76A862B9F82CCD33772BC033AAC7F34259D7C715D17EAED6E8090BADB8C1A948023B6661A7522BCE8F1BBCA47238FD1E83D4AF4DA80F47C336D176135DB3B6986D111FE4D4AEDD1432FDF1CA2FB48C7A616289D7E2ED65F5AF30D136EC07C568B0A93C0BB19CECC81AC8A18E93283877FE,
		ram_block3a_1.mem_init1 = 2048'h37C213E0FC59CB3F21B9EB1316704E8BB2C1C7EC0C4230180A95972295BDE8E144D2A636361FE25322CEC64232E99BD6E1BE195ECD2FE2E841C24A92753981A89519EDACCE99155D57C2839F27E2985E3245DB4EC7FA0AF48D6F82AEC8791BE1F5178FB0A1B3888AB68AFD93D42F51DF9B7DBD00CCC505708F6554E4EE2B612CF165555043D65D0B0DD2D819FB5BB067759C58BCDF5374A03324B3C8069323FD873836BB652384F02E4DC78280A0E964370A81D90DB6F0BC92196C234E3EDC215F2C418DEDC3806F34DCB2C816E58F0CB5F0CF713282574B235F37A5CE05E616288A9AD44F582FAB5D100304597A89AD25DE58BE0D750255EA03D79A0B927AD1,
		ram_block3a_1.mem_init2 = 2048'h417BF8D9C157E29C54D7D6EBFF89FE06BFE0A77AF7BE81725F5D4532FF7FC63208045D98AA1FC0DD02D9573BCB3769D756D8EAC0887C6682804309A7FDD1E964A95F883DFCFF494BD11F067E17E0C52735BE7186AC0032572CE32D4F5C4D6EA29ADEA0C3DFEF3E15FB16FBEF99AEDD7F6B1563A6AAC06FDFD57E4622B64A07449B38D378BE8DD0E2427A51E4E16FE7B709FFF9CBA56803555EE8CA0F10092C507F145E6D5642B3447C51D79B42F7F9F52288487C0A7629BF1D64ECCAECC205FDA8B04212BB68945E5983EDB8D046AB29A6AFFD3BD08E151B0B4601E61A0B33B3F478568FD8A9B0D5DD971206B7D5BDE74C3A10E11D2876457784B7216C4F5893,
		ram_block3a_1.mem_init3 = 2048'hB062E6BC08EB740E0A124EB86D3AECB1BB95FD92DB286CF1A5BFD2C34A5B32B137DE3D5EE58E5D5C0E41358A5A7760ECE0F8D91C3AB9B18DAB6EA8DCE5985175AA8C635644B6E163BF258C5FA1FD0083D871D73A959DE3F9B3EB68C111907949AC5C1E9C7773FF06E58B11DC173689A564739B363BCD3D79B13B963AA0FF09F83BE0A1C163E7EC83706BF7F0ED9AFECD008102AF59E017AF4A1AB92601699EE1E6AC8723D6D4075A0041B722E8B6E6875E0BFAD7D6D546F47BBE0C2F1F7C7334D6198E8C79BD6B4E5AB760F1B4C1B100E2EEA5007FE157A5DF9F81D470FA7C478C059F70917FC7C4B21D3FCDF39971355DDFFFB5C4E92E81E7FBDEEF76C72FB0,
		ram_block3a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_1.operation_mode = "bidir_dual_port",
		ram_block3a_1.port_a_address_width = 13,
		ram_block3a_1.port_a_data_out_clear = "none",
		ram_block3a_1.port_a_data_out_clock = "clock0",
		ram_block3a_1.port_a_data_width = 1,
		ram_block3a_1.port_a_first_address = 0,
		ram_block3a_1.port_a_first_bit_number = 1,
		ram_block3a_1.port_a_last_address = 8191,
		ram_block3a_1.port_a_logical_ram_depth = 16384,
		ram_block3a_1.port_a_logical_ram_width = 16,
		ram_block3a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_address_clock = "clock1",
		ram_block3a_1.port_b_address_width = 13,
		ram_block3a_1.port_b_data_in_clock = "clock1",
		ram_block3a_1.port_b_data_out_clear = "none",
		ram_block3a_1.port_b_data_width = 1,
		ram_block3a_1.port_b_first_address = 0,
		ram_block3a_1.port_b_first_bit_number = 1,
		ram_block3a_1.port_b_last_address = 8191,
		ram_block3a_1.port_b_logical_ram_depth = 16384,
		ram_block3a_1.port_b_logical_ram_width = 16,
		ram_block3a_1.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_read_enable_clock = "clock1",
		ram_block3a_1.port_b_write_enable_clock = "clock1",
		ram_block3a_1.ram_block_type = "M10K",
		ram_block3a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_2portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_2.clk0_core_clock_enable = "ena0",
		ram_block3a_2.clk0_input_clock_enable = "none",
		ram_block3a_2.clk0_output_clock_enable = "none",
		ram_block3a_2.clk1_core_clock_enable = "ena1",
		ram_block3a_2.clk1_input_clock_enable = "none",
		ram_block3a_2.connectivity_checking = "OFF",
		ram_block3a_2.init_file = "../../sim/script/data.mif",
		ram_block3a_2.init_file_layout = "port_a",
		ram_block3a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_2.mem_init0 = 2048'h5858967F9588F572081F332B37753588E7238CC5FED44E7ED49C137A96681A33742965E4CC016A6B1B1A00BBB6966D6C23B00BE8773FDBA48385C70B343E8FA4F27CBD09F931EF9B71BA86185EFAE07E1C0B3B7A9380CD97068E12547960F396FF6EE3CF94630F5C8D75386043AD84C3080FB2B7D7006419C5A5766C5F63A1876337577A617F947C889997737E167AEEA59F24B8D17F803E6E29B3A940575AD7993FA7ACC74F9B82A8FE2F7165B2DFE1EC01A33178F9D0F946E2DDECA04AF47816A4B6119CF5A66EB38D35BE3E99AD5C6D3E472766FE3E6DC7132E871368557FBFAC9C1221E4DE132F87C8F62EF68E4DECD740FD7625E24EC7ECA425637C05E0,
		ram_block3a_2.mem_init1 = 2048'h523F2BA6C4D80DF7BD5AB365743FC343E57E2A9F35487A445E5E3683D9165B8845DFDC8A7F9ECEEB9F26F8451F9D210D9F71AFAF407CA2C8F1EA5EE1846D89BBF0DB2ADBC239F748FBE4CB9835CE395040B27FE6486AAD210794ACC88D74656E41115F7E9B31664A8A981B5F5675049B7525399E086833F5F60878A7724A8697785A1C408C1B35625C5BD17B4C3F4C34A7253102F5BBCD95EF437440153BE1781032A778DB7CECB8D482142B1DD3048263FA657B41BEDD48A9D322E29B71BEA14109BC69A23F75CA95DBE65DBC471EFE30440973FBCAA5A141F8E7EB7FFC8F948007569987035C104931BCDA35D0F2ED7695792E68D4D571E026E6E1B3E95634,
		ram_block3a_2.mem_init2 = 2048'h443551A4FB008025A193569609EC557B543F68C02A54FFDDE073F3D86DD31AD0C5FEF820C4606C82B2BE6A3C84AC448BE3AB407C4F4C6F7C58025B88498F7F7303A0BF8C0B62B6F966C46B2F48023689CB04CFD9CAFFA8B4725DA4BEC3FEF14473D012F0BCF73FBF54782815E94417C22DA2E1FB50832CB542D297D3B83BF7D7F6C48FFEADD092A0B7CE3E12F795494DE6EC0132F79AAA312A04D19510454ABE9AC709851D71BDE19A8DA8A22737F1B72DC3E33F84FC8657EA1DA80D3F333274CE36E15984FDAD4129474B1F55F20F112297E08D5F8F9D88882380BD6EE9B6991F29D0596E2CB156C1E71EBA596D0345C8F099F8B76A77AABA275E6E8EB55E50,
		ram_block3a_2.mem_init3 = 2048'h75D3281D460DC4B15F52D51E63963F765CF9CC157195FBC0977C607A7E99C79CAD7131CEB54C9F1C51485C184ADE932AEB408C3D9C33A932BFDF2BA3FAADAC4D4794575183DE2A2BBB6FD043252E99195DA5BCF6D19011A03F154FE10417C3D66B833C0358FE97D856C79526D26274A81249AD4D78F69979DF22B6724A182EC3E836C0AF2FD5DB07392224C9B95B731AFD82E25855BE0504C7292047968561CCBF721964A9A8287EE50E83E27AEF74077CE24DA96A306C7DBC5B1BE7ED87BC4011E2181B4D0A002193D0D9BBE79F0EAE909642BE903EA1222A607F338DD3B92EEBFC2A8D792A7C2E6170E0267063CA192A62AA262890FB88655C918420824ECE,
		ram_block3a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_2.operation_mode = "bidir_dual_port",
		ram_block3a_2.port_a_address_width = 13,
		ram_block3a_2.port_a_data_out_clear = "none",
		ram_block3a_2.port_a_data_out_clock = "clock0",
		ram_block3a_2.port_a_data_width = 1,
		ram_block3a_2.port_a_first_address = 0,
		ram_block3a_2.port_a_first_bit_number = 2,
		ram_block3a_2.port_a_last_address = 8191,
		ram_block3a_2.port_a_logical_ram_depth = 16384,
		ram_block3a_2.port_a_logical_ram_width = 16,
		ram_block3a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_address_clock = "clock1",
		ram_block3a_2.port_b_address_width = 13,
		ram_block3a_2.port_b_data_in_clock = "clock1",
		ram_block3a_2.port_b_data_out_clear = "none",
		ram_block3a_2.port_b_data_width = 1,
		ram_block3a_2.port_b_first_address = 0,
		ram_block3a_2.port_b_first_bit_number = 2,
		ram_block3a_2.port_b_last_address = 8191,
		ram_block3a_2.port_b_logical_ram_depth = 16384,
		ram_block3a_2.port_b_logical_ram_width = 16,
		ram_block3a_2.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_read_enable_clock = "clock1",
		ram_block3a_2.port_b_write_enable_clock = "clock1",
		ram_block3a_2.ram_block_type = "M10K",
		ram_block3a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_3portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_3.clk0_core_clock_enable = "ena0",
		ram_block3a_3.clk0_input_clock_enable = "none",
		ram_block3a_3.clk0_output_clock_enable = "none",
		ram_block3a_3.clk1_core_clock_enable = "ena1",
		ram_block3a_3.clk1_input_clock_enable = "none",
		ram_block3a_3.connectivity_checking = "OFF",
		ram_block3a_3.init_file = "../../sim/script/data.mif",
		ram_block3a_3.init_file_layout = "port_a",
		ram_block3a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_3.mem_init0 = 2048'h91F11EFD8FE6BCA25FE93A241F9F226B61FE02BBE7E3BB1C8366C4C5A73ACBA8194A067CFC878106C6CD8446D00DCC7DDA0C84E43DE9858D28D3F792D877F1F31827ADC738DB0334A4596152299774928A1302AA61656137A31223CB38BD9347F61E82F7A4F64555395CF09904BCD919A23F1DB82AB79456B77482722608A8E620C5FB6E30EE9FB52631388A876DF214D37752A8B021A8961CEE188A4A232CF00A1C86AEC49C7BA5C1EDBE9456B3C9D0F15D97EE157CDD070CCE09B216A21AF4D04AEAF7D23CEAA082AA01574ABB78749279A763DB5356445E5B11505E78461F25B27689F808B0A900903AA591CF42CAD5A17C7B8CC25D8E60E322972EBFFC00,
		ram_block3a_3.mem_init1 = 2048'h07851E49C93458C9BCE1FD1378123271AC92E9E4E4D32060EE4DEC021B91B8D8199C1B44AFF4DBE11EF2DC8BB55F144CDE8FB25A5A55734DAEE8C794403EA64502C587BF1307D435357FEC30001967079B266B1E4E786741721EA6A254657165541B37B20B01E18C1A10D1EBAA8923A2A0ECB53C0062AD867B3B7C838933840E0E544C3FB32F6C64736AA19E3A673778D3C0F54E1AE563F937AD9F4910219E4E9D15A84DF83A01B3AF61778C73B96A6AD4339850886A19751ADA1B5A692C8078A99F58A49E4BDDB66C535D41BD3F4416BBB2BAD0BC0D781FA44EFCC6148718D8C63EE6E58917A98DEF22F08A4B869E07DD9464874EB3A956FB4C3D6F59455437,
		ram_block3a_3.mem_init2 = 2048'h0380C7C2F26CEA9BE3234E50289EC1F1001F48931080FC506026AED062703DEC75FAB690F461B8A7F74A4AED80661E2DE3AC0C3746E4093755100F88401E6C4156F227C00B6EE5F064A8EA0508133288CE404E8D838FDD69F700D031A01311E951B0EA54241931AA08ECCE18804122925D82C89ACB99B0B0498713818C917E17C44418AAF0F7A797B5AC8F93369C5127FF4130B55F4729981DDA2328A1EA3F41FF28AAA973171C1CF06B222962159E0C60498D84757685EC574B54DC416294D053EB8EDD674299CDF260E0E06D94B24B689BED6304F229EA029C9253C02E487A097444048848D070E43D01C2316CC2ADFC68D0E284CBC6CFC022AEB79A286B50,
		ram_block3a_3.mem_init3 = 2048'h16983DFC1CE1CFE4DA726B690B977C20739BDB0B3B9605F69ADCA9FFF2D4708B0C6D62610F6FB48AAAF19C96795F14F1D728E253A874B8464CCF90C88A3747F5BAE8C8552C028A851A5AC833D601CDF60DC05EF746BB825A36F57FDAFBE77B9E0959EB6218280FA499F62377B856F8E3649C0B623E499000CEAC1DCD9C0F0718F81F28FAE477B50CAE90D7F444B2D45095F69D362DACAB2611735D135F22C1D88C7673646CEEE1A9947524B1B044A979A4F15DCC0911BEF3F3600FD88483D5CA03A40940E3F634F0915C853A470E58FDBC2012BE903AA1E020805E4B6B85E11C7BFC606D6D00F8BA29E2C03320749AD9B066024A274491CE95AF0C73234F7B89,
		ram_block3a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_3.operation_mode = "bidir_dual_port",
		ram_block3a_3.port_a_address_width = 13,
		ram_block3a_3.port_a_data_out_clear = "none",
		ram_block3a_3.port_a_data_out_clock = "clock0",
		ram_block3a_3.port_a_data_width = 1,
		ram_block3a_3.port_a_first_address = 0,
		ram_block3a_3.port_a_first_bit_number = 3,
		ram_block3a_3.port_a_last_address = 8191,
		ram_block3a_3.port_a_logical_ram_depth = 16384,
		ram_block3a_3.port_a_logical_ram_width = 16,
		ram_block3a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_address_clock = "clock1",
		ram_block3a_3.port_b_address_width = 13,
		ram_block3a_3.port_b_data_in_clock = "clock1",
		ram_block3a_3.port_b_data_out_clear = "none",
		ram_block3a_3.port_b_data_width = 1,
		ram_block3a_3.port_b_first_address = 0,
		ram_block3a_3.port_b_first_bit_number = 3,
		ram_block3a_3.port_b_last_address = 8191,
		ram_block3a_3.port_b_logical_ram_depth = 16384,
		ram_block3a_3.port_b_logical_ram_width = 16,
		ram_block3a_3.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_read_enable_clock = "clock1",
		ram_block3a_3.port_b_write_enable_clock = "clock1",
		ram_block3a_3.ram_block_type = "M10K",
		ram_block3a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_4portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_4.clk0_core_clock_enable = "ena0",
		ram_block3a_4.clk0_input_clock_enable = "none",
		ram_block3a_4.clk0_output_clock_enable = "none",
		ram_block3a_4.clk1_core_clock_enable = "ena1",
		ram_block3a_4.clk1_input_clock_enable = "none",
		ram_block3a_4.connectivity_checking = "OFF",
		ram_block3a_4.init_file = "../../sim/script/data.mif",
		ram_block3a_4.init_file_layout = "port_a",
		ram_block3a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_4.mem_init0 = 2048'h4E09CCBBA2C479618E4597451C263B1A69B01144A007354A77EB37A103C94B488F6B0668B05773B0A8F020873829A372E467DC96B1072E1C8B53E83ADDAF64172E9680FFC8A35CCECB64FAA5218C01D80A2278D7ABD4304FAB13332A2D94DB74EA1FFE2192CA0A25A0179763C0181DD1F8465DC263BDEBE03D4B72B41FBB0DA1CCDE3079C62FA9D70B34648EEB16355578D65CDD574ACB4C61C359DDE8BEDFA9F4D74687221C99D33C62B2CF461E2E1DD1D9A160EFD89B910CFE112698FC991FEE782C5CA86EAA211D3D594030E30945FDB306EE32BA880D43F5E19835F8D70FAF1C9E0228A6731DCAC12E5880D1D8487442BA726C079A610E7E3715D945E7EC,
		ram_block3a_4.mem_init1 = 2048'h307A597EEC53B65558A2CB7CC5837E3C6C9005127FD3C1EE1EB4DBF6BC5D1DF1D08164DC8CAED8896F86CBBC83A0456A32610BAAFB9C174933A2DA80F2D3C9816D2F8DDD29007030C28B687DE7DF9CB719904D3356DD9BDA7CAB00B9D28AB4BE9CC01A08BC9FD905A4938FD301B3E5F759634D8C6F2BDF523B1DE04995BA4811ADCBA0E8AB90F88820205C88C64B95A0053CBE3E7777462E748875F42939CD604614222281F7DE7F5C127018F08EA24B059B03A092AB9DF9681E32C2C3FEC47730E715F026A659D5B3593C97B22D561A3C876E7ACD1FEE6F9BD75E15D57CC530F40DB2C1ACB2481218C0B80C5320B847F576E165D79CB915D4A7814681187D0D,
		ram_block3a_4.mem_init2 = 2048'hEEFADCE86F4215B78897562E89F8540A55A0A0432A54831FC15561181ED503F7A0045833B28436B80A711238BC6020954A8F4F4A19CDE64E100343826BA162F2193EA80D58931B490264042E540C44AD3D0EE108EC702695205D348F43ECA40634D2708ADCED361554107C07EDA49541A9745127D4922DD547938622B0EA8642A2898740E5594DA4C2297050C125BADD80FD21A6E7D280F3FE5C5DCCD8EE5C3AB81F1AB3AA35D4AFF805C5E320DCD3B67521662A2F6B988ED1ACA6B1D4275E3FC3BBBC0E0B4D1D3FCB9B187F1E1E7CDD6E44895B916950ECC04E249CFADE5DD8AACAF1AAD9FC11188D0902A56E75DEF05BD6F8603F89762FE44EBE41D43E3AEF,
		ram_block3a_4.mem_init3 = 2048'h9DF30DBECD77E405EABA33A8D995ABE4289465E3E6F2FB5AEF55A81ECFAE2088472180FF40CDAEE68D284B53609CFA6358FB0B92D6A311D9E5484D47A80C035030B621448710CDF8C63BA0FA470E42F41DE282CAF69121C9E71FB80B1E2CD1F9AABA166407DFAF698AE6BA5B71B7A1DB3020C181841F7EF3949B79AFF9065F84E37CA40552DA520F2EFBEC4E9D0FAB354F968037CAB2D42B2418956D55CD7027134FFDE3585A1528782615E252FF568ADC2046A17241C45BCD0A583F6C08381E8043989BCD0921194E995D69A4893E002796750053E551621F6021309752283A8404EA30932A4404EA106044708320530F4AAAE5182A6AC5A1101FC4E6FED48A,
		ram_block3a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_4.operation_mode = "bidir_dual_port",
		ram_block3a_4.port_a_address_width = 13,
		ram_block3a_4.port_a_data_out_clear = "none",
		ram_block3a_4.port_a_data_out_clock = "clock0",
		ram_block3a_4.port_a_data_width = 1,
		ram_block3a_4.port_a_first_address = 0,
		ram_block3a_4.port_a_first_bit_number = 4,
		ram_block3a_4.port_a_last_address = 8191,
		ram_block3a_4.port_a_logical_ram_depth = 16384,
		ram_block3a_4.port_a_logical_ram_width = 16,
		ram_block3a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_address_clock = "clock1",
		ram_block3a_4.port_b_address_width = 13,
		ram_block3a_4.port_b_data_in_clock = "clock1",
		ram_block3a_4.port_b_data_out_clear = "none",
		ram_block3a_4.port_b_data_width = 1,
		ram_block3a_4.port_b_first_address = 0,
		ram_block3a_4.port_b_first_bit_number = 4,
		ram_block3a_4.port_b_last_address = 8191,
		ram_block3a_4.port_b_logical_ram_depth = 16384,
		ram_block3a_4.port_b_logical_ram_width = 16,
		ram_block3a_4.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_read_enable_clock = "clock1",
		ram_block3a_4.port_b_write_enable_clock = "clock1",
		ram_block3a_4.ram_block_type = "M10K",
		ram_block3a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_5portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_5.clk0_core_clock_enable = "ena0",
		ram_block3a_5.clk0_input_clock_enable = "none",
		ram_block3a_5.clk0_output_clock_enable = "none",
		ram_block3a_5.clk1_core_clock_enable = "ena1",
		ram_block3a_5.clk1_input_clock_enable = "none",
		ram_block3a_5.connectivity_checking = "OFF",
		ram_block3a_5.init_file = "../../sim/script/data.mif",
		ram_block3a_5.init_file_layout = "port_a",
		ram_block3a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_5.mem_init0 = 2048'h85BA7499D41CD4B9253A4A6A964E6E4D0349F1BC25ECFC16EAAE0EF10F272948F057AEEC9BAD252C1BD28DD9CD641E98E33752903F824E0E9EC47B4A6FE1E69E74AEA8422570C13BB32AB77C7953CBBE0624B3F354C509C462717E56216AA35894DD1A632D8B5E47EAA08129AE8325FD6E8768DEFB7E8D041FEBD341F1841F73EB8126FA8D92E084118A7D043F93A0D42109E81603068E8868C2ACE312F6D16D2DB7176F52608041CD7D86E9E55EB302F3806E3D11D7DD779ECB8D8286C079761B7B2892177448F8F92DC0A9AB57E20EEE02EC9E56E10A8379D6E067A9A479613123B39698C372B58414A1B1065BA2E53ACC9D3DC909E9564525AA5B92C26800,
		ram_block3a_5.mem_init1 = 2048'h560A6988285234CEC684AEE19D46246148847243032C900D66F78493720056B5CDAC363C7F22E6688F7975B08837870E55CE46C10DD73478EB9F51E5E9A88340AC2F5649B033FC2F509DE46A0516BD66504CCB0B258D0CBC3F6ABE4E682B1B964BBB764FE3C1CC9D25CFECB374CDFD3EEF433B2D3EE34CFE371C449788BF6C47A67D6A0A6DC7E8C6269C37494BCDB2978C1057DBC5B3EC9B6CB898DC4D46274555799D3AA067D515F8A1B1614B6105DF6E1C25FED2683CDA9778F2BEB5441B924DF59BA866BCD9B2A6E60A8FA47A9C97CD42E18F63C9A46B81D80CBDC59EADEF31F0207BF330DF6D1DF5A1E897B2601730A037940E374DAC1A26491D05C597BD,
		ram_block3a_5.mem_init2 = 2048'hE80163608CC17CB01BF145D313033CE73E7F20E2273E7C00003FC9C28F03383911FE62DF20CBC2867FE08776B50053EE3BC0E9F11C19A723000660851667A194C7130FCC070021BBB404E07B601FA453C7C11F00098FE12F59C1C93BF01A7A7D8741B21D9DDE0B9FEDF2E0101C0F7FE09A403B38A481EE8F9B78068EA8293F419701FDD20E07385033E7BFA7138500042E6B3FC2A86D6C3166CF00AAD55F7F77C59180BD1B19E75AEC1DB2E8E3DD247815DFE5486CD8C2BAFF834D42C7052C66DABA0C04291D0EAAAAC9B9CAFEB83A910F582A4D1A78739C7993925340C3D00E73F902ECF0EEFF5380C64E0EA0702A4E24BB31819DC56B2BFC49CD5BA12802B7,
		ram_block3a_5.mem_init3 = 2048'h8BCE2BF68A63F7E714471CAFE554DA2B5C138CA83729BDE4CFA2160A0FFD96DF57013B874BEF435C5D5DB9D577D7654ED85E741B547B4AF3F55E28A87FAC170C328A1248CBC649030A22E79F6918F0D19525EA05189E9CC39C8CC0BFA02B99571408E8A5D2B441C000DEBB91E30FB3EBDA55D342ED1BD91DA3D221104CC7D5E495C205D4790C4CE92BB3EC454A4A5D940485937DAA697AE7E657C10DAE87200228050880E7E5F3DBE8D3A77348004C067C074093A285799C499EC3EE999780811482232C1CAC6E8107C0E0A1F3C7D1EC79CA403E2418050200801F9F607F9C03F3F91F6C767F3C1C00FB001CC023408FE281FC3E33C7BE0AF254EDE7BA76A083,
		ram_block3a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_5.operation_mode = "bidir_dual_port",
		ram_block3a_5.port_a_address_width = 13,
		ram_block3a_5.port_a_data_out_clear = "none",
		ram_block3a_5.port_a_data_out_clock = "clock0",
		ram_block3a_5.port_a_data_width = 1,
		ram_block3a_5.port_a_first_address = 0,
		ram_block3a_5.port_a_first_bit_number = 5,
		ram_block3a_5.port_a_last_address = 8191,
		ram_block3a_5.port_a_logical_ram_depth = 16384,
		ram_block3a_5.port_a_logical_ram_width = 16,
		ram_block3a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_address_clock = "clock1",
		ram_block3a_5.port_b_address_width = 13,
		ram_block3a_5.port_b_data_in_clock = "clock1",
		ram_block3a_5.port_b_data_out_clear = "none",
		ram_block3a_5.port_b_data_width = 1,
		ram_block3a_5.port_b_first_address = 0,
		ram_block3a_5.port_b_first_bit_number = 5,
		ram_block3a_5.port_b_last_address = 8191,
		ram_block3a_5.port_b_logical_ram_depth = 16384,
		ram_block3a_5.port_b_logical_ram_width = 16,
		ram_block3a_5.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_read_enable_clock = "clock1",
		ram_block3a_5.port_b_write_enable_clock = "clock1",
		ram_block3a_5.ram_block_type = "M10K",
		ram_block3a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_6portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_6.clk0_core_clock_enable = "ena0",
		ram_block3a_6.clk0_input_clock_enable = "none",
		ram_block3a_6.clk0_output_clock_enable = "none",
		ram_block3a_6.clk1_core_clock_enable = "ena1",
		ram_block3a_6.clk1_input_clock_enable = "none",
		ram_block3a_6.connectivity_checking = "OFF",
		ram_block3a_6.init_file = "../../sim/script/data.mif",
		ram_block3a_6.init_file_layout = "port_a",
		ram_block3a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_6.mem_init0 = 2048'h457DC66E9FE6767460DFB82C287E8DA4D16DEB63336CF849D2EA8835B666DC38EAAF95BD29C9924A3C6F0B9C2C7643FD14CFF3B8655136C7680F1FE9D907E548081D29FF3E73BF523D85F96E00702AD09A1C046C12128EA90FD1A3FC41CBAC99737A2D77088579B161F4EA8561116AF271F33A79876798B5448B787BCB9DC28F03351BE03993A639022BC4F90DBD0E2EE7C0D14634247C2F23697A1A53078B7BD268B2EDC10C545A2C2625328B0DDA8929729719FC03520D112710721435ACC26EA45D42E381A7B3FE9DF07CC4EF404809455AE96441754365F0C18FA06A85CCAC8647257A5BC2C70AB5587133F2B0C121338AC0A4545F43F250E314DD047400,
		ram_block3a_6.mem_init1 = 2048'h3B78344CC691672732A3A6E7D0C6994901009417370CB0E37FBD88C991332406BD2B2BDA9C300F94D095FFA69FE3AB426030F81A37FDF003BC6EE247A6AABCCD3541E8A76D9A06EA99297B37F913B803500B111543516A614CEF7009B4496C7A9BBA229E411E17371FEEE0CC6D066E96F63EDCF4EB0EED4A890ABFD6BA04D8ACC2C0966D6759766A1A7B310BE19486FA9E2E2C80A760A11CD42EF997C50E09E45FD75C839C26D63A2C4110F818051E3DD7615BBA0817390019B2EBC862325BCB917003F73F457134E41DD82C2525331B96C716476ABEDC16F2A11F068AD4C4BA3D6C838B39159374FF9DC93CE87F4C4F1C9041E314D310B05E941BA637B22489,
		ram_block3a_6.mem_init2 = 2048'hBD4B88CAE66E17D9C80E2AAC28E8C0084000101618C1821DC084241D03F204E382011433A184670908C100893022C807480B19083167904E37B98752623043CA00726002080E53440A481084800C48880C02C02CF07010C1A41C028103A1C48236B02D08000BF84000054A08E6100011C1787403DF2E101065C6A8204504812A30830011B971188B886B4058082888EB911120A147DA3B7559725D84C4E82E396D06D573AC0D9B0D7776B9CDC76B69ED3E2FA0A2B5BE9C160632AD088C26E2AD69D07B18244BE0434434B92014CDA781A98748686A4FA3762D9B45FF73A117B42306A367EFC4B9D7217FD61C87361E15CBB2CF2520790D7330BD518F23DEC5E9,
		ram_block3a_6.mem_init3 = 2048'hC64622E66278F76D7D015AC84816152C085C88F54D64B608381150B56936D7C0280F729C9A85982AEA22B084D8F96985ED522BE40743119F1082F40A7AE8C13BA8982815A6FFE3945197CA3B5AF1993A2FE956B3F3BC976DD4BD0D2D05E6568A0CB0BF3EFE37CA4B60B831E915DE897626E2AC7C1EE58760D9EB99403FD7DB26CA910C50E668B9103557C1BDB9A6D57F056BBA2A620E93F0B258CBC09338C037314713F8C9C815720A04DE8C9F4D91F401321664010B0645C7307C08650C5900BA4458D36350B0402C141BCC0C281E112331084111E408B805602060850072A8040620220380C081640040012C145412114602801CA240B0C9E38C508775C108,
		ram_block3a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_6.operation_mode = "bidir_dual_port",
		ram_block3a_6.port_a_address_width = 13,
		ram_block3a_6.port_a_data_out_clear = "none",
		ram_block3a_6.port_a_data_out_clock = "clock0",
		ram_block3a_6.port_a_data_width = 1,
		ram_block3a_6.port_a_first_address = 0,
		ram_block3a_6.port_a_first_bit_number = 6,
		ram_block3a_6.port_a_last_address = 8191,
		ram_block3a_6.port_a_logical_ram_depth = 16384,
		ram_block3a_6.port_a_logical_ram_width = 16,
		ram_block3a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_address_clock = "clock1",
		ram_block3a_6.port_b_address_width = 13,
		ram_block3a_6.port_b_data_in_clock = "clock1",
		ram_block3a_6.port_b_data_out_clear = "none",
		ram_block3a_6.port_b_data_width = 1,
		ram_block3a_6.port_b_first_address = 0,
		ram_block3a_6.port_b_first_bit_number = 6,
		ram_block3a_6.port_b_last_address = 8191,
		ram_block3a_6.port_b_logical_ram_depth = 16384,
		ram_block3a_6.port_b_logical_ram_width = 16,
		ram_block3a_6.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_read_enable_clock = "clock1",
		ram_block3a_6.port_b_write_enable_clock = "clock1",
		ram_block3a_6.ram_block_type = "M10K",
		ram_block3a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_7portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_7.clk0_core_clock_enable = "ena0",
		ram_block3a_7.clk0_input_clock_enable = "none",
		ram_block3a_7.clk0_output_clock_enable = "none",
		ram_block3a_7.clk1_core_clock_enable = "ena1",
		ram_block3a_7.clk1_input_clock_enable = "none",
		ram_block3a_7.connectivity_checking = "OFF",
		ram_block3a_7.init_file = "../../sim/script/data.mif",
		ram_block3a_7.init_file_layout = "port_a",
		ram_block3a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_7.mem_init0 = 2048'h66CA6A22C0C0DAC8A904C9C3C65F279718DA9D6709199192AB0D3808816FAB474BFCB29F9F1368A5AAD2A0A92B1A1DFC2B6EF11AB2107072A9C7A9C4EC158DE886F5D7C43DAD1417266B98DE40CD6DC61AFB31106186643A6DB6D03DDF6EF95E0DF1C0C8667D3BE0B8AD9A14F5661ED695DB62BFC44476FB12E0B33B6F394FBF6A1A29B2DCD0DFF1EDE859C20589C5741E074FA0BC7901EE37109D6C5070A2EB3D650774364C5B9273299BC7FF267C53F5F650666DC08AA98CC90F68969DAC8AB53A084620BE6C1235B92427A02BE025F86D30E5AB3014A8C4523D70E0B5B89B4973CA0A0010094B091E73EFD1A4D665EC98218A22CAE19FC29A69A02A398000,
		ram_block3a_7.mem_init1 = 2048'h0229CA5BC3C4477AB79220402039663E8668656CABB106FBC190E08D388663F51ABB14796C5FA17C91CC5CDDEC1B67897EE4EB898C186256E504EEA9D9D2909A0EDBA804D2915C25CBC78CDFC78E34176CE9CBC1858796F1C97DAE7DE14876DB3FF46B8584214B1C5E017A20E3FF78CA6A34B10B12DA128DEF1ECED5213FD30C3E1ADC8C9CC9859A2DE5EB1EA5C811C73D112EC33B544CC43DD5E9682E41C2A63AE9736D5273EA0A9FD3383603E3EEC18AD5108CB9B6D17F4B3796F6FE262113E543040D0F8214F767AE450424CAE3058DE8F97CE1169BE45D08B63B5CCE00F5C529FE5FCEEE9A2585507ABD3BAF42EF6A4300A4462F1A0C6CC66EEE21CF2A6C,
		ram_block3a_7.mem_init2 = 2048'h4384A5048001814211D0001313113C673E7F20E1273E7CC0003BD1C2EC01191421FE6008104A1022300C651601CC01C83144E4F20C982720080218051447980493011F8C076020BBF424637B0002A403C3801FD0088FA42658C1993AD01A3A408140427199D4039FE1722410180E5FE2020003F820114E0F903904D2288930C50700C9EE4680854433841E2633815100262A0946A1B1828F53A3C8DBAF258A2FA4E2E96C831D6452C789CEEC817B707CE63B9D9CD010705090B80B8B23E66C1BB095463297A42340F6D1B10FBEA4DE02DBC564FD2B968E9218723956E06C2AB82DCA9618C6187417C0DF4AD2470BB32C736EB03E9B4525C16C4A5E667924458A,
		ram_block3a_7.mem_init3 = 2048'hDF984C3206803BD4B758D6404E58D8542D1247B001BED7CA60A0A9D1AFD401C91F2D9B0FFED17865505619BEF3928DE1C9A1DC1D657AF0D9E6A4E1244C436D90593A32EE05F19CF74894EB035050D30C158B45D643CD7A0CF09BC3FB15014513C67A92407025C1D39D39D68E82410548DEC79A6760E665823DD8B692918E9C65E549B0F02E3EC369FA33203E294BDEA5C3E7CD34AE55C98240B9CC7FC53100C08C20600023A22A04912801026000640BF800081382B4E822388F03F69893800A0480020C98084A1013C8E411F3D781AED4CA103E2418044000001F9702FB8C17EBF95F8C707F3C0C0879000CC021004C6081FC762011BE4C261C408410081A44,
		ram_block3a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_7.operation_mode = "bidir_dual_port",
		ram_block3a_7.port_a_address_width = 13,
		ram_block3a_7.port_a_data_out_clear = "none",
		ram_block3a_7.port_a_data_out_clock = "clock0",
		ram_block3a_7.port_a_data_width = 1,
		ram_block3a_7.port_a_first_address = 0,
		ram_block3a_7.port_a_first_bit_number = 7,
		ram_block3a_7.port_a_last_address = 8191,
		ram_block3a_7.port_a_logical_ram_depth = 16384,
		ram_block3a_7.port_a_logical_ram_width = 16,
		ram_block3a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_address_clock = "clock1",
		ram_block3a_7.port_b_address_width = 13,
		ram_block3a_7.port_b_data_in_clock = "clock1",
		ram_block3a_7.port_b_data_out_clear = "none",
		ram_block3a_7.port_b_data_width = 1,
		ram_block3a_7.port_b_first_address = 0,
		ram_block3a_7.port_b_first_bit_number = 7,
		ram_block3a_7.port_b_last_address = 8191,
		ram_block3a_7.port_b_logical_ram_depth = 16384,
		ram_block3a_7.port_b_logical_ram_width = 16,
		ram_block3a_7.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_read_enable_clock = "clock1",
		ram_block3a_7.port_b_write_enable_clock = "clock1",
		ram_block3a_7.ram_block_type = "M10K",
		ram_block3a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_8portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_8.clk0_core_clock_enable = "ena0",
		ram_block3a_8.clk0_input_clock_enable = "none",
		ram_block3a_8.clk0_output_clock_enable = "none",
		ram_block3a_8.clk1_core_clock_enable = "ena1",
		ram_block3a_8.clk1_input_clock_enable = "none",
		ram_block3a_8.connectivity_checking = "OFF",
		ram_block3a_8.init_file = "../../sim/script/data.mif",
		ram_block3a_8.init_file_layout = "port_a",
		ram_block3a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_8.mem_init0 = 2048'h1374974801717022E625021A011C5B541DE100892DAE021B676DB0B37F32E9659AFDFE206AF334027C162FD1B84BA187901AE7C0B37A8E5C1569B714AC00B061C1B69158323B59B82E2793D9AD32CA36C38A6F3A9C17BB0D930F51880908916B1DAA4B42774419FE38D02BCC728AD6BAEA85D85CE34202869D377AD956D100F3595429636DAD21E42B2E263D3D1E58144D9417B9B3220116BE6BD6F7744A759DBFC5B466EFBBB4909EC4E22F62CA6A5B58D1A8935028CBAEA86FA560619F6735DC250C3BF3092865329A73B939D3D052E977CE792784576FD490DB8EC5404346B20814BC3D42179D6431E2D80A70C8947C61107595242CE02164125014006000,
		ram_block3a_8.mem_init1 = 2048'h705A68920C2811BE6D1C3DB8C8838F478E125038F8D728735B5E92C3FF268A27560EA212301B19128C3FE447A3B19D014108041D12B747E3538D698BBA1FC13A4FC5296118F390E35D8116363BDEE394B7FFC15B1A6DB1E7F1FA6BAB9BDFF318E6627AF042AE8CFA2C4CE14B1920688B832E21BA8488E29E1C31EEB7606CCFA59A787600124385C1B16D118FCEE7E256EFA89FF4206C27FD3B23B6BA894D03E325091E92835C0FB4D9E224097AB9C853ED76EC9ED2F05FB0A8F599B61E9D04DD5ABA9768D2BBD72B0D434742F8D2B8F0A40FE315DC9F0D9766BEA67CB8B5294EA5A6315661A74644FE791450E36A1094E14E9574239B07318984AB1106126E10,
		ram_block3a_8.mem_init2 = 2048'h884848190CC810918801198800000000000000020000000000042000030200E3000000132084620008C002203000400608800900100180061111008222200180003220000000010000000000000C40000C00000800000001800000010000440006202008000A00000000C00004000001804030000408000001C00020000007020001001008011A0000630040C0300084C00130B84002547F8020D0CD7C6BBAEC63ABE785425471429FE4FC9EC704C3207676E770C4E956352E93253B83A0C7AE7E4102D02690850AEF21F28019BF40FB8D7E78365465A626A0DB88C5C5FD134F05E0F607E2D73C155129FF4177A2CEC089C93C41BD5556B7A1A519DB0B8803B4,
		ram_block3a_8.mem_init3 = 2048'h6FF51572F193DE6B2A7374A2999B1B5BBF2493F3D475E0DFA70490D8F7858FA34E0D9E4ECE82E07C314DF88BF5806002C0371D869F0ACD15C3FE7A2A103270AC0EBB5A79FAB679CDCB6CF97EC65E733D23C2DF9164A545F080DEC141260B3D68AA15F25C36E2125A352994E02579C81494831464672148D59C43234DF38EEBE0103269C7CE979D9AA286017A9C122513E61D1544D926D3C65F4C313800800003020700C0C041117260C7860018000004000007800101001DC110C008010C000010000000000030000C0001E80008181123000000000000000000000001001008040020600200000000000000000000020000008010E20000C0408C408CC48088,
		ram_block3a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_8.operation_mode = "bidir_dual_port",
		ram_block3a_8.port_a_address_width = 13,
		ram_block3a_8.port_a_data_out_clear = "none",
		ram_block3a_8.port_a_data_out_clock = "clock0",
		ram_block3a_8.port_a_data_width = 1,
		ram_block3a_8.port_a_first_address = 0,
		ram_block3a_8.port_a_first_bit_number = 8,
		ram_block3a_8.port_a_last_address = 8191,
		ram_block3a_8.port_a_logical_ram_depth = 16384,
		ram_block3a_8.port_a_logical_ram_width = 16,
		ram_block3a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_address_clock = "clock1",
		ram_block3a_8.port_b_address_width = 13,
		ram_block3a_8.port_b_data_in_clock = "clock1",
		ram_block3a_8.port_b_data_out_clear = "none",
		ram_block3a_8.port_b_data_width = 1,
		ram_block3a_8.port_b_first_address = 0,
		ram_block3a_8.port_b_first_bit_number = 8,
		ram_block3a_8.port_b_last_address = 8191,
		ram_block3a_8.port_b_logical_ram_depth = 16384,
		ram_block3a_8.port_b_logical_ram_width = 16,
		ram_block3a_8.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_read_enable_clock = "clock1",
		ram_block3a_8.port_b_write_enable_clock = "clock1",
		ram_block3a_8.ram_block_type = "M10K",
		ram_block3a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_9portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_9.clk0_core_clock_enable = "ena0",
		ram_block3a_9.clk0_input_clock_enable = "none",
		ram_block3a_9.clk0_output_clock_enable = "none",
		ram_block3a_9.clk1_core_clock_enable = "ena1",
		ram_block3a_9.clk1_input_clock_enable = "none",
		ram_block3a_9.connectivity_checking = "OFF",
		ram_block3a_9.init_file = "../../sim/script/data.mif",
		ram_block3a_9.init_file_layout = "port_a",
		ram_block3a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_9.mem_init0 = 2048'h4C85621D05D452811B5621E56D422489BA00F8008140181382C91763161E079C835422C3228C0A57032C27CBB1F1CA4F8C42814E36333C94105249AC41B1716BBDE9041AE336154AC7F3A0514D784618EB8E2FBAE6E1B7996FA1EA73AF0974C23929BE06A00DDFA01FC9B90939D32E9B21B40B8A75D80027877C9C05B0D36FDBE408C909FA00021DEDD58A15059309A132E9595B9C615DD1A58DE73A3237EC9BAECF4E8AA19351656768494F327B203CDD2C109F34AA3BB4D32E0F8065ED1AF8D55DFF441EB33D2554AB3864C62AB68104D619B31311839120CDE74018818021C1C009000001E002804C0020640B310B0014008008805003C018018008000000,
		ram_block3a_9.mem_init1 = 2048'hAB8E5E6398DF8F095CE0C12B4BD7F2F5A10D35EC5629C44A15E6E2882353BB4773EBE3A6D36A645AAC8BAC5371E5BBCA5F873F696DDA9F350F61B86A8A591DC49122421CA4152DD479CC146A60CD0CDCEBD161010775682481E278683A6E79A86FE1A10931C2077B34C5458FA02F0F9AB5009B91151A141BD4754C1CCAA79568C8AF4F59AB97D0AEC4F42AD2A98AD48F66A52A928109326962659AECD9C6863259B06AA66CD2B19B3EAC6945A92F824B8AE7A27FBCE5DBA53D779C27530380838178127124070F9B9264A888E3B004B46317884AC744DA0427B7C6A94DFF6293DD40719B134F23E090FF7A557740E21DC8A623ACEE6E63B4DA426049BE02F848,
		ram_block3a_9.mem_init2 = 2048'h000080008000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AA061659DE1E9C4371A6C11C4F925C4598B22840CC498278E1FB069546CC9CA54954356FB05094EC085926188826130D3DC490C27152EED1600D05C5C31BCAC28891F34594141B62C0509BAF38616E5089088A6EF7911DB21803A0EE3C614286ABF760B8168AE2D1438B,
		ram_block3a_9.mem_init3 = 2048'h1D1984CE2B7A8119DDB93F1C4A1899B10649B96450CCC3F47BA56D396F02FC070DB291D0113C10081046C288726D63C136B10CFB5C027FBC43B7AEEFD8D5176C640B724A58B3E32F29B1910EB8EACB4062CFE1C1E695E8B008D466052234638A0D284D27CA124F0E18C4A0770FDBC85AB6C588EB9761E07065BC7BF010D7846245C413E0310F0204631BEB032E2606258FFE26D30798C8018080000187000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_9.operation_mode = "bidir_dual_port",
		ram_block3a_9.port_a_address_width = 13,
		ram_block3a_9.port_a_data_out_clear = "none",
		ram_block3a_9.port_a_data_out_clock = "clock0",
		ram_block3a_9.port_a_data_width = 1,
		ram_block3a_9.port_a_first_address = 0,
		ram_block3a_9.port_a_first_bit_number = 9,
		ram_block3a_9.port_a_last_address = 8191,
		ram_block3a_9.port_a_logical_ram_depth = 16384,
		ram_block3a_9.port_a_logical_ram_width = 16,
		ram_block3a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_address_clock = "clock1",
		ram_block3a_9.port_b_address_width = 13,
		ram_block3a_9.port_b_data_in_clock = "clock1",
		ram_block3a_9.port_b_data_out_clear = "none",
		ram_block3a_9.port_b_data_width = 1,
		ram_block3a_9.port_b_first_address = 0,
		ram_block3a_9.port_b_first_bit_number = 9,
		ram_block3a_9.port_b_last_address = 8191,
		ram_block3a_9.port_b_logical_ram_depth = 16384,
		ram_block3a_9.port_b_logical_ram_width = 16,
		ram_block3a_9.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_read_enable_clock = "clock1",
		ram_block3a_9.port_b_write_enable_clock = "clock1",
		ram_block3a_9.ram_block_type = "M10K",
		ram_block3a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_10portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_10.clk0_core_clock_enable = "ena0",
		ram_block3a_10.clk0_input_clock_enable = "none",
		ram_block3a_10.clk0_output_clock_enable = "none",
		ram_block3a_10.clk1_core_clock_enable = "ena1",
		ram_block3a_10.clk1_input_clock_enable = "none",
		ram_block3a_10.connectivity_checking = "OFF",
		ram_block3a_10.init_file = "../../sim/script/data.mif",
		ram_block3a_10.init_file_layout = "port_a",
		ram_block3a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_10.mem_init0 = 2048'hA02201A002082500E008C002009C030001C000003A22408A0766E4417D1BFE05548A551EF63366000059A4551EEC111CF88EFB1758E894C0A43F206B240CA37801147A0D29109BA204255E3010B1C08655A438760373A22EB4915A878FD08C971CD5A2222D1F4466C530151E5402D518FA4C694152A7610151D2A42042BC8A90D7FB4A26831111278C8100D723CCEF8F800AB02AF108966584505E15C6A4016A14FD45940F889149945A651BD5C7BC1F70148CB5D7DB22F29B9902245B2E321E62DE3973C4AF6503C0364C2F7FF75E758AD42220FEE3E020C310088000000018000006003000000D003003C01800C00400200000040020000000000000000000,
		ram_block3a_10.mem_init1 = 2048'h68C3E01B6896014B2986C71278C0286F1AA6022522DC99E345009B721BE68880B56404D77BFD99214D72F3952B59B6213B593B9C8CA9E04609458C28AD8D9A116551CD45FDBBF750D270297688E4953262B8DC6F8F811239842313C28122228D301562AE0AA357866C918327CA30C59038EA7D220EBB48E633A2724C0C4843111318C066C6301931AC064C499113324048DC99193F24C48EE919231A4668FE91923F06448FC18123F860467C18300E078C0791FF00E827C23A0860C68C0002B000075100C22FFE64E2875051DE92A04CA4E3B2AF38CAA3FB9228B9C4AA219FAA2AFF9CA8DF84592785150500456E089B200C00DFD803E3AF864CE9D672BC6586,
		ram_block3a_10.mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001A020E103840858128780A8F8A20F0C51B102363A8796C0F8501B1023D260BAD0088D024BA0BAC84B9B53464D8132762F1D9A65423003D494B1256C515B675688950060C645C0020E03F1832DCB557A4881349886D3C65E0A19514095B4DE89D710E648697B4B39,
		ram_block3a_10.mem_init3 = 2048'h07036A364A17024611DA0BDD6949EE20A2EFD0E927E04047F664A1FC9F50FEBF243F3FCA1FC7F50FE5BC43728EA19C7F50CE538863ADC423946231C43218E219087188CC3DCE221E3711099188868CD441E42BE0F370F07AFA58257C64113F5B044FD443ADC960515681CD5A0232E031DF82FAA86CCBAFAD5841E117800F389C3803E0000E0001F81C0410FC1011F819A0001820000730000078000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_10.operation_mode = "bidir_dual_port",
		ram_block3a_10.port_a_address_width = 13,
		ram_block3a_10.port_a_data_out_clear = "none",
		ram_block3a_10.port_a_data_out_clock = "clock0",
		ram_block3a_10.port_a_data_width = 1,
		ram_block3a_10.port_a_first_address = 0,
		ram_block3a_10.port_a_first_bit_number = 10,
		ram_block3a_10.port_a_last_address = 8191,
		ram_block3a_10.port_a_logical_ram_depth = 16384,
		ram_block3a_10.port_a_logical_ram_width = 16,
		ram_block3a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_address_clock = "clock1",
		ram_block3a_10.port_b_address_width = 13,
		ram_block3a_10.port_b_data_in_clock = "clock1",
		ram_block3a_10.port_b_data_out_clear = "none",
		ram_block3a_10.port_b_data_width = 1,
		ram_block3a_10.port_b_first_address = 0,
		ram_block3a_10.port_b_first_bit_number = 10,
		ram_block3a_10.port_b_last_address = 8191,
		ram_block3a_10.port_b_logical_ram_depth = 16384,
		ram_block3a_10.port_b_logical_ram_width = 16,
		ram_block3a_10.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_read_enable_clock = "clock1",
		ram_block3a_10.port_b_write_enable_clock = "clock1",
		ram_block3a_10.ram_block_type = "M10K",
		ram_block3a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_11portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_11.clk0_core_clock_enable = "ena0",
		ram_block3a_11.clk0_input_clock_enable = "none",
		ram_block3a_11.clk0_output_clock_enable = "none",
		ram_block3a_11.clk1_core_clock_enable = "ena1",
		ram_block3a_11.clk1_input_clock_enable = "none",
		ram_block3a_11.connectivity_checking = "OFF",
		ram_block3a_11.init_file = "../../sim/script/data.mif",
		ram_block3a_11.init_file_layout = "port_a",
		ram_block3a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_11.mem_init0 = 2048'h401C001801C002000000000000000000000000000001806500192220820A600A04332202B100081362C0070080AD8B0A5B0582100857812B1AC0C0421B010C0406818012E6F0685107E0601F0700781C01665005826024FCC1EF3C88329310122328C7194043B01033C02A202A89008301B22420A14000D64C09DAA065C2316BA0204B81B4EF8C70F30C356884115000511104C1020101082208202A28922A89AC113383A162F0DC3C3F0F06C3E30110C6472101E082096D1660DE41A48005890200963C2F7082A4F41832310C20A500940519C00100001F00000700000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_11.mem_init1 = 2048'h381527B6B86B01A70F512C6E667035FA8359B031214129022DA6424D350420B0212D83ECD5037303506D5000B5C1C9209523FECA92B800401BEF703F06618C0E612060BD000294206BA7C98D30485E8E4CE03E100006E1C00363A3D9824E118E4008E310046388011CE6009FF1C0239CC011FE1C007B87010FC18183F03030FE0C043F81010FE0C043F830307E0C0C3F870307E0C0C3F87010FE1C043F87010FE1C0C1F870307E1C041F818307C1F1C0707860001F100001C40000390000014000002E0001C300097DC8223F33280FCFCA087270823C9C040FA70023C9D04072F4000C9D0003065040C0987030003039501213C0010728404192122005009800,
		ram_block3a_11.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240001E0003F0006D000750005D0003A000FC0005400138002F000FC00198002E0422C120104024100004808060810840420010848430090842421200849021244869131808369845AE45A05A201C0408A80A2F639F013281E2A1202803A26CAAB02BC60314A88F,
		ram_block3a_11.mem_init3 = 2048'h08F0F0B19BE0013FE21907E08887F04041F00010F8083E38001B1E01008F0040C3C00031E00808F002023C01011E00808F002047801023C00811C00809E00404F002063000011C00408E06204701102380081000040C000104201883180E408403902380102780208F00023C0409F0000F01046C0027C0423E0210E01F80006000000000000000000003E0000FE00006400007C00000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_11.operation_mode = "bidir_dual_port",
		ram_block3a_11.port_a_address_width = 13,
		ram_block3a_11.port_a_data_out_clear = "none",
		ram_block3a_11.port_a_data_out_clock = "clock0",
		ram_block3a_11.port_a_data_width = 1,
		ram_block3a_11.port_a_first_address = 0,
		ram_block3a_11.port_a_first_bit_number = 11,
		ram_block3a_11.port_a_last_address = 8191,
		ram_block3a_11.port_a_logical_ram_depth = 16384,
		ram_block3a_11.port_a_logical_ram_width = 16,
		ram_block3a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_address_clock = "clock1",
		ram_block3a_11.port_b_address_width = 13,
		ram_block3a_11.port_b_data_in_clock = "clock1",
		ram_block3a_11.port_b_data_out_clear = "none",
		ram_block3a_11.port_b_data_width = 1,
		ram_block3a_11.port_b_first_address = 0,
		ram_block3a_11.port_b_first_bit_number = 11,
		ram_block3a_11.port_b_last_address = 8191,
		ram_block3a_11.port_b_logical_ram_depth = 16384,
		ram_block3a_11.port_b_logical_ram_width = 16,
		ram_block3a_11.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_read_enable_clock = "clock1",
		ram_block3a_11.port_b_write_enable_clock = "clock1",
		ram_block3a_11.ram_block_type = "M10K",
		ram_block3a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_12portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_12.clk0_core_clock_enable = "ena0",
		ram_block3a_12.clk0_input_clock_enable = "none",
		ram_block3a_12.clk0_output_clock_enable = "none",
		ram_block3a_12.clk1_core_clock_enable = "ena1",
		ram_block3a_12.clk1_input_clock_enable = "none",
		ram_block3a_12.connectivity_checking = "OFF",
		ram_block3a_12.init_file = "../../sim/script/data.mif",
		ram_block3a_12.init_file_layout = "port_a",
		ram_block3a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_12.mem_init0 = 2048'h000000000000000000000000000000000000000000000002006019C01C04900403480001080001A8001B50C036000065000058A603285C04C5301B14C06C5301B15C06C5100B1580681701A0D80683601A89806A3501914206508106C5280DA818003800201C40200C00100E900007586005484010AC0001A0700540101D42941D43A43843000007000002800006800006C0000E80001C0004700011C104C41040C20C0042900820020000890000D0E12038580E1EC9F2A26C12018258704A06057C6043C0033D180A258740201B0080601A00001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_12.mem_init1 = 2048'h45AA880145106C5060AAC191080D8A0558A64D8A56AC52B4D01934A0CAB14E4D8A526C010AB4046C8C02AB700A2C00564A8801254D05B6A5A4928180DB1020D310880342496141DD84000600803020018310000F00010000FC1C1C207C31E0703FF01C0FF81C07FE0301FF00003FC0603FE00003FC0400FE00007E00000FC00003F80000FE00003F80000FC00003F00000FC00003F00000FE00003F80000FE00003F00000FC00003F800007C00000E000007800000E0000038000006000000800000100000048006002001804810E010043005030C0140C3005030C0140C3005030C0140C3007020801C000007000002800C0C200E005007800C01C002006000,
		ram_block3a_12.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000020000C000100000000040001000040001A0004800190006400130002400190002400090002400090002400090000400030400430010A006A001A2A0650015500440008400154C9B50041881554B54100CAA4550,
		ram_block3a_12.mem_init3 = 2048'h0700004E0403FE0001E600007700003F80001FE00007C00003E40000FF00003F00001FC00007F00001FC0000FE00007F00001F80000FC00007E00007F00003F80001F80000FE00003F00001F80000FC00007E00003F00000F800007C00003F00000FC0000FC0001F0000FC0003F0001F8000F81007C0003C0001E000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_12.operation_mode = "bidir_dual_port",
		ram_block3a_12.port_a_address_width = 13,
		ram_block3a_12.port_a_data_out_clear = "none",
		ram_block3a_12.port_a_data_out_clock = "clock0",
		ram_block3a_12.port_a_data_width = 1,
		ram_block3a_12.port_a_first_address = 0,
		ram_block3a_12.port_a_first_bit_number = 12,
		ram_block3a_12.port_a_last_address = 8191,
		ram_block3a_12.port_a_logical_ram_depth = 16384,
		ram_block3a_12.port_a_logical_ram_width = 16,
		ram_block3a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_address_clock = "clock1",
		ram_block3a_12.port_b_address_width = 13,
		ram_block3a_12.port_b_data_in_clock = "clock1",
		ram_block3a_12.port_b_data_out_clear = "none",
		ram_block3a_12.port_b_data_width = 1,
		ram_block3a_12.port_b_first_address = 0,
		ram_block3a_12.port_b_first_bit_number = 12,
		ram_block3a_12.port_b_last_address = 8191,
		ram_block3a_12.port_b_logical_ram_depth = 16384,
		ram_block3a_12.port_b_logical_ram_width = 16,
		ram_block3a_12.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_read_enable_clock = "clock1",
		ram_block3a_12.port_b_write_enable_clock = "clock1",
		ram_block3a_12.ram_block_type = "M10K",
		ram_block3a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_13portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_13.clk0_core_clock_enable = "ena0",
		ram_block3a_13.clk0_input_clock_enable = "none",
		ram_block3a_13.clk0_output_clock_enable = "none",
		ram_block3a_13.clk1_core_clock_enable = "ena1",
		ram_block3a_13.clk1_input_clock_enable = "none",
		ram_block3a_13.connectivity_checking = "OFF",
		ram_block3a_13.init_file = "../../sim/script/data.mif",
		ram_block3a_13.init_file_layout = "port_a",
		ram_block3a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_13.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000600000300000300000100000200000E00000C000830000060000180000600001800006000018201060000180000600001800006000018200060C000C18001810001000000000000000000000000000000000000000000000000000000000600000600000400000C00000C000004000004000000000000000000000000000000000000C0001800120004C001B0006C0032000D800260001000050000C000180003000020000300000000004180021C0000700000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_13.mem_init1 = 2048'h08106002080001830C1000020000306083000030204181020C00004001060000302000C0C1030300000C10003041802001003800803800401800603800601800603000303000300000E0000700001C0000E0000000000000000003C0000E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000C000003000000C0000020000008000002000000800000200000080000000000000000000000001000000C0000020000000000000000000,
		ram_block3a_13.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001800040000800820021800020020800020000000821020C000100083,
		ram_block3a_13.mem_init3 = 2048'h00000030000000000018000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_13.operation_mode = "bidir_dual_port",
		ram_block3a_13.port_a_address_width = 13,
		ram_block3a_13.port_a_data_out_clear = "none",
		ram_block3a_13.port_a_data_out_clock = "clock0",
		ram_block3a_13.port_a_data_width = 1,
		ram_block3a_13.port_a_first_address = 0,
		ram_block3a_13.port_a_first_bit_number = 13,
		ram_block3a_13.port_a_last_address = 8191,
		ram_block3a_13.port_a_logical_ram_depth = 16384,
		ram_block3a_13.port_a_logical_ram_width = 16,
		ram_block3a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_address_clock = "clock1",
		ram_block3a_13.port_b_address_width = 13,
		ram_block3a_13.port_b_data_in_clock = "clock1",
		ram_block3a_13.port_b_data_out_clear = "none",
		ram_block3a_13.port_b_data_width = 1,
		ram_block3a_13.port_b_first_address = 0,
		ram_block3a_13.port_b_first_bit_number = 13,
		ram_block3a_13.port_b_last_address = 8191,
		ram_block3a_13.port_b_logical_ram_depth = 16384,
		ram_block3a_13.port_b_logical_ram_width = 16,
		ram_block3a_13.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_read_enable_clock = "clock1",
		ram_block3a_13.port_b_write_enable_clock = "clock1",
		ram_block3a_13.ram_block_type = "M10K",
		ram_block3a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_14portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_14.clk0_core_clock_enable = "ena0",
		ram_block3a_14.clk0_input_clock_enable = "none",
		ram_block3a_14.clk0_output_clock_enable = "none",
		ram_block3a_14.clk1_core_clock_enable = "ena1",
		ram_block3a_14.clk1_input_clock_enable = "none",
		ram_block3a_14.connectivity_checking = "OFF",
		ram_block3a_14.init_file = "../../sim/script/data.mif",
		ram_block3a_14.init_file_layout = "port_a",
		ram_block3a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_14.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_14.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_14.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_14.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_14.operation_mode = "bidir_dual_port",
		ram_block3a_14.port_a_address_width = 13,
		ram_block3a_14.port_a_data_out_clear = "none",
		ram_block3a_14.port_a_data_out_clock = "clock0",
		ram_block3a_14.port_a_data_width = 1,
		ram_block3a_14.port_a_first_address = 0,
		ram_block3a_14.port_a_first_bit_number = 14,
		ram_block3a_14.port_a_last_address = 8191,
		ram_block3a_14.port_a_logical_ram_depth = 16384,
		ram_block3a_14.port_a_logical_ram_width = 16,
		ram_block3a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_address_clock = "clock1",
		ram_block3a_14.port_b_address_width = 13,
		ram_block3a_14.port_b_data_in_clock = "clock1",
		ram_block3a_14.port_b_data_out_clear = "none",
		ram_block3a_14.port_b_data_width = 1,
		ram_block3a_14.port_b_first_address = 0,
		ram_block3a_14.port_b_first_bit_number = 14,
		ram_block3a_14.port_b_last_address = 8191,
		ram_block3a_14.port_b_logical_ram_depth = 16384,
		ram_block3a_14.port_b_logical_ram_width = 16,
		ram_block3a_14.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_read_enable_clock = "clock1",
		ram_block3a_14.port_b_write_enable_clock = "clock1",
		ram_block3a_14.ram_block_type = "M10K",
		ram_block3a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_15portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_15.clk0_core_clock_enable = "ena0",
		ram_block3a_15.clk0_input_clock_enable = "none",
		ram_block3a_15.clk0_output_clock_enable = "none",
		ram_block3a_15.clk1_core_clock_enable = "ena1",
		ram_block3a_15.clk1_input_clock_enable = "none",
		ram_block3a_15.connectivity_checking = "OFF",
		ram_block3a_15.init_file = "../../sim/script/data.mif",
		ram_block3a_15.init_file_layout = "port_a",
		ram_block3a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_15.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_15.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_15.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_15.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_15.operation_mode = "bidir_dual_port",
		ram_block3a_15.port_a_address_width = 13,
		ram_block3a_15.port_a_data_out_clear = "none",
		ram_block3a_15.port_a_data_out_clock = "clock0",
		ram_block3a_15.port_a_data_width = 1,
		ram_block3a_15.port_a_first_address = 0,
		ram_block3a_15.port_a_first_bit_number = 15,
		ram_block3a_15.port_a_last_address = 8191,
		ram_block3a_15.port_a_logical_ram_depth = 16384,
		ram_block3a_15.port_a_logical_ram_width = 16,
		ram_block3a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_address_clock = "clock1",
		ram_block3a_15.port_b_address_width = 13,
		ram_block3a_15.port_b_data_in_clock = "clock1",
		ram_block3a_15.port_b_data_out_clear = "none",
		ram_block3a_15.port_b_data_width = 1,
		ram_block3a_15.port_b_first_address = 0,
		ram_block3a_15.port_b_first_bit_number = 15,
		ram_block3a_15.port_b_last_address = 8191,
		ram_block3a_15.port_b_logical_ram_depth = 16384,
		ram_block3a_15.port_b_logical_ram_width = 16,
		ram_block3a_15.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_read_enable_clock = "clock1",
		ram_block3a_15.port_b_write_enable_clock = "clock1",
		ram_block3a_15.ram_block_type = "M10K",
		ram_block3a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_16portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_16.clk0_core_clock_enable = "ena0",
		ram_block3a_16.clk0_input_clock_enable = "none",
		ram_block3a_16.clk0_output_clock_enable = "none",
		ram_block3a_16.clk1_core_clock_enable = "ena1",
		ram_block3a_16.clk1_input_clock_enable = "none",
		ram_block3a_16.connectivity_checking = "OFF",
		ram_block3a_16.init_file = "../../sim/script/data.mif",
		ram_block3a_16.init_file_layout = "port_a",
		ram_block3a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_16.mem_init0 = 2048'h0F0721E8E41F1D8383C83A3B0F0720E0F61C0E41C1C81F1F8391C83A39878390707B0F0720E4761E0E41C1EC381C8381D8383D872398723987339C3338C339CC199CE18CE60C0F30647187238C188E71C4718703CE180E386038E180F3C633CE38CF38E33CE788731E03E0F01E1F00E3E03CF8079E00F3E01E7C01FF83F9F871C99A5FE03C7CD9F7BF31FFDCFE758FFD000E7A013B1901E79A7FFDE7FFF8CCFCFB07DE0AE9777842EF8341B7C8F7DECFFF9FDFFFFFFEF703BF9001FF100FFF8244E7BEE0C7FDFE07FE7F79838FCFFE0C007FFF000EFFFF3801FFFE4BDA1FFFFE000FFF80007FF80003FFC003FFF800FFF8007FFE003FFE003FFC007FF801FF80,
		ram_block3a_16.mem_init1 = 2048'hFC01F80BF017F017E02FC0DF81BF02FC05F903F00FE01F903F00FC81F807F40FC83FA07E41FD03F20FC81F907E40FC03F20FE81F807E41FC03F20FE81F907F40FC03F207E81F803F40FC01FA07E40FD03F007E81F903F40FC81FA03F40FD01FA03FC0FD01FE03FC0FF81FF01FE03FC07F80FF00FE017E017C00F800FA09FA01F489B401F413F513F513E513E593B483F513F793B3C9D9E06CF276793B389D9C4ECE47672333919189D9C8CCE46CE466723632333B3B393B191B991B9D9D8D9D8C9D8C9D8C8F8F8DCC8D8F8FC78FCF8DCF8FC78FC5CEC4CCC4CEE6466747E3E3F0FC361F0F87C3F0F86C3F1F87C3B1F86E3F1B85E0383F0F07A1E0F43C1C87839,
		ram_block3a_16.mem_init2 = 2048'hFEF000CEA400A9258FBFFFFFFFFFFFFFEFC39C886C220000002DFFF5DEFFFFFFFFFFFF67FFF7F000112D767E09C0343BFFFFF1FFFFFFFFFFF9FCFD7C36BB0000059FFBFD817BFFFFFFFFFFFFFFFFF68220605F80021407FFFFFECF7FFFFFFFFFBFDDFFF87FB4FF6DFEC7EF7B06FEC9FDC3FF1FFFBFF7FFFFF3FFD6FFF03FF27FDFE0F9FCFFFFDFF47FFCFB3FF603FC07FF03FE43FC1FDC2FFF478FFF21FF93FFCFFBFF73775BFF3FE05FE01FF02FFFF00FFFF47BFE267F82FFE127FC9F60FFC007FFC001FFFB007FF8003FF001FFF8007FE003FFC00FFC01FFC00FFC01FF803FFC03FF007FC00FF003FE00FF803FC00FF003F801FE00FF00FF007E02FE00FC01,
		ram_block3a_16.mem_init3 = 2048'hFE0007FF0037FE007BFF002BFF801FFE00FFF803FFC01FF801FE003FE00BFC01FF803FE00FD801FC80FF807D007F007D007901F6036C03F807D80D2036807F00FA01F402DA07F01FC03680B603F80FE03E80FB03F80FE03E80FE03F80FE06D81FC4FB03E80DB26D81F406D83F44DB23EC0FB27E93740FF03FC0BF01FC03F00FE4DD89FE13F40FE01F803FC07F81FE03FE03FE07FC07FC07F807F00FF807FC00FF007FC00FF8007FF001FFF801FFF801FFF800FFFE007F7FC0053FE003FDF923FFFFFFFFFFFFFDD01FFC0F8D9C0FDE7FDF9FBFFFFFFFFFEDE0F878181E03C1E0F0F8FC7E3E73FDF0F8F8F8DC41FF7C369FD8BFF43F6BE7FFE3FBFFFFFFFFFFF6F,
		ram_block3a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_16.operation_mode = "bidir_dual_port",
		ram_block3a_16.port_a_address_width = 13,
		ram_block3a_16.port_a_data_out_clear = "none",
		ram_block3a_16.port_a_data_out_clock = "clock0",
		ram_block3a_16.port_a_data_width = 1,
		ram_block3a_16.port_a_first_address = 8192,
		ram_block3a_16.port_a_first_bit_number = 0,
		ram_block3a_16.port_a_last_address = 16383,
		ram_block3a_16.port_a_logical_ram_depth = 16384,
		ram_block3a_16.port_a_logical_ram_width = 16,
		ram_block3a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_address_clock = "clock1",
		ram_block3a_16.port_b_address_width = 13,
		ram_block3a_16.port_b_data_in_clock = "clock1",
		ram_block3a_16.port_b_data_out_clear = "none",
		ram_block3a_16.port_b_data_width = 1,
		ram_block3a_16.port_b_first_address = 8192,
		ram_block3a_16.port_b_first_bit_number = 0,
		ram_block3a_16.port_b_last_address = 16383,
		ram_block3a_16.port_b_logical_ram_depth = 16384,
		ram_block3a_16.port_b_logical_ram_width = 16,
		ram_block3a_16.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_read_enable_clock = "clock1",
		ram_block3a_16.port_b_write_enable_clock = "clock1",
		ram_block3a_16.ram_block_type = "M10K",
		ram_block3a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_17portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_17.clk0_core_clock_enable = "ena0",
		ram_block3a_17.clk0_input_clock_enable = "none",
		ram_block3a_17.clk0_output_clock_enable = "none",
		ram_block3a_17.clk1_core_clock_enable = "ena1",
		ram_block3a_17.clk1_input_clock_enable = "none",
		ram_block3a_17.connectivity_checking = "OFF",
		ram_block3a_17.init_file = "../../sim/script/data.mif",
		ram_block3a_17.init_file_layout = "port_a",
		ram_block3a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_17.mem_init0 = 2048'hEE0FF51D49AF0E1E4314C6CEB124BF4A1FA1A238D9B05A21A01DCF03F958A02D4BEE6EC68C0F0A82984A7214D633DAD4B661523AE5A69B992DEF027271FED17C2F82D36E1E9AD6043DDE217405B9786766D79E354757852897D4942CE1D94D0F3F3C71198B4658FC0A018386C8D24D32472994619B9E2F46A910691357F37AAEFFA6972ADEC62006492E479086250EFF09458A5483CFAA7E0231A4D67271F3FE09F8A856A16562A7A6E4921BCBE69B64F0D1F023E429805F306F46DDC39CBAFC56255A481BEEE17CA2923491CE0CDA7D516AC7F19DAB07C87E7A6C7D64CB2EA6FD76DE582129DBE980966097EC0C548C8ED70BF91A5DAFF57478DEBE39BC206B,
		ram_block3a_17.mem_init1 = 2048'hCCA9057CF53AD6D3963D09938272204EF1F5CE342FF16719C8BD4838766484C6A58B4AF8DCCAD27EEDE2B8427B4787117CA0C01B653785D48763C972D46597294C5816D8765B1F8017199ADBC7D2385BF7802FD5874987FE9465E476AF7B12C2740628A4EF5B4DA293C8A6612E725EE5F135F0E5196CB476213013E266DDDC4B6BAA4FD7B9D9BB8C9160366FB94AD1CF49A4D1BDAD670ABC8F4D5A3FF763F40640413B82A44E20F6298EA10077CB8D99B3F88BA32466CDAC84FE013601A550E4742E8C4976915E97A5C63213E92D93B6A3D8CC655CDDAD6651A56EC73FA3FA063BE30392F7CFB87CFE7BA20311787EB885431B61A560DF6177A35035596E6736,
		ram_block3a_17.mem_init2 = 2048'h5EEBBA67438472AAFD433F48035AC286EDDED77715F7EFC7FF2CFA1236172499F93301DD51736FF8D76D5B43FF9FA7D8D8206EE34D8150CF7D57DADF9ABE4FE7F53081F6FD4603A15C3C447A0BC8D4F3A37F57BFFFF7F70CFD73BBAC48734104A5B7A9FF95D518F4835EC6C8E78C5C999907CAE76F98C1AEB5BE6BDB980963EA86662E4A69B0733A9F839A295637A29F37BCCD7FB76135B32FED9F13BFFD6A0216C3E8F7ABDAC9AFB1CB95F706E414D41EF6D5CB916AE67EB2FC5888516170E3B9FDF03E9084D2D23D1D426C2E32AB2D8339191FFBCF5FAE0ACD53FA733ED51A3F05F914F58761D038657A8488BA82E8BFECD39AC22C08E180A5716DDD1FEC72,
		ram_block3a_17.mem_init3 = 2048'h87CB280B6493478D384D452A104D07E214D8711268C2948ED20CF6BD9ED078F74B4EC10C40FED6E087139D5BCDC982C6CD95E89FC3E0ABDA4FE50B77050D5E764E78A06F17659A21FA175BF3C30197452F5C3BF7A32BF3B8A7F4FD3ECBA8C6D3884AD72F4AC65EEC5DAE926BD6306309959FF51B0F66BE41657285060E23D9688222200BB09D0CA75BA09F6FB66EBA2BCA659795C600C55296271DAA59C365C1DF64180FB3E09A1306F626B337A3907100F72D3F37D5429868CEBFC91CFAB8E36F57FE4CDE72E78BA8FACA2667FA5546B71763A5FE9180B39AA18B32F2875B45223D0FC41F6E67C717B9F5E1C48CF86ACF5A14860D770874F7F9BF8AB618E928,
		ram_block3a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_17.operation_mode = "bidir_dual_port",
		ram_block3a_17.port_a_address_width = 13,
		ram_block3a_17.port_a_data_out_clear = "none",
		ram_block3a_17.port_a_data_out_clock = "clock0",
		ram_block3a_17.port_a_data_width = 1,
		ram_block3a_17.port_a_first_address = 8192,
		ram_block3a_17.port_a_first_bit_number = 1,
		ram_block3a_17.port_a_last_address = 16383,
		ram_block3a_17.port_a_logical_ram_depth = 16384,
		ram_block3a_17.port_a_logical_ram_width = 16,
		ram_block3a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_address_clock = "clock1",
		ram_block3a_17.port_b_address_width = 13,
		ram_block3a_17.port_b_data_in_clock = "clock1",
		ram_block3a_17.port_b_data_out_clear = "none",
		ram_block3a_17.port_b_data_width = 1,
		ram_block3a_17.port_b_first_address = 8192,
		ram_block3a_17.port_b_first_bit_number = 1,
		ram_block3a_17.port_b_last_address = 16383,
		ram_block3a_17.port_b_logical_ram_depth = 16384,
		ram_block3a_17.port_b_logical_ram_width = 16,
		ram_block3a_17.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_read_enable_clock = "clock1",
		ram_block3a_17.port_b_write_enable_clock = "clock1",
		ram_block3a_17.ram_block_type = "M10K",
		ram_block3a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_18portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_18.clk0_core_clock_enable = "ena0",
		ram_block3a_18.clk0_input_clock_enable = "none",
		ram_block3a_18.clk0_output_clock_enable = "none",
		ram_block3a_18.clk1_core_clock_enable = "ena1",
		ram_block3a_18.clk1_input_clock_enable = "none",
		ram_block3a_18.connectivity_checking = "OFF",
		ram_block3a_18.init_file = "../../sim/script/data.mif",
		ram_block3a_18.init_file_layout = "port_a",
		ram_block3a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_18.mem_init0 = 2048'h1DBC852BFF122197DA8A7093DF7A5A350C12D04FAECC9070B14753CDBD6628676C6A0A13740A98DD173348528EDC383B00864C5B8C5CAEE185426951A84DFD7020204266546AFC068601A0BD2DB447F05F068A45C953D80794930353123E3B2414C6DD4DA7F16573B3508FA72E389E67DD4991F40FFFDE15D76C0E60D9E4C8448052EE65204596F237C26B376EEBE998DCE7B44C2D037B3A210FAC28A8AC867BDBDB046DD76799621CBBA53941BC6999BEF82382EDBE125A9803CD757600D5A5DEE6EB22797AE0519E989E180FE0EF1BF4DFDB47446B35C47CBDB900579D43B427A272BDC559AF4D9020F326FDB4E783BD9C3FAAE93A1FAA6C204B5E4A173F39,
		ram_block3a_18.mem_init1 = 2048'hB660DC42660C46B413237916651675F78BD8EB6C5E57DD13300333E693C5DCB0B90A31A166EE94E5103A6C62BE013FA655729E63F9B22F53A2276D8D6752A5B3B0CE31288C4765B1345B8BD649779A0C8257A16C38A55258059FC2B604A9DD77308FA806F1690885987D6B4066B75D765DCB87563F9224048EDFFD440A52E07E2FBA32FEC86DF8CB5652AD7A9EEB304BD23DD661BFBA65D7DF3E9A4C4997A72480CBF298E3C351A061705EB3B1BBF36545F73C30955E6A3C691A1A9891A95FA48ED9B76693DB9A6EC19BC37E95088CCAEB1774718D86BD4960E4C74BFEEE9EC57DEB9CE8EB4F2CC5308813A9D4FBEB0BD30C96AEE7B2960782669480840982C2,
		ram_block3a_18.mem_init2 = 2048'hB9200111D0ED5354185C6A1B9B076638BCF57062FE18001C00DB43E95D7D7AEF4FFE7FA7FFE9D0032412AEBE0020780D0FF1C191BF3FFFB5A3A43EF87B4780000A4F1CBE02FFF97FF4F7FFCFDE7A8F0C4C80AA4001280DFE5F9F403ED4B5C2C95F048F2060BAE34D7FA3E3F49BF997EE676708FD72F246330AD3EE7AEA962C363DD1888647698C29277DC603EB1FE4511F150B351C1F1B471A31766704ECC9FEF5957234702C3048FF17C180455A3F83A75CA085DD813B81C19E83DF3B903EED0B066C41946223CDDA652618DA95646301EAB9DA4DBEA694E0B5E029022974EE1036B4C2449D9F0642E38A1D2C40C3F1852E7BFF0CDD26ECDBCD3680C840D2BD,
		ram_block3a_18.mem_init3 = 2048'h8D6F9E296F41C4408F8199F4D773E4AFED67EBB098281C895C4B868BB57A32028728CAD18FF1ED0835A818672C555D936D08834890BDF8C9FFE829357BF414AF6B210472EE590AFA7E4B674A33FAA0F3492D9E2B7BD5578556D58C05EB65D7175D998555939E4D99205FED5555B653DDC33A15D5AF1DFE94962225BB6CF03FEACEA9FFE88BB3353095BA211C449E46FD9ACE62D2A80E717281BD4B2ECCD5DF8A63155537ECE1E00F6E837D63D52C8FE36A1F53019699A42F4231BD8647AA1DF078ABE10C984AB83C3F599CD930A2EFF1E0D7CB70EE2DFF3C158E1ED5A4C34E1B977F82BD3D8F3EB484EBF696233207B4786526B8077D999E5768ECFF9E5C6ADF,
		ram_block3a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_18.operation_mode = "bidir_dual_port",
		ram_block3a_18.port_a_address_width = 13,
		ram_block3a_18.port_a_data_out_clear = "none",
		ram_block3a_18.port_a_data_out_clock = "clock0",
		ram_block3a_18.port_a_data_width = 1,
		ram_block3a_18.port_a_first_address = 8192,
		ram_block3a_18.port_a_first_bit_number = 2,
		ram_block3a_18.port_a_last_address = 16383,
		ram_block3a_18.port_a_logical_ram_depth = 16384,
		ram_block3a_18.port_a_logical_ram_width = 16,
		ram_block3a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_address_clock = "clock1",
		ram_block3a_18.port_b_address_width = 13,
		ram_block3a_18.port_b_data_in_clock = "clock1",
		ram_block3a_18.port_b_data_out_clear = "none",
		ram_block3a_18.port_b_data_width = 1,
		ram_block3a_18.port_b_first_address = 8192,
		ram_block3a_18.port_b_first_bit_number = 2,
		ram_block3a_18.port_b_last_address = 16383,
		ram_block3a_18.port_b_logical_ram_depth = 16384,
		ram_block3a_18.port_b_logical_ram_width = 16,
		ram_block3a_18.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_read_enable_clock = "clock1",
		ram_block3a_18.port_b_write_enable_clock = "clock1",
		ram_block3a_18.ram_block_type = "M10K",
		ram_block3a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_19portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_19.clk0_core_clock_enable = "ena0",
		ram_block3a_19.clk0_input_clock_enable = "none",
		ram_block3a_19.clk0_output_clock_enable = "none",
		ram_block3a_19.clk1_core_clock_enable = "ena1",
		ram_block3a_19.clk1_input_clock_enable = "none",
		ram_block3a_19.connectivity_checking = "OFF",
		ram_block3a_19.init_file = "../../sim/script/data.mif",
		ram_block3a_19.init_file_layout = "port_a",
		ram_block3a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_19.mem_init0 = 2048'hD6EC511748F7D5CC2DF0F4E2D76872B94B27E1D2E6E54F7C23235E2FBEDFA16C611D801A321DB1B93172AF36AC001451398C5963B0AABFEFFA1D4F7D3F2D499B5DC0E4CA6BEA464201B6FF3C0EC32E57162024718FE2632F461E3AE443A2EC80EE43891368432F343FF9FA2F3848B6745F933190C1D4B04B429ED98E8ADD982C10CAFEE6E149F3E522211C56A49BFF7C520B7CC3056F54A5B4CF4A06D98116513D1746A1D450C65EC3995980678C6C1E1EFC8550EC5202F944B84A0D1900219ABAA093CCFF404672F80BCBBCA1589D8A8FBCC8244508A719D4E699FBEAFC80589D21A47B0912D50C3F55EBE3030BC27E8C6CDD6A0534C9B78E7912A673C51F08,
		ram_block3a_19.mem_init1 = 2048'h2AB85EDBE8FB8AAE1A0471A530073172C5E431C6C8F4CC8CD2138184C0187BC03CF9E9F382778BA89F80A5335DD649DCDE73858F96ED70C780613D5D9D447339C83EA5F4CBD27B1BF267DB766101020638B1380C309167A413F2F330FAC68A9D6B206A0CC90B46872E03AFA9BA937AFC46D48D29119ECD44966C863E1DD56D9C4D2FFBDBD437B2FC38809BE8E608D3519B60E33933EF5EF4DB30156C6A6E6748B47327386E61315A9C4E1B0462884D8286AD116733DE6FB51D16BAB3E943C290E068283775D3295A48477A7D24C49F7B0B0C0010E9968572D20AC357D7092E32A5E79ED2A2B491502B707654152339EC1C97388E022D87C3BE23C20A463C3AA4,
		ram_block3a_19.mem_init2 = 2048'h91B844DB947A8851199C407492C85EE570FC30AEC6011108005A0DE889E8950666843F62AEBF00072C5A828E1060682527CA9128EA1EAF008B9CB1705152A8280BCEC7DC02F3F81E9B23CB95D4B70D0448C0A6C000C80CF40ACECD129C697CC9BA1C8E885B1A10061CE7827F9C8DF687256358D8AA65E9495865D250743C98656F89E163F6DD92605179CCF2AEB9682CA69B3FB07E9E96472006BC32059E2FFCF6BEE45D243C2F0016872A437A82E323E2B1487C6B881A01A813C35532DCC695059D46731A41390D706E07B4FAA11DFA4BBDA5D596FCF35CD4F136D6507AB8F78BD36AB124BA7CFF277B73C8290C50CE7779E0D010149A38867D3D1AD9213AB6,
		ram_block3a_19.mem_init3 = 2048'hA85467005BE2C6572EEFE1E6D74B7E36B45FA1667870FC321846217CF231E4C682C0AC7CDAAE995D7FB1851A7379AF76AA8191CCDE068F90140367785C8BE15C9FECF14288B191366CF1891C56889FCCF2EC80DBC77FA8BEA6C6D4C27FF9F12A81312AD1A24160E8F6FDDAA83F524FCB4EDF7C43C6699B2F9DFBBEF16289919FA13F54CD6A9A2B0318D954F35D3C32903F91ECA30E1C83D1058398B7B2A37D81862F586C73BECA8136A3839883F23018F395195DCA82D53397354B1BE0093DEC1301A23EB5D44C9059898E49189D4EA140C8087C113F9FCC499B5EDC25AAE59F19BF9F1303B74CE33A7E3214336505D43C77C73BD4B829C00EB0D1756A6687FF,
		ram_block3a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_19.operation_mode = "bidir_dual_port",
		ram_block3a_19.port_a_address_width = 13,
		ram_block3a_19.port_a_data_out_clear = "none",
		ram_block3a_19.port_a_data_out_clock = "clock0",
		ram_block3a_19.port_a_data_width = 1,
		ram_block3a_19.port_a_first_address = 8192,
		ram_block3a_19.port_a_first_bit_number = 3,
		ram_block3a_19.port_a_last_address = 16383,
		ram_block3a_19.port_a_logical_ram_depth = 16384,
		ram_block3a_19.port_a_logical_ram_width = 16,
		ram_block3a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_address_clock = "clock1",
		ram_block3a_19.port_b_address_width = 13,
		ram_block3a_19.port_b_data_in_clock = "clock1",
		ram_block3a_19.port_b_data_out_clear = "none",
		ram_block3a_19.port_b_data_width = 1,
		ram_block3a_19.port_b_first_address = 8192,
		ram_block3a_19.port_b_first_bit_number = 3,
		ram_block3a_19.port_b_last_address = 16383,
		ram_block3a_19.port_b_logical_ram_depth = 16384,
		ram_block3a_19.port_b_logical_ram_width = 16,
		ram_block3a_19.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_read_enable_clock = "clock1",
		ram_block3a_19.port_b_write_enable_clock = "clock1",
		ram_block3a_19.ram_block_type = "M10K",
		ram_block3a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_20portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_20.clk0_core_clock_enable = "ena0",
		ram_block3a_20.clk0_input_clock_enable = "none",
		ram_block3a_20.clk0_output_clock_enable = "none",
		ram_block3a_20.clk1_core_clock_enable = "ena1",
		ram_block3a_20.clk1_input_clock_enable = "none",
		ram_block3a_20.connectivity_checking = "OFF",
		ram_block3a_20.init_file = "../../sim/script/data.mif",
		ram_block3a_20.init_file_layout = "port_a",
		ram_block3a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_20.mem_init0 = 2048'h79205E94DCCBC96EE58E81E313A11763A05526AB181317A1F486FF1937C8587E46B18521A7B720203716434B0695C2D2B0929A720636E8E8F196326A310D38A1CC6FE5ECA5F459D8DE51A8BCC4746C8BBE32C4311DD137DBF4EFB5D664AEC5E45397CC7448B3EAD2AC1A20994A8F37BEE45390D7D3EFD3680EED39007AD4AF626F17C74B74C4D6123DAAB2BD35552AADC140028CE956003B237194E36C5388422B68084EA3A419AF39B28C5CED85B3B581F9F043A5A1900AB3C660FF052A5FBD55D04E4D5DBE940E04E92C013AA7147A2178254F22D9401C1CBB4F420182CE83CC0DD6E81E549E67A90DE647EEFF4C4AA1B6153F98A91852C6C18FEDFF00B0EC,
		ram_block3a_20.mem_init1 = 2048'h27D26760C8883D09E52E8F6A0DEEE1354CCE1BBF46C07F812950D15B8F00232DC20614B46ABE021A3E6C8F1FF82C7D0B5C3049144397B9EC507EE8DE282F71401DE17991D7182C8CC75983122BA1C3476D1BFDEDE614ED9B085A816BE76FC9135FF35672F03CBEB1C2E8712142245231045F0CE928C0625A8DCFBCC6723D0AA9686E137E92D2C7B4B19D429B38FFA6A49113D99376F678B79B4C0FC7B4887F7412802843D49AD4BDD991C580B38A690063991615DE406EFC6824DEB3E8C36E85A2FBF59CF24B007DB0AD2A13FCA2E46CFA27CCDF4046F4339C7F01C061473AE86ECE04CDA525DF2C76C122629891BA4245C63B07DE4A01F5BFE8795B35F94DD4,
		ram_block3a_20.mem_init2 = 2048'h4A703B014BAD733599C24A6CB0C119126F76F4633C3A8CDC00A95E11D615B116B6B621855161D00215257E7229003408482A40A9431EAF44A12C1ED83AAF4004041158B6814E06A28A1404BA35D7968A2C205B00033405085D53002C43583C00450C89A023B4E34D6302E7C28BE41D08430F182576846F3222B66E768A89760A1C7018A649F84C792687420EA37EC861D3DFF96D1102D828DA70F6C9A42E880315404C16414A5471764F2400A579E496A484B1E171232782C3BE878A19347464BB97730CC47A68258C54A661992F1E6B4963981369838BD06F3C3B991C5DED0944DC55B8A1D603472AAF85A8329803242A140A0AC19F352960FCD2AF62757BAC,
		ram_block3a_20.mem_init3 = 2048'h7A7012835A1A3C9139D4C9B24279706668F2A4BF7E05F964613C7975E409743FA461FB15160D8712648EE4CA04AE2B8B8A8B376F9CD2921869188EA3FA4BAB65AA69893B154EB1C815139980A24E20E41741C19287039BB9CBB0EFE05574CCE31648C0E302ADC504BFEAA4537AFFFEC98F9FF0EA398AD5F95C5939F3236D4781E6054484535C2DA8C7AA8BAD32E05B229947000804F914A22E1A13205D0C71967E0EB7C5C963C219B115A81D2473B20A052E342E7C256A1116CEB7C2242898F2EA87C1322A6AB13DEFCA5890F09364A4A0F7089C8663903214A7A228266FC6AEB3EE2A2CC303B7CCD88A359308D28228496884905745826ED17335850886BC08,
		ram_block3a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_20.operation_mode = "bidir_dual_port",
		ram_block3a_20.port_a_address_width = 13,
		ram_block3a_20.port_a_data_out_clear = "none",
		ram_block3a_20.port_a_data_out_clock = "clock0",
		ram_block3a_20.port_a_data_width = 1,
		ram_block3a_20.port_a_first_address = 8192,
		ram_block3a_20.port_a_first_bit_number = 4,
		ram_block3a_20.port_a_last_address = 16383,
		ram_block3a_20.port_a_logical_ram_depth = 16384,
		ram_block3a_20.port_a_logical_ram_width = 16,
		ram_block3a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_address_clock = "clock1",
		ram_block3a_20.port_b_address_width = 13,
		ram_block3a_20.port_b_data_in_clock = "clock1",
		ram_block3a_20.port_b_data_out_clear = "none",
		ram_block3a_20.port_b_data_width = 1,
		ram_block3a_20.port_b_first_address = 8192,
		ram_block3a_20.port_b_first_bit_number = 4,
		ram_block3a_20.port_b_last_address = 16383,
		ram_block3a_20.port_b_logical_ram_depth = 16384,
		ram_block3a_20.port_b_logical_ram_width = 16,
		ram_block3a_20.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_read_enable_clock = "clock1",
		ram_block3a_20.port_b_write_enable_clock = "clock1",
		ram_block3a_20.ram_block_type = "M10K",
		ram_block3a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_21portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_21.clk0_core_clock_enable = "ena0",
		ram_block3a_21.clk0_input_clock_enable = "none",
		ram_block3a_21.clk0_output_clock_enable = "none",
		ram_block3a_21.clk1_core_clock_enable = "ena1",
		ram_block3a_21.clk1_input_clock_enable = "none",
		ram_block3a_21.connectivity_checking = "OFF",
		ram_block3a_21.init_file = "../../sim/script/data.mif",
		ram_block3a_21.init_file_layout = "port_a",
		ram_block3a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_21.mem_init0 = 2048'h5C57A95531267E3C8B3C3292751A8DC59E82706661C1270024F2DEF109544DEA32D6EE90F0007918E8B3BC957A585A35EDE2B7E244B1617CDA0729F9F544874C81D99C99B8EE81D00F93DB12F51F0E45F8F6029881494F90D4CE598F9845E163424C517938A4463FB99BA0565A8FF974123D3F4BCC297E2EE2AA91D19BF9535890098E9E4D0C2DEA19A32D611B008194A016F12572566F64D10DFC0257A1DC701087852043BD2344540145D5116344CE9F440F2E07064A0A1439D63B50A6941B54579CD919D832800F7ED0445D6C5F84836941AD7F6D24CD11A852F327955884F469A92FA6D118128293FF70CBEF34FF090E8684D21A1A43C685827F4BB0B880,
		ram_block3a_21.mem_init1 = 2048'h4D7008F3386FC26754E12E092C5BF17656CF22F4E22BD31BFA4D49599D6C8FCFC75B77A779AB62324ACA93EF592DACDBAC157ABD706A913D0297B41D319DF24BEE627B2D0981E0BCF3F4A0AFAD0670301ACDB838B12D16FAED24F859C6747940F977A430CE1B62F639512DE1BD3FF0AA21D0652737E564CFCEAA8B504E74523566900A23FDE2461B8CF33B804DC70C3B057FA1396A193BE20B0E052EC6BFCF7279DD49B5CF6E72CBCAE51569AB97D2A2089AF5B3255518F432F6968160152D417A3703895330BE8271EF8B0D87316AB5ED274D203A559211AD581CB9983EDF7CC38C099CB6F1304150B869B219C344D914A451248508C5E272388B7C80C84572,
		ram_block3a_21.mem_init2 = 2048'h8C0C018D8C018C00151CBF58215E8570CE1C00AE400901300084EBE01CFF208929331E27FFC4600004C0000C10C00039BFE0F1E3E581508F70C0692C02001830008E02280031FD3D4C1F8F5FEAE8C0081400000000C003F8F7FC463ED75201CD5F8127F0458008609E8150318204941C806C623F81F101E7C1FF908FE3FCA407C1D0990A97B581014E7912155172799B63E86323AA1D410CCF13D3D9445D69FFD03900240600A25EB1A381DBD39717E90CC786539B19780007D5443E0302CB85830F85B3EF29F1EAD9412C5D395C1AEBE2263822EB4E685CABF333C200A0F3451875C68B8540A412636BD5EBFE9FE6504FFBC536FE65AD9516BC26DB72158467,
		ram_block3a_21.mem_init3 = 2048'hD9F8E8C5F7AB0ECC2B505E8368DFCAA3155A062818B0889421276618401FD2342CF6BEFC6B85A6ED772D5CB249E1F15F74C31AC393D2B3C1ECA3D3EC915D75F00FED6D82AC611070972B8F8B9E8DE05EE88E0012D833CED2A0B7A0A53402831E6788FEEC09B437C45CABB1701412896AF3BC7040212433352DEE950537C8EF54867B7146DB7EE9C15A05C60ADF79B871D9071273DDF46EBD556CDD13C36CDCE0F4296E6CB2CBF5EEF126B813764F09571C819A8381603C4068147B26075368C0FE525C40498688E430DC034980740341F13B7345FFD08E5C03413780C8421B0DA03039901E1E80ED70E2D4CE1F214120F0511301808EA3D5391A7FFAB4F8F247,
		ram_block3a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_21.operation_mode = "bidir_dual_port",
		ram_block3a_21.port_a_address_width = 13,
		ram_block3a_21.port_a_data_out_clear = "none",
		ram_block3a_21.port_a_data_out_clock = "clock0",
		ram_block3a_21.port_a_data_width = 1,
		ram_block3a_21.port_a_first_address = 8192,
		ram_block3a_21.port_a_first_bit_number = 5,
		ram_block3a_21.port_a_last_address = 16383,
		ram_block3a_21.port_a_logical_ram_depth = 16384,
		ram_block3a_21.port_a_logical_ram_width = 16,
		ram_block3a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_address_clock = "clock1",
		ram_block3a_21.port_b_address_width = 13,
		ram_block3a_21.port_b_data_in_clock = "clock1",
		ram_block3a_21.port_b_data_out_clear = "none",
		ram_block3a_21.port_b_data_width = 1,
		ram_block3a_21.port_b_first_address = 8192,
		ram_block3a_21.port_b_first_bit_number = 5,
		ram_block3a_21.port_b_last_address = 16383,
		ram_block3a_21.port_b_logical_ram_depth = 16384,
		ram_block3a_21.port_b_logical_ram_width = 16,
		ram_block3a_21.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_read_enable_clock = "clock1",
		ram_block3a_21.port_b_write_enable_clock = "clock1",
		ram_block3a_21.ram_block_type = "M10K",
		ram_block3a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_22portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_22.clk0_core_clock_enable = "ena0",
		ram_block3a_22.clk0_input_clock_enable = "none",
		ram_block3a_22.clk0_output_clock_enable = "none",
		ram_block3a_22.clk1_core_clock_enable = "ena1",
		ram_block3a_22.clk1_input_clock_enable = "none",
		ram_block3a_22.connectivity_checking = "OFF",
		ram_block3a_22.init_file = "../../sim/script/data.mif",
		ram_block3a_22.init_file_layout = "port_a",
		ram_block3a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_22.mem_init0 = 2048'hF22E90C97E829C20B1A2AEFCAD616D299A6F6276BDFB2C1F9BE26DC114FAC50656D39E9ADF1F8B4A4217C62965040A067329A78F7DB8965A6A184D0BED0C6FCDA714CF806E4E4EF2E141764F43E3C1CECED9534C1734274DF66EB9329C1F1AE524A0592D7D909C330773BFE3E5217D5A9ECAA58C75D70CCAE3BA14AD1B34EB23A697504BE1F09215A038C11C8BE13A74430C880AC97C2F802C8033474C7108380FA05A8888A15C978E921045C2A5A03531BBC210B0CDB5A1DB4544884C53E3F8209E0649C2413828427039AF94935AEA1B335626A6B346EB440A37CA8C4303AC0C0E9C9A660F742EC5E608CBCC6C86D90AAFF61AF4E636003056E7BD626CB499,
		ram_block3a_22.mem_init1 = 2048'h3F30F35FF0D6BD8351135FC469CD6D66221C68AADF448DD1B8004F421EC92FE415059440B3DC5D1A8B015C11FDAA5E6717661A7B79366E6147BD8677221A7CB61E4C4420B5FE86C40E15D5F769462978F51E3B5A764425C625840065E81222DFB2F97FA7AF8D619A33451E7BD0E2A272EFC2A9CB092CFDC4BC1C183E87E55539D4D507F81602621DC4E11825AFCD55D43BBE7B40A39B2B92BAD2FCF87771A50DBBE90E54EDA5C9D554B10CBB778F81C86DB90F254D8DB6486D3CE8F34584965D85A7B70053459F32ED5195FB5CC87A85B6ED9037D33F60125003E61F0AE14DC6BF31FB7D5A9A60B50D043BC50E53125D882B2E1E679E38BD4E4DE36926871FC2,
		ram_block3a_22.mem_init2 = 2048'h00A07E422B3A01140B2260C0F5670187E360B8012C009CC8000908054000149FBF84A14000339006080826322000300200040024465FFFC1893494503413600C0101B9D5004A0783CD0000F03F9A260008400E8000000401084289412B400032A054D8883930F70F6046AB480CE66101439B0D003A10D7181224467C140900401E0870D560DA1EA4308669E7E6E8285440D9AC8851835D08F005AC888140D6010F03C17940191919C70C8F8088093006E0E06948C0040380E802A7009C584A96F491510C405A78EAD4E00FDD8D24FF9A7E5E17D39247B5CB543ED851224B8D1AD11888A3A507CDBE2AD4A8AC7685D1BACEDFD151113CBB892CFA074ACF37CD2D,
		ram_block3a_22.mem_init3 = 2048'h7B525AA87DDCC2E06144B3337E64EFDA4F256D3A22E5AA8E27C81D387C33A366B82BAE3093D3E6584AF5856A2492C5D31CD31740AA06BDE827206AD61AFDB1292F702CC0096E42931447BADC7BBDF8F57381D919E2693E6BE2B1E234BB664DCCB28050A0F9397644B674BEA03D8A6F67160BBAAC8377775C92F8D27C6793E3F8E18D04B50B405FEB1F794032A0AADF853061D95604158F7E9106AE7638E7C3333485BD72A9FDB386494FD19FBB6152D5890E93C287C24B19C38E3A5B878E123E83858381045954108F92789098B865E808E04F96686110806CB76020A7106C417E697D2ADF2DD04CF41DE811089602410CA24C522600467A80BF190FDD9DD128,
		ram_block3a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_22.operation_mode = "bidir_dual_port",
		ram_block3a_22.port_a_address_width = 13,
		ram_block3a_22.port_a_data_out_clear = "none",
		ram_block3a_22.port_a_data_out_clock = "clock0",
		ram_block3a_22.port_a_data_width = 1,
		ram_block3a_22.port_a_first_address = 8192,
		ram_block3a_22.port_a_first_bit_number = 6,
		ram_block3a_22.port_a_last_address = 16383,
		ram_block3a_22.port_a_logical_ram_depth = 16384,
		ram_block3a_22.port_a_logical_ram_width = 16,
		ram_block3a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_address_clock = "clock1",
		ram_block3a_22.port_b_address_width = 13,
		ram_block3a_22.port_b_data_in_clock = "clock1",
		ram_block3a_22.port_b_data_out_clear = "none",
		ram_block3a_22.port_b_data_width = 1,
		ram_block3a_22.port_b_first_address = 8192,
		ram_block3a_22.port_b_first_bit_number = 6,
		ram_block3a_22.port_b_last_address = 16383,
		ram_block3a_22.port_b_logical_ram_depth = 16384,
		ram_block3a_22.port_b_logical_ram_width = 16,
		ram_block3a_22.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_read_enable_clock = "clock1",
		ram_block3a_22.port_b_write_enable_clock = "clock1",
		ram_block3a_22.ram_block_type = "M10K",
		ram_block3a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_23portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_23.clk0_core_clock_enable = "ena0",
		ram_block3a_23.clk0_input_clock_enable = "none",
		ram_block3a_23.clk0_output_clock_enable = "none",
		ram_block3a_23.clk1_core_clock_enable = "ena1",
		ram_block3a_23.clk1_input_clock_enable = "none",
		ram_block3a_23.connectivity_checking = "OFF",
		ram_block3a_23.init_file = "../../sim/script/data.mif",
		ram_block3a_23.init_file_layout = "port_a",
		ram_block3a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_23.mem_init0 = 2048'hFF4D097CB207A709164324C617F10E3AE2CB738727AB0BADE21704E25560557166A60FCA5C5D53135E2DD3864F3FBF48954708DB5A46A95802E3039A4E7C8077D1A103107B9CEEA9B5B70EE8B6104395589224624CF1EE6BB8DA635739C168934930D53E7D45CD7CC484BAE0B292A74333FFAA90DD6B5058941B0692980002240000082D8D0440E20D42D8084C3087B804A330CC02014541004C8C29028CC618F0138420414620480101393026524848BE0087E2400E02520780011434E41000462BA82604C84473A80980146947AD848243E39F5C127D13C4C36882527C8A20B3C3D413691C890FEA1D8C390EF7956C0DDA9291CD114D6EFD778127DFF3457A,
		ram_block3a_23.mem_init1 = 2048'hD918DE5341234C79CB03D27B26FEDFB98D33832B7038F1AA03B99737301422D3225AA04BCB3CCEE9AF2BAC03305BC82E0BFFD80F9816B11D14DA98FE88FE553A577C163C4F1E8746DF1F4CC1F6B77BF0E2B2B9953271F91A1911CE9E234EBD2C61805EBE496442E52C42528F8FB5593F6B09FA33D7A8AE0FD46B6CDF9A1CD1A49C2EE4D029D7DC9932ACD9262045933564789C7B8A5C4F71C4D86BF666DF1A7C39C9F7BD3F3B9DD9DBEB34F2BCD1D1226AF569C786F32D60670D0CEECC8299D550F2873B4FD4207D7AAF2EBF88218BF2D7C31F594B8AB6862F95E72376465BFBD8AD9710D4F09D3C7E13C03AD843997FFA905598250E9DBBAEA3F02CBC15E2D3,
		ram_block3a_23.mem_init2 = 2048'hBC10000480000001049C1F3F0A94FE280C810000400000000004E7E09C7FEB60407B5E27FFC060000000000C008000199FFBE1DBB9A0003E70C8682C02000000000E40280031F87C32FFFF0FC065C00000000000000003FEF7BC423ED4BFFFCD1F892770468008609E814032021880FC806412FF01E628A781DB8083E016303681C08828072181400F78920010036CE38D3272138C1C80070F000307008301FEC09036003200A406281060106006CFC10F1E84233C00780002C4001C0304088CC0908E019210E900BBD319A1E224B3BFEC9B58F2C1EAD5240BA0CD7878814683516176AA7AE4871695CEC3523A905266FCB32347C81C143DC8140AD77C38A63C,
		ram_block3a_23.mem_init3 = 2048'hF4AC50E52D00CEC683716911121152CEEC1AF57DD43A2F4DE56407EE5790E2E4FE65A7CB3874278C1E6086943622450AC81DB09CDFD572D35DFCB01BA541FCE61B378726631997A6D5A1832AA065570624E41615D01F22BC683C012641A58B3506A0449B202459DBF6E0A5A4A48C58AA1BC61615861374A36029AA4B4FA404202B51BBDEB5BA1DB72799F2BCCFF7CE620438DE498CB73E188134A1AD959A58E9AC406EB72DCFB41BB9A7B1147E3256572623B29D4BE8441C3C10480B23D000007C7A7C7EF80288007040804900418211F113A06986826E1C23001D9940A8D28962C41318E00404322ED324C407604120F001B200503E19843700E6F002422647,
		ram_block3a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_23.operation_mode = "bidir_dual_port",
		ram_block3a_23.port_a_address_width = 13,
		ram_block3a_23.port_a_data_out_clear = "none",
		ram_block3a_23.port_a_data_out_clock = "clock0",
		ram_block3a_23.port_a_data_width = 1,
		ram_block3a_23.port_a_first_address = 8192,
		ram_block3a_23.port_a_first_bit_number = 7,
		ram_block3a_23.port_a_last_address = 16383,
		ram_block3a_23.port_a_logical_ram_depth = 16384,
		ram_block3a_23.port_a_logical_ram_width = 16,
		ram_block3a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_address_clock = "clock1",
		ram_block3a_23.port_b_address_width = 13,
		ram_block3a_23.port_b_data_in_clock = "clock1",
		ram_block3a_23.port_b_data_out_clear = "none",
		ram_block3a_23.port_b_data_width = 1,
		ram_block3a_23.port_b_first_address = 8192,
		ram_block3a_23.port_b_first_bit_number = 7,
		ram_block3a_23.port_b_last_address = 16383,
		ram_block3a_23.port_b_logical_ram_depth = 16384,
		ram_block3a_23.port_b_logical_ram_width = 16,
		ram_block3a_23.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_read_enable_clock = "clock1",
		ram_block3a_23.port_b_write_enable_clock = "clock1",
		ram_block3a_23.ram_block_type = "M10K",
		ram_block3a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_24portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_24.clk0_core_clock_enable = "ena0",
		ram_block3a_24.clk0_input_clock_enable = "none",
		ram_block3a_24.clk0_output_clock_enable = "none",
		ram_block3a_24.clk1_core_clock_enable = "ena1",
		ram_block3a_24.clk1_input_clock_enable = "none",
		ram_block3a_24.connectivity_checking = "OFF",
		ram_block3a_24.init_file = "../../sim/script/data.mif",
		ram_block3a_24.init_file_layout = "port_a",
		ram_block3a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_24.mem_init0 = 2048'hA6B3B995EB0B0C21D36EC08151F69D472F6E9409EBF06348502802B1933D2C10B8EFE78F93B8E1828436CC2B90A33E6A8C896866C945D43C8C40B500E8D0C9E28D2EB4858CFBA4DE79B67B099133E68FEF8C3B262DCE9EF5D6D8646C1797463993D380B2AE19741B5A291ED88994FE086F4CC05F064F2F9B0821C44C33F1F45080004640200098013220270402800004080C0000301000A600033042FC7208E400004A000001000004000007802180844109481C0F70C0000000E0E90332876001C41440C130B0005676390906085201403C2C2882EC0008E13486418823721DA42D335CF4635008804955803F2FAE90128D4C8B927D72A993C5DD4916C060C6,
		ram_block3a_24.mem_init1 = 2048'hE8C29D64F7027ED364BF210B011F5036053A591F90113BBAAE1302E8A88D7E28AA8305199948F633078613EEE311A4DC7024F985DC03DC098D612170A14D38B17557C59AA23D8921784A9CBFA1611C116CE342E1A57060206C0D21458121A04ECAD1FF44924E7940B124FC6D22928CF322D6B560B0F7268847C715255D26AB22F7CE04EEE8684878A46C5A66121058B95935F32CADF313B41F7E3814B6ACE514CDDD9AB9D0C74CD0BB39144FF6F694D7DEDBE3696408DAB56D75A38615EA87620EDB715EF5EA1352D0FD2FA0378C7AEA863378E085592F2DACEDBB3230C9B4B2BC2FBF9AC99C4A628A16204C769A450115F2C0444C20D1DAFE288F988A39D739,
		ram_block3a_24.mem_init2 = 2048'h00000000000000000103E040B14A0113C300800000000000000008000000109FBF84200000000000000000000000000000000020461FFFC180000000000000000000000000000783CD0000F03F9A0000000000000000000000400000034000000000008009000000000000000004000000080000001001000024000C000900000800500000D8000000804007E00090007201800060034008C00180F8007C00010001002000000019800F800F8001300000C00040C00000001D0007E000007143076F000065E81A708033AE640DC488003A6F30CA9D4AE0768FD80791C1448AF8490E365AF0E8A992DFB0C7FBF1F7C92D81A6A1D542D4CF9869758B34562F6522,
		ram_block3a_24.mem_init3 = 2048'hAE49862041D0FA7B2930460BFDE20B0F5A77C0B1142FE223EE0F9C8A7D893572253C80B0509B5D7AFF8D4DE629DCC8CEEF196BE48F2531F74345ED601167E0F39B30A1986A94EE3E1A3B1A2C72F6875DB7F7E5511CD3A3A7AC47F351E65B88159F2F9AC0728A74E8128BF44D6EEE77554D39F9B231E015E3DAE3295C789ED3B3A4A22408C571DA113990F45347832D5D74F36481E7BBB6B011777A437EE2E6E55D7BD6B44CC3A3188E04555D410FA63CC4BFE8CF07F3A3E0000386041802000F820400000000000081804000803001E000E05B94787C90000003000080000C600A308143060B8A0901248000088000000000400000000270001B190FFC9CD800,
		ram_block3a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_24.operation_mode = "bidir_dual_port",
		ram_block3a_24.port_a_address_width = 13,
		ram_block3a_24.port_a_data_out_clear = "none",
		ram_block3a_24.port_a_data_out_clock = "clock0",
		ram_block3a_24.port_a_data_width = 1,
		ram_block3a_24.port_a_first_address = 8192,
		ram_block3a_24.port_a_first_bit_number = 8,
		ram_block3a_24.port_a_last_address = 16383,
		ram_block3a_24.port_a_logical_ram_depth = 16384,
		ram_block3a_24.port_a_logical_ram_width = 16,
		ram_block3a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_address_clock = "clock1",
		ram_block3a_24.port_b_address_width = 13,
		ram_block3a_24.port_b_data_in_clock = "clock1",
		ram_block3a_24.port_b_data_out_clear = "none",
		ram_block3a_24.port_b_data_width = 1,
		ram_block3a_24.port_b_first_address = 8192,
		ram_block3a_24.port_b_first_bit_number = 8,
		ram_block3a_24.port_b_last_address = 16383,
		ram_block3a_24.port_b_logical_ram_depth = 16384,
		ram_block3a_24.port_b_logical_ram_width = 16,
		ram_block3a_24.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_read_enable_clock = "clock1",
		ram_block3a_24.port_b_write_enable_clock = "clock1",
		ram_block3a_24.ram_block_type = "M10K",
		ram_block3a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_25portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_25.clk0_core_clock_enable = "ena0",
		ram_block3a_25.clk0_input_clock_enable = "none",
		ram_block3a_25.clk0_output_clock_enable = "none",
		ram_block3a_25.clk1_core_clock_enable = "ena1",
		ram_block3a_25.clk1_input_clock_enable = "none",
		ram_block3a_25.connectivity_checking = "OFF",
		ram_block3a_25.init_file = "../../sim/script/data.mif",
		ram_block3a_25.init_file_layout = "port_a",
		ram_block3a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_25.mem_init0 = 2048'h1D195E8B281085BA87C4E3093EC3D95219A0DF4003C85A5141E05D0A16BA6F22D086827A81A7385180000B1B58A2E8C77997B8229D3F0376CDD67101F05A125DFE501CF886631F6859F678AABA046CAB7A65F0AC0861B88B4E20E298681C5CD6031038BEADBA3918D0B77BAA198D6254D49A40A30C37E0A681BDD9E30000002000000000040000000C00C0083C200638000000000000010000000021000000180000000000200000000000000000000030008600000C00001F000006000000000002000000C000002008000000070C00300352100413CC0000CB780200000DE058020C20001CA00703A683C1C813C060099020849F817490A231529145F8823F,
		ram_block3a_25.mem_init1 = 2048'h47B4E2C31E418FC6AC8D825EE49C66AF7296F199CBDFDE001E31E17D729F01A591AC5D4816523AB526658C3EBCE001CDFC8E46AF813814D6EEF46B5F55B3697001ACA0307323B61C1AB242630CAE6A904091AEC14A47A655CCF09DFC2BA4259F2B4E6919BB06416C498D8CE5B027AD852E0DCEAC3886BB423BBE03AB414413692F5AE103041A0A11DB2080F00FC626200A988E593A6BF086CAD3088E88A03C38E9300E187528450337454C7BAC25EE59838FDD15D668FC6EA74ACA38E48E96598E725269C8426241C6424156667588CAB61812C9744BBA997F1AC9FB6296E088000EB851FA6FE78B328330953ACDDA327A6E6D9B59AB0741A87220EC98850D06,
		ram_block3a_25.mem_init2 = 2048'h000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006800000060000000000000000000000000000000000000000000000000000000000000000000000000000200000000000E80009000000210040F700C1013F03B707C4E07211A3A63D6FC7117AC05863132CAA20CD57C94400DE47002D10F10465EB39388530D5DEA4074063917F69084E368,
		ram_block3a_25.mem_init3 = 2048'h203601223E03783C00B23C803C33853CA315AFD888874C8AE03C4FB104E1C91E3D68B558A08ED1E96E63A56972D73253F24D8CB08010F30FB6EE7813A0DB45CB4E301134213039ED1DD167724E67A9DD8A6D487F986ED2DB0CABFFBB95A58BA14E34015495AD91B6B26AA46E35339D4184FF4FB45440597B8D9A27092F0A744910184220383C584C197909D3BC25C7CA1D1893D5BE646066A82E0AA24A1C8CB4C550B03D8C181A8948F12C72CC3E2940051FC710800040180000780007800000000000000000000000000000000000000000000000000000000000000000000F05070280C0040406060300000000000000000000000000000000000000000000,
		ram_block3a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_25.operation_mode = "bidir_dual_port",
		ram_block3a_25.port_a_address_width = 13,
		ram_block3a_25.port_a_data_out_clear = "none",
		ram_block3a_25.port_a_data_out_clock = "clock0",
		ram_block3a_25.port_a_data_width = 1,
		ram_block3a_25.port_a_first_address = 8192,
		ram_block3a_25.port_a_first_bit_number = 9,
		ram_block3a_25.port_a_last_address = 16383,
		ram_block3a_25.port_a_logical_ram_depth = 16384,
		ram_block3a_25.port_a_logical_ram_width = 16,
		ram_block3a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_address_clock = "clock1",
		ram_block3a_25.port_b_address_width = 13,
		ram_block3a_25.port_b_data_in_clock = "clock1",
		ram_block3a_25.port_b_data_out_clear = "none",
		ram_block3a_25.port_b_data_width = 1,
		ram_block3a_25.port_b_first_address = 8192,
		ram_block3a_25.port_b_first_bit_number = 9,
		ram_block3a_25.port_b_last_address = 16383,
		ram_block3a_25.port_b_logical_ram_depth = 16384,
		ram_block3a_25.port_b_logical_ram_width = 16,
		ram_block3a_25.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_read_enable_clock = "clock1",
		ram_block3a_25.port_b_write_enable_clock = "clock1",
		ram_block3a_25.ram_block_type = "M10K",
		ram_block3a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_26portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_26.clk0_core_clock_enable = "ena0",
		ram_block3a_26.clk0_input_clock_enable = "none",
		ram_block3a_26.clk0_output_clock_enable = "none",
		ram_block3a_26.clk1_core_clock_enable = "ena1",
		ram_block3a_26.clk1_input_clock_enable = "none",
		ram_block3a_26.connectivity_checking = "OFF",
		ram_block3a_26.init_file = "../../sim/script/data.mif",
		ram_block3a_26.init_file_layout = "port_a",
		ram_block3a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_26.mem_init0 = 2048'hC2EEF3812087813960A7A1EBF7365EE1CB19650C02FB457C370C6340E90E095AA1AEEF3F614365CA1579C61DC0AABB0DCCB04C1C05DDB8BCA0A4E8AE80B107CD97DC2F81E827264168B2868B95D282FEF509031C90CA320368CB40A080BA09241CC787A9138AC18D2DAD102380769C80FF57CEE6DE381E556440E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000002000001F000000040000019000017E0001FF0601F78601E887F1C0CDF2133FD0112,
		ram_block3a_26.mem_init1 = 2048'h30388BC3F824A157DFAFAF1F7F3F2C074D90213D85F4960306DA7839AA51C18572DA9C0F85F4F00FBB8AC8831C1CE2514EB3CBCB89D43ED4488CB6F34665941A544ACCE7C34B099A795A7CC81AE3EF48D69F3004BDF5A2A594DE0E3CE25668D8F781A49E7E7B2E707F00BBE13DBA32A8DB629C42490110856C822085593ED159906A9448E2F4E0F620CE708EE4E240D7C6C0F0FC40386E17144EA655D79D9B841290B1482083994083133971D3D09E5CF9696E2749844D3C5C32B391B646EB88669E2B98C0C88F0D0E89ADE91A0C179A4A09635A0144430702D4742172C852AAEDCA06A4DEFC58CAEC47D12DF180A77C98EEC529305C404A332C70207F91B0BC,
		ram_block3a_26.mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000FE00004800031C0C0E5878CC9F8808FC00884B01292110974205A1B26521AF44A32B688898C843029C0DEA6F4E237E06049387153B3,
		ram_block3a_26.mem_init3 = 2048'hDC0000DC00008600014C0001420C0AC27C2813E3271F9221E9323F0283F376F8EC5F01A7C5C4F8047C2C3635130532251C7950CF5747AA7EE3850438D4855C1CC48F86535276500901C4FE36A947A11DE2BA547865B0BDD4A1D752868911AF41F78D23438840622ADF0D48CDB4E15B1CEFCD1826420AAF5C00411C82D02508140146008C01182851D0226264C0C9899341A35B27470687072E072C42232FD0C11662C4C62107D68E2746833090C11F9F3A00008F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200010000000000000000000000000000000000000000000000000000000000,
		ram_block3a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_26.operation_mode = "bidir_dual_port",
		ram_block3a_26.port_a_address_width = 13,
		ram_block3a_26.port_a_data_out_clear = "none",
		ram_block3a_26.port_a_data_out_clock = "clock0",
		ram_block3a_26.port_a_data_width = 1,
		ram_block3a_26.port_a_first_address = 8192,
		ram_block3a_26.port_a_first_bit_number = 10,
		ram_block3a_26.port_a_last_address = 16383,
		ram_block3a_26.port_a_logical_ram_depth = 16384,
		ram_block3a_26.port_a_logical_ram_width = 16,
		ram_block3a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_address_clock = "clock1",
		ram_block3a_26.port_b_address_width = 13,
		ram_block3a_26.port_b_data_in_clock = "clock1",
		ram_block3a_26.port_b_data_out_clear = "none",
		ram_block3a_26.port_b_data_width = 1,
		ram_block3a_26.port_b_first_address = 8192,
		ram_block3a_26.port_b_first_bit_number = 10,
		ram_block3a_26.port_b_last_address = 16383,
		ram_block3a_26.port_b_logical_ram_depth = 16384,
		ram_block3a_26.port_b_logical_ram_width = 16,
		ram_block3a_26.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_read_enable_clock = "clock1",
		ram_block3a_26.port_b_write_enable_clock = "clock1",
		ram_block3a_26.ram_block_type = "M10K",
		ram_block3a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_27portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_27.clk0_core_clock_enable = "ena0",
		ram_block3a_27.clk0_input_clock_enable = "none",
		ram_block3a_27.clk0_output_clock_enable = "none",
		ram_block3a_27.clk1_core_clock_enable = "ena1",
		ram_block3a_27.clk1_input_clock_enable = "none",
		ram_block3a_27.connectivity_checking = "OFF",
		ram_block3a_27.init_file = "../../sim/script/data.mif",
		ram_block3a_27.init_file_layout = "port_a",
		ram_block3a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_27.mem_init0 = 2048'h58110C42F5D838F28F6010946019000364C4203185C09AC8B884A8B0D871180551B170110EA15AF4401C07C3A80030052100F3D10EA140CB2D0FB390784E5510482640228E081820104100C4080E28851148B4C35C1300700C01AD3311044642C1382A16A520104D26A64670EA45129282150342A490210E0A3800C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000800001700003F0201EC000FE0C,
		ram_block3a_27.mem_init1 = 2048'hDAD01410B4A32A447088F111C22210F56036606846520C661384E15084250ACC010846400842224142151A4010A85603004255194210A84212804245940210ACC210804275994212ACC81097A6708CBD320427EB98291D54CE2942B635CC06832B605C00CA9305A405084EF0D791EFE7F5D453A1A606E542408D8A0501090409040A0403021A021A02220222060B862804200602AB051180AA81516028224453A669433480B4415A746C202E10561073082A08300E0D94958491001A0706064C8A4AC64C041942D8C258401D63D90A4F83DD1B8A0F040D450D0C010780122DD07210004069A03B8430CC265600A9A1215648111F880F99D5CC123E46044540C9,
		ram_block3a_27.mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00001A000330007F0007F0784F0D0DE0F08A1F21C7C821E1083C410F1047C0A3A220C958643422762224046D400808,
		ram_block3a_27.mem_init3 = 2048'h2000002000007800003000003C00013C0017E000D8000DC010CC001D4000880011000E40021801D8005148404C704C4040088021200A41C00010080002282840008000088C81AFD63636209112F84FE2100002034FCB8E243230897F66344CAC293090A600149C5240090F040D3C982080329F40D70348CB8F22A00C001A0060008003000600542028C191832306460C8E1C8C18983918381038103D1C100F06238109F84CBFE0801F887C0F0F3E00000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_27.operation_mode = "bidir_dual_port",
		ram_block3a_27.port_a_address_width = 13,
		ram_block3a_27.port_a_data_out_clear = "none",
		ram_block3a_27.port_a_data_out_clock = "clock0",
		ram_block3a_27.port_a_data_width = 1,
		ram_block3a_27.port_a_first_address = 8192,
		ram_block3a_27.port_a_first_bit_number = 11,
		ram_block3a_27.port_a_last_address = 16383,
		ram_block3a_27.port_a_logical_ram_depth = 16384,
		ram_block3a_27.port_a_logical_ram_width = 16,
		ram_block3a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_address_clock = "clock1",
		ram_block3a_27.port_b_address_width = 13,
		ram_block3a_27.port_b_data_in_clock = "clock1",
		ram_block3a_27.port_b_data_out_clear = "none",
		ram_block3a_27.port_b_data_width = 1,
		ram_block3a_27.port_b_first_address = 8192,
		ram_block3a_27.port_b_first_bit_number = 11,
		ram_block3a_27.port_b_last_address = 16383,
		ram_block3a_27.port_b_logical_ram_depth = 16384,
		ram_block3a_27.port_b_logical_ram_width = 16,
		ram_block3a_27.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_read_enable_clock = "clock1",
		ram_block3a_27.port_b_write_enable_clock = "clock1",
		ram_block3a_27.ram_block_type = "M10K",
		ram_block3a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_28portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_28.clk0_core_clock_enable = "ena0",
		ram_block3a_28.clk0_input_clock_enable = "none",
		ram_block3a_28.clk0_output_clock_enable = "none",
		ram_block3a_28.clk1_core_clock_enable = "ena1",
		ram_block3a_28.clk1_input_clock_enable = "none",
		ram_block3a_28.connectivity_checking = "OFF",
		ram_block3a_28.init_file = "../../sim/script/data.mif",
		ram_block3a_28.init_file_layout = "port_a",
		ram_block3a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_28.mem_init0 = 2048'h2604008000004501000020290604004000080A0000080011010140000102028020020604004000082A018008105483004A300022001A2020920008200281006C10110080300000804004020220100320C015020020080880602240808C0280341A00D0E842C3A31250580087008A60294C0071800A6050C004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000,
		ram_block3a_28.mem_init1 = 2048'h206168E241C0C181830306060C0C98083148C2918183138C2C181C2178C2E103C617083E30B841B085C2058C2E10A860F18582068C2E10BC617185820B8C2E103C61718582068C2C10346160C18303060D18583060C2C18303168C0818307168C0838357142CB85B7076A00D004A00100821204240C1008481020108820402120211021804000400041004100010001200120019000880064002200190809800480024003200180009800CC0060006000301030901300120010485848098809200900092C2C20002008202C2000600800002004500490008004140606165900E04032DB6935D806B821B5C8B7D12428088140A000300062000CC001981023020,
		ram_block3a_28.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000300002000074001E0007C000F0003E000F80074041D030A4184A1C081C5A381038B470,
		ram_block3a_28.mem_init3 = 2048'h00000000000000000000000000000000000000000000020000300002000160002C00010000C00024002C002D000D002D004100900160020802C00120048045005A0024005004100940008026000000000680588090042012808202800808214144050C10B28A828C115060611101048232C1C0AA005011006001000000000000000000000000080010006000C0018003000300070006000600060002000F8001C000F0003300037800078000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_28.operation_mode = "bidir_dual_port",
		ram_block3a_28.port_a_address_width = 13,
		ram_block3a_28.port_a_data_out_clear = "none",
		ram_block3a_28.port_a_data_out_clock = "clock0",
		ram_block3a_28.port_a_data_width = 1,
		ram_block3a_28.port_a_first_address = 8192,
		ram_block3a_28.port_a_first_bit_number = 12,
		ram_block3a_28.port_a_last_address = 16383,
		ram_block3a_28.port_a_logical_ram_depth = 16384,
		ram_block3a_28.port_a_logical_ram_width = 16,
		ram_block3a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_address_clock = "clock1",
		ram_block3a_28.port_b_address_width = 13,
		ram_block3a_28.port_b_data_in_clock = "clock1",
		ram_block3a_28.port_b_data_out_clear = "none",
		ram_block3a_28.port_b_data_width = 1,
		ram_block3a_28.port_b_first_address = 8192,
		ram_block3a_28.port_b_first_bit_number = 12,
		ram_block3a_28.port_b_last_address = 16383,
		ram_block3a_28.port_b_logical_ram_depth = 16384,
		ram_block3a_28.port_b_logical_ram_width = 16,
		ram_block3a_28.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_read_enable_clock = "clock1",
		ram_block3a_28.port_b_write_enable_clock = "clock1",
		ram_block3a_28.ram_block_type = "M10K",
		ram_block3a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_29portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_29.clk0_core_clock_enable = "ena0",
		ram_block3a_29.clk0_input_clock_enable = "none",
		ram_block3a_29.clk0_output_clock_enable = "none",
		ram_block3a_29.clk1_core_clock_enable = "ena1",
		ram_block3a_29.clk1_input_clock_enable = "none",
		ram_block3a_29.connectivity_checking = "OFF",
		ram_block3a_29.init_file = "../../sim/script/data.mif",
		ram_block3a_29.init_file_layout = "port_a",
		ram_block3a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_29.mem_init0 = 2048'h000300006000080001800010000300006000040000C0000800008000180001000030000300006000040000C00008000180001800018000180001800018000180000C0000C00006000030000180000C000060000180000600001800006000018000060000180000610C01C0600E0400C0801C00038400200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_29.mem_init1 = 2048'hD8009001B0032006400C8019003200640090012006400C001200600080010004000800000040000002000800100040010002400900100040008002400400100040008002400900120048009002600C801200240098012004C0090036004C0090036004800B0006000D001A0034006800D0009001200240024004800500090009000A00020012001200020002000200000000000000000000000000000000000000000000000001000000000000400040002000200000001000100010000000080008000800080008000800080008000800080008000400040004000000000000000000004820180000402010000001004060100C000180403000060000C00018,
		ram_block3a_29.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000200058003400360024006C004800,
		ram_block3a_29.mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000004000000000000008000000000000008002000400100040010000000000400180040010004001000C00200080060010004002000C0024009004801800400200080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_29.operation_mode = "bidir_dual_port",
		ram_block3a_29.port_a_address_width = 13,
		ram_block3a_29.port_a_data_out_clear = "none",
		ram_block3a_29.port_a_data_out_clock = "clock0",
		ram_block3a_29.port_a_data_width = 1,
		ram_block3a_29.port_a_first_address = 8192,
		ram_block3a_29.port_a_first_bit_number = 13,
		ram_block3a_29.port_a_last_address = 16383,
		ram_block3a_29.port_a_logical_ram_depth = 16384,
		ram_block3a_29.port_a_logical_ram_width = 16,
		ram_block3a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_address_clock = "clock1",
		ram_block3a_29.port_b_address_width = 13,
		ram_block3a_29.port_b_data_in_clock = "clock1",
		ram_block3a_29.port_b_data_out_clear = "none",
		ram_block3a_29.port_b_data_width = 1,
		ram_block3a_29.port_b_first_address = 8192,
		ram_block3a_29.port_b_first_bit_number = 13,
		ram_block3a_29.port_b_last_address = 16383,
		ram_block3a_29.port_b_logical_ram_depth = 16384,
		ram_block3a_29.port_b_logical_ram_width = 16,
		ram_block3a_29.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_read_enable_clock = "clock1",
		ram_block3a_29.port_b_write_enable_clock = "clock1",
		ram_block3a_29.ram_block_type = "M10K",
		ram_block3a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_30portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_30.clk0_core_clock_enable = "ena0",
		ram_block3a_30.clk0_input_clock_enable = "none",
		ram_block3a_30.clk0_output_clock_enable = "none",
		ram_block3a_30.clk1_core_clock_enable = "ena1",
		ram_block3a_30.clk1_input_clock_enable = "none",
		ram_block3a_30.connectivity_checking = "OFF",
		ram_block3a_30.init_file = "../../sim/script/data.mif",
		ram_block3a_30.init_file_layout = "port_a",
		ram_block3a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_30.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_30.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_30.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_30.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_30.operation_mode = "bidir_dual_port",
		ram_block3a_30.port_a_address_width = 13,
		ram_block3a_30.port_a_data_out_clear = "none",
		ram_block3a_30.port_a_data_out_clock = "clock0",
		ram_block3a_30.port_a_data_width = 1,
		ram_block3a_30.port_a_first_address = 8192,
		ram_block3a_30.port_a_first_bit_number = 14,
		ram_block3a_30.port_a_last_address = 16383,
		ram_block3a_30.port_a_logical_ram_depth = 16384,
		ram_block3a_30.port_a_logical_ram_width = 16,
		ram_block3a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_address_clock = "clock1",
		ram_block3a_30.port_b_address_width = 13,
		ram_block3a_30.port_b_data_in_clock = "clock1",
		ram_block3a_30.port_b_data_out_clear = "none",
		ram_block3a_30.port_b_data_width = 1,
		ram_block3a_30.port_b_first_address = 8192,
		ram_block3a_30.port_b_first_bit_number = 14,
		ram_block3a_30.port_b_last_address = 16383,
		ram_block3a_30.port_b_logical_ram_depth = 16384,
		ram_block3a_30.port_b_logical_ram_width = 16,
		ram_block3a_30.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_read_enable_clock = "clock1",
		ram_block3a_30.port_b_write_enable_clock = "clock1",
		ram_block3a_30.ram_block_type = "M10K",
		ram_block3a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_31portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_31.clk0_core_clock_enable = "ena0",
		ram_block3a_31.clk0_input_clock_enable = "none",
		ram_block3a_31.clk0_output_clock_enable = "none",
		ram_block3a_31.clk1_core_clock_enable = "ena1",
		ram_block3a_31.clk1_input_clock_enable = "none",
		ram_block3a_31.connectivity_checking = "OFF",
		ram_block3a_31.init_file = "../../sim/script/data.mif",
		ram_block3a_31.init_file_layout = "port_a",
		ram_block3a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_31.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_31.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_31.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_31.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_31.operation_mode = "bidir_dual_port",
		ram_block3a_31.port_a_address_width = 13,
		ram_block3a_31.port_a_data_out_clear = "none",
		ram_block3a_31.port_a_data_out_clock = "clock0",
		ram_block3a_31.port_a_data_width = 1,
		ram_block3a_31.port_a_first_address = 8192,
		ram_block3a_31.port_a_first_bit_number = 15,
		ram_block3a_31.port_a_last_address = 16383,
		ram_block3a_31.port_a_logical_ram_depth = 16384,
		ram_block3a_31.port_a_logical_ram_width = 16,
		ram_block3a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_address_clock = "clock1",
		ram_block3a_31.port_b_address_width = 13,
		ram_block3a_31.port_b_data_in_clock = "clock1",
		ram_block3a_31.port_b_data_out_clear = "none",
		ram_block3a_31.port_b_data_width = 1,
		ram_block3a_31.port_b_first_address = 8192,
		ram_block3a_31.port_b_first_bit_number = 15,
		ram_block3a_31.port_b_last_address = 16383,
		ram_block3a_31.port_b_logical_ram_depth = 16384,
		ram_block3a_31.port_b_logical_ram_width = 16,
		ram_block3a_31.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_read_enable_clock = "clock1",
		ram_block3a_31.port_b_write_enable_clock = "clock1",
		ram_block3a_31.ram_block_type = "M10K",
		ram_block3a_31.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[13],
		address_a_wire = address_a,
		address_b_sel = address_b[13],
		address_b_wire = address_b,
		data_a = {16{1'b1}},
		q_a = wire_mux6_result,
		q_b = wire_mux7_result,
		w_addr_val_b4w = address_b_wire[13],
		w_addr_val_b8w = wren_decode_addr_sel_b,
		wren_a = 1'b0,
		wren_decode_addr_sel_a = address_a_wire[13],
		wren_decode_addr_sel_b = address_b_wire[13];
endmodule //rom_data_altsyncram1

//synthesis_resources = lut 16 M10K 32 reg 3 sld_mod_ram_rom 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  rom_data_altsyncram
	( 
	address_a,
	clock0,
	q_a) /* synthesis synthesis_clearbox=1 */;
	input   [13:0]  address_a;
	input   clock0;
	output   [15:0]  q_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [15:0]   wire_altsyncram1_q_a;
	wire  [15:0]   wire_altsyncram1_q_b;
	wire  [13:0]   wire_mgl_prim2_address;
	wire  [15:0]   wire_mgl_prim2_data_write;
	wire  wire_mgl_prim2_enable_write;
	wire  wire_mgl_prim2_tck_usr;

	rom_data_altsyncram1   altsyncram1
	( 
	.address_a(address_a),
	.address_b(wire_mgl_prim2_address),
	.clock0(clock0),
	.clock1(wire_mgl_prim2_tck_usr),
	.data_b(wire_mgl_prim2_data_write),
	.q_a(wire_altsyncram1_q_a),
	.q_b(wire_altsyncram1_q_b),
	.wren_b(wire_mgl_prim2_enable_write));
	sld_mod_ram_rom   mgl_prim2
	( 
	.address(wire_mgl_prim2_address),
	.data_read(wire_altsyncram1_q_b),
	.data_write(wire_mgl_prim2_data_write),
	.enable_write(wire_mgl_prim2_enable_write),
	.tck_usr(wire_mgl_prim2_tck_usr));
	defparam
		mgl_prim2.cvalue = 16'b0000000000000000,
		mgl_prim2.is_data_in_ram = 1,
		mgl_prim2.is_readable = 1,
		mgl_prim2.node_name = 1145132097,
		mgl_prim2.numwords = 16384,
		mgl_prim2.shift_count_bits = 5,
		mgl_prim2.width_word = 16,
		mgl_prim2.widthad = 14;
	assign
		q_a = wire_altsyncram1_q_a;
endmodule //rom_data_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module rom_data (
	address,
	clock,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[13:0]  address;
	input	  clock;
	output	[15:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [15:0] sub_wire0;
	wire [15:0] q = sub_wire0[15:0];

	rom_data_altsyncram	rom_data_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "1"
// Retrieval info: PRIVATE: JTAG_ID STRING "DATA"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "../../sim/script/data.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "16384"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "14"
// Retrieval info: PRIVATE: WidthData NUMERIC "16"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "../../sim/script/data.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16384"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "14"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 14 0 INPUT NODEFVAL "address[13..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
// Retrieval info: CONNECT: @address_a 0 0 14 0 address 0 0 14 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: q 0 0 16 0 @q_a 0 0 16 0
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_data.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_data.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_data.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_data.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_data_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_data_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
