module tb_majority;
    reg a, b, c;
    wire y;

    majority dut(a, b, c, y);

    initial begin
        $dumpfile("majority.vcd");
        $dumpvars(0, tb_majority);
        {a,b,c} = 3'b000; #10;
        {a,b,c} = 3'b001; #10;
        {a,b,c} = 3'b010; #10;
        {a,b,c} = 3'b011; #10;
        {a,b,c} = 3'b100; #10;
        {a,b,c} = 3'b101; #10;
        {a,b,c} = 3'b110; #10;
        {a,b,c} = 3'b111; #10;
        $finish;
    end
endmodule
