ISim log file
Running: Z:\groups\8\final_project\dynamics_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Z:/groups/8/final_project/dynamics_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance dut/length_of_time/, width 14 of formal port d is not equal to width 1 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Duration: 000000, new_sample_ready : 0, generate_next_sample: 0, final_sample: 0000000000000000, expected: 0000000000000000
Duration: 000011, new_sample_ready : 0, generate_next_sample: 0, final_sample expected? 0
Duration: 000011, new_sample_ready : 0, generate_next_sample: 1, final_sample expected? 0
Duration: 000011, new_sample_ready : 0, generate_next_sample: 1, final_sample expected? 0
Duration: 000011, new_sample_ready : 0, generate_next_sample: 1, final_sample expected? 0
Duration: 000011, new_sample_ready : 0, generate_next_sample: 1, final_sample expected? 0
Duration: 000011, new_sample_ready : 0, generate_next_sample: 1, final_sample expected? 0
