<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xczu3_0" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_line_val"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_rstb"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_enb"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_spi_clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_spi_cs"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_miso_0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/rst_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_dinb[31]"/>
        <net name="design_1_i/spi_master_0_dinb[30]"/>
        <net name="design_1_i/spi_master_0_dinb[29]"/>
        <net name="design_1_i/spi_master_0_dinb[28]"/>
        <net name="design_1_i/spi_master_0_dinb[27]"/>
        <net name="design_1_i/spi_master_0_dinb[26]"/>
        <net name="design_1_i/spi_master_0_dinb[25]"/>
        <net name="design_1_i/spi_master_0_dinb[24]"/>
        <net name="design_1_i/spi_master_0_dinb[23]"/>
        <net name="design_1_i/spi_master_0_dinb[22]"/>
        <net name="design_1_i/spi_master_0_dinb[21]"/>
        <net name="design_1_i/spi_master_0_dinb[20]"/>
        <net name="design_1_i/spi_master_0_dinb[19]"/>
        <net name="design_1_i/spi_master_0_dinb[18]"/>
        <net name="design_1_i/spi_master_0_dinb[17]"/>
        <net name="design_1_i/spi_master_0_dinb[16]"/>
        <net name="design_1_i/spi_master_0_dinb[15]"/>
        <net name="design_1_i/spi_master_0_dinb[14]"/>
        <net name="design_1_i/spi_master_0_dinb[13]"/>
        <net name="design_1_i/spi_master_0_dinb[12]"/>
        <net name="design_1_i/spi_master_0_dinb[11]"/>
        <net name="design_1_i/spi_master_0_dinb[10]"/>
        <net name="design_1_i/spi_master_0_dinb[9]"/>
        <net name="design_1_i/spi_master_0_dinb[8]"/>
        <net name="design_1_i/spi_master_0_dinb[7]"/>
        <net name="design_1_i/spi_master_0_dinb[6]"/>
        <net name="design_1_i/spi_master_0_dinb[5]"/>
        <net name="design_1_i/spi_master_0_dinb[4]"/>
        <net name="design_1_i/spi_master_0_dinb[3]"/>
        <net name="design_1_i/spi_master_0_dinb[2]"/>
        <net name="design_1_i/spi_master_0_dinb[1]"/>
        <net name="design_1_i/spi_master_0_dinb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_shift_reg[0]"/>
        <net name="design_1_i/spi_master_0_shift_reg[1]"/>
        <net name="design_1_i/spi_master_0_shift_reg[2]"/>
        <net name="design_1_i/spi_master_0_shift_reg[3]"/>
        <net name="design_1_i/spi_master_0_shift_reg[4]"/>
        <net name="design_1_i/spi_master_0_shift_reg[5]"/>
        <net name="design_1_i/spi_master_0_shift_reg[6]"/>
        <net name="design_1_i/spi_master_0_shift_reg[7]"/>
        <net name="design_1_i/spi_master_0_shift_reg[8]"/>
        <net name="design_1_i/spi_master_0_shift_reg[9]"/>
        <net name="design_1_i/spi_master_0_shift_reg[10]"/>
        <net name="design_1_i/spi_master_0_shift_reg[11]"/>
        <net name="design_1_i/spi_master_0_shift_reg[12]"/>
        <net name="design_1_i/spi_master_0_shift_reg[13]"/>
        <net name="design_1_i/spi_master_0_shift_reg[14]"/>
        <net name="design_1_i/spi_master_0_shift_reg[15]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_web[3]"/>
        <net name="design_1_i/spi_master_0_web[2]"/>
        <net name="design_1_i/spi_master_0_web[1]"/>
        <net name="design_1_i/spi_master_0_web[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_current_state_wire[3]"/>
        <net name="design_1_i/spi_master_0_current_state_wire[2]"/>
        <net name="design_1_i/spi_master_0_current_state_wire[1]"/>
        <net name="design_1_i/spi_master_0_current_state_wire[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_line_out[7]"/>
        <net name="design_1_i/spi_master_0_line_out[6]"/>
        <net name="design_1_i/spi_master_0_line_out[5]"/>
        <net name="design_1_i/spi_master_0_line_out[4]"/>
        <net name="design_1_i/spi_master_0_line_out[3]"/>
        <net name="design_1_i/spi_master_0_line_out[2]"/>
        <net name="design_1_i/spi_master_0_line_out[1]"/>
        <net name="design_1_i/spi_master_0_line_out[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
