

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_WRITE'
================================================================
* Date:           Thu May  9 22:04:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D7
* Solution:       comb_16 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_WRITE  |        9|        9|         2|          1|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i57 @_ssdm_op_Read.ap_auto.i57, i57 %zext_ln13"   --->   Operation 6 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln87_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln87"   --->   Operation 7 'read' 'zext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln86_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln86"   --->   Operation 8 'read' 'zext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln85_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln85"   --->   Operation 9 'read' 'zext_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln84_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln84"   --->   Operation 10 'read' 'zext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln83_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln83"   --->   Operation 11 'read' 'zext_ln83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out1_w_2_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %out1_w_2"   --->   Operation 12 'read' 'out1_w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln81_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln81"   --->   Operation 13 'read' 'zext_ln81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln80_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln80"   --->   Operation 14 'read' 'zext_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln91_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln91"   --->   Operation 15 'read' 'sext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i57 %zext_ln13_read"   --->   Operation 16 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln87_cast = zext i58 %zext_ln87_read"   --->   Operation 17 'zext' 'zext_ln87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln86_cast = zext i58 %zext_ln86_read"   --->   Operation 18 'zext' 'zext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln85_cast = zext i58 %zext_ln85_read"   --->   Operation 19 'zext' 'zext_ln85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln84_cast = zext i58 %zext_ln84_read"   --->   Operation 20 'zext' 'zext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln83_cast = zext i58 %zext_ln83_read"   --->   Operation 21 'zext' 'zext_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln81_cast = zext i58 %zext_ln81_read"   --->   Operation 22 'zext' 'zext_ln81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln80_cast = zext i58 %zext_ln80_read"   --->   Operation 23 'zext' 'zext_ln80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln91_cast = sext i61 %sext_ln91_read"   --->   Operation 24 'sext' 'sext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc397"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [d7.cpp:91]   --->   Operation 28 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln91_cast" [d7.cpp:91]   --->   Operation 30 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln91 = icmp_eq  i4 %i_3, i4 9" [d7.cpp:91]   --->   Operation 32 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln91 = add i4 %i_3, i4 1" [d7.cpp:91]   --->   Operation 33 'add' 'add_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc397.split, void %for.end399.exitStub" [d7.cpp:91]   --->   Operation 34 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%tmp_s = mux i59 @_ssdm_op_Mux.ap_auto.9i59.i4, i59 %zext_ln80_cast, i59 %zext_ln81_cast, i59 %out1_w_2_read, i59 %zext_ln83_cast, i59 %zext_ln84_cast, i59 %zext_ln85_cast, i59 %zext_ln86_cast, i59 %zext_ln87_cast, i59 %zext_ln13_cast, i4 %i_3" [d7.cpp:93]   --->   Operation 35 'mux' 'tmp_s' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln91 = store i4 %add_ln91, i4 %i" [d7.cpp:91]   --->   Operation 36 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d7.cpp:91]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [d7.cpp:91]   --->   Operation 38 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i59 %tmp_s" [d7.cpp:93]   --->   Operation 39 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (7.30ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %mem_addr, i64 %zext_ln93, i8 255" [d7.cpp:93]   --->   Operation 40 'write' 'write_ln93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc397" [d7.cpp:91]   --->   Operation 41 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0.000 ns)
	'load' operation ('i', d7.cpp:91) on local variable 'i' [36]  (0.000 ns)
	'add' operation ('add_ln91', d7.cpp:91) [41]  (0.797 ns)
	'store' operation ('store_ln91', d7.cpp:91) of variable 'add_ln91', d7.cpp:91 on local variable 'i' [49]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln93', d7.cpp:93) on port 'mem' (d7.cpp:93) [48]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
