I 000044 55 1480          1739472792933 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472792934 2025.02.13 11:53:12)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 1f4d4b194a481f0a40185b454f191c1a491c1b1919)
	(_ent
		(_time 1739472792926)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(10)(3)(4)(5)(6)(7)(8))(_sens(9)(2)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000046 55 811           1739472792956 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472792957 2025.02.13 11:53:12)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 3e6c3f3a6e686e286c3f2b656b386d393b393a386d)
	(_ent
		(_time 1739472792954)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 10075         1739472792966 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472792967 2025.02.13 11:53:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 3e6c383b6a69692b3b3a2a643b383f383d3b683d3a)
	(_ent
		(_time 1739472792964)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_implicit)
			(_gen
				((n)((i 18)))
			)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472792973 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472792974 2025.02.13 11:53:12)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 4d1f4b4e1c1a4a5a481854161c4b1e4b444b4e4b4c)
	(_ent
		(_time 1739472792971)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000054 55 1524          1739472792979 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472792980 2025.02.13 11:53:12)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4d1f4b4e1c1b11581a1c58171d4e4c481b4b184b19)
	(_ent
		(_time 1739472792977)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000047 55 1487          1739472792985 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792986 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f1c1a1e5b471c5e16184a4f4b1b481b4a4d)
	(_ent
		(_time 1739472792983)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1487          1739472792991 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792992 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f1c1a1e5b471c5e16184a4f4b1b481b4a4d)
	(_ent
		(_time 1739472792989)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472792997 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792998 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 5d0e0d5e0c0a0e4b570c4e06085a5f5b0b580b5a5d)
	(_ent
		(_time 1739472792995)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472793003 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472793004 2025.02.13 11:53:12)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 5d0e0c5f0c0a5d4b5d0849075a5a5f580b5b085a5e)
	(_ent
		(_time 1739472793001)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 9970          1739472793009 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472793010 2025.02.13 11:53:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 5d0f5b5e080a0a4858594907585b5c5b5e580b5e59)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472950638 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472950639 2025.02.13 11:55:50)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 262471232571213123733f7d772075202f20252027)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472950644 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950645 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472950650 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950651 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472950656 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472950657 2025.02.13 11:55:50)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 35363531356235233560216f323237306333603236)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472950662 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950663 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739472950668 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472950669 2025.02.13 11:55:50)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 45471246451319501214501f154644401343104311)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739472950674 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472950675 2025.02.13 11:55:50)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 45471546451315531744501e104316424042414316)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739472950680 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472950681 2025.02.13 11:55:50)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 45474046431245501a42011f154346401346414343)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739472950686 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472950687 2025.02.13 11:55:50)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 45471247411212504041511f404344434640134641)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472951389 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472951390 2025.02.13 11:55:51)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 141646121543130311410d4f451247121d12171215)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472951395 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951396 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472951401 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951402 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472951407 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472951408 2025.02.13 11:55:51)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 232026262574233523763779242421267525762420)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472951413 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951414 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739472951419 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472951420 2025.02.13 11:55:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3331613735656f2664622669633032366535663567)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739472951425 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472951426 2025.02.13 11:55:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 333166373565632561322668663560343634373560)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739472951431 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472951432 2025.02.13 11:55:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 33313337336433266c347769633530366530373535)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739472951437 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472951438 2025.02.13 11:55:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 333161363164642636372769363532353036653037)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1239          1739483443618 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739483443619 2025.02.13 14:50:43)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 5e5c0b5c0e095e485e0a4a0459595c5b08580b595d)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739483444575 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739483444576 2025.02.13 14:50:44)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 17161711154017011743034d101015124111421014)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1253          1739483447156 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739483447157 2025.02.13 14:50:47)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 2929292c257e2e3e2c7c3072782f7a2f202f2a2f28)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1377          1739483783863 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 16))
	(_version vf5)
	(_time 1739483783864 2025.02.13 14:56:23)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code 78777b79262f796f7e7969222d7e2e7f7a7d2e7e79)
	(_ent
		(_time 1739483783861)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 17(_arch(_uni))))
		(_sig(_int qn 2 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(4)(2)))))
			(secuencial(_arch 1 0 30(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__38(_arch 2 0 38(_assignment(_trgt(3))(_sens(4(_range 5)))(_read(4(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1377          1739483784497 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 16))
	(_version vf5)
	(_time 1739483784498 2025.02.13 14:56:24)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code e9e6e8bab6bee8feefe8f8b3bcefbfeeebecbfefe8)
	(_ent
		(_time 1739483783860)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 17(_arch(_uni))))
		(_sig(_int qn 2 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(4)(2)))))
			(secuencial(_arch 1 0 30(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__38(_arch 2 0 38(_assignment(_trgt(3))(_sens(4(_range 5)))(_read(4(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483990919 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483990920 2025.02.13 14:59:50)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code 3f6b353a3f683e28396c2e656a3969383d3a69393e)
	(_ent
		(_time 1739483990917)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483991859 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483991860 2025.02.13 14:59:51)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code e8bcb8bbb6bfe9ffeebbf9b2bdeebeefeaedbeeee9)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483992835 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483992836 2025.02.13 14:59:52)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code c194c2949696c0d6c792d09b94c797c6c3c497c7c0)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
V 000047 55 1330          1739484085809 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739484085810 2025.02.13 15:01:25)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code eaeebbb9edbdebfdecbafbb0bfecbcede8efbceceb)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 2)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 4 -1)
)
V 000051 55 1253          1739484991870 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739484991871 2025.02.13 15:16:31)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 38683a3c356f3f2f3d6d2163693e6b3e313e3b3e39)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739484991876 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991877 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 38696c3d356f6b2e32692b636d3f3a3e6e3d6e3f38)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739484991882 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991883 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 48191c4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739484991888 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739484991889 2025.02.13 15:16:31)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 48191d4b451f485e481c5c124f4f4a4d1e4e1d4f4b)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739484991894 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991895 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 48191c4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739484991900 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739484991901 2025.02.13 15:16:31)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 5707555555010b420006420d075456520151025103)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739484991906 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739484991907 2025.02.13 15:16:31)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 57075255550107410556420c025104505250535104)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739484991912 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739484991913 2025.02.13 15:16:31)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 57070755530057420850130d075154520154535151)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739484991918 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739484991919 2025.02.13 15:16:31)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 57075554510000425253430d525156515452015453)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000047 55 1430          1739485553000 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485553001 2025.02.13 15:25:52)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 1d13481a1f4a1c0a1a190c47481b4b1a1f184b1b1e)
	(_ent
		(_time 1739485458519)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Qs 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1430          1739485553986 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485553987 2025.02.13 15:25:53)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 050a0503565204120201145f500353020700530306)
	(_ent
		(_time 1739485458519)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Qs 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485562108 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485562109 2025.02.13 15:26:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code b2e6b3e6e6e5b3a5b5b6a3e8e7b4e4b5b0b7e4b4b1)
	(_ent
		(_time 1739485562106)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485562630 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485562631 2025.02.13 15:26:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c692c1939691c7d1c1c2d79c93c090c1c4c390c0c5)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485563401 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485563402 2025.02.13 15:26:03)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c397c7969694c2d4c4c7d29996c595c4c1c695c5c0)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485570422 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485570423 2025.02.13 15:26:10)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 2b792b2f2f7c2a3c2c2f3a717e2d7d2c292e7d2d28)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485570838 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485570839 2025.02.13 15:26:10)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code d183d6838686d0c6d6d5c08b84d787d6d3d487d7d2)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485571155 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485571156 2025.02.13 15:26:11)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 095b0c0f565e081e0e0d18535c0f5f0e0b0c5f0f0a)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485579036 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485579037 2025.02.13 15:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code dc8cdb8ed98bddcbdbd8cd8689da8adbded98adadf)
	(_ent
		(_time 1739485579034)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485579527 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485579528 2025.02.13 15:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c090c5959697c1d7c7c4d19a95c696c7c2c596c6c3)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485580044 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485580045 2025.02.13 15:26:20)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c494cf919693c5d3c3c0d59e91c292c3c6c192c2c7)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000044 55 1182          1739661929676 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661929677 2025.02.15 16:25:29)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 91c4909f93c69184c291d5cbc197929797969297c5)
	(_ent
		(_time 1739661929670)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661930420 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661930421 2025.02.15 16:25:30)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 7f2a287f2a287f6a2c7f3b252f797c7979787c792b)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661931265 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661931266 2025.02.15 16:25:31)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code cb9e999f9a9ccbde98cb8f919bcdc8cdcdccc8cd9f)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661932114 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661932115 2025.02.15 16:25:32)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 17451011134017024417534d471114111110141143)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1182          1739661959125 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739661959126 2025.02.15 16:25:59)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 9e9bc990c8c99e8bcd9edac4ce989d9898999d98ca)
	(_ent
		(_time 1739661929669)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_port(_int OPC 0 0 9(_ent(_out))))
		(_port(_int EOP -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 18(_arch(_uni))))
		(_sig(_int qn 1 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 78(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1429          1739661979282 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739661979283 2025.02.15 16:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 5b5551585f0c5a4c5c5f4a010e5d0d5c595e0d5d58)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739661980006 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739661980007 2025.02.15 16:26:20)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 2927792d767e283e2e2d38737c2f7f2e2b2c7f2f2a)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1487          1739661989611 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661989612 2025.02.15 16:26:29)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code b3e6b0e7b5e4e0a5b9e2a0e8e6b4b1b5e5b6e5b4b3)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000047 55 1487          1739661990277 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661990278 2025.02.15 16:26:30)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 431645414514105549125018164441451546154443)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000047 55 1487          1739661990923 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661990924 2025.02.15 16:26:30)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code d386d781d58480c5d982c08886d4d1d585d685d4d3)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
V 000047 55 1487          1739661991474 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661991475 2025.02.15 16:26:31)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code f6a3fca6f5a1a5e0fca7e5ada3f1f4f0a0f3a0f1f6)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739661994712 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661994713 2025.02.15 16:26:34)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 98cc9f9795cfcb8e92c98bc3cd9f9a9ece9dce9f98)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
V 000047 55 1485          1739661995381 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739661995382 2025.02.15 16:26:35)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 386c323d356f6b2e32692b636d3f3a3e6e3d6e3f38)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739662243365 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739662243366 2025.02.15 16:30:43)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code e9e7eabbe5bee9ffe9e6fdb3eeeeebecbfefbceeea)
	(_ent
		(_time 1739662243363)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 12(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739662243720 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739662243721 2025.02.15 16:30:43)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 505e515255075046505f440a575752550656055753)
	(_ent
		(_time 1739662243362)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 12(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1308          1739662721792 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 0 22))
	(_version vf5)
	(_time 1739662721793 2025.02.15 16:38:41)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code bfedbfeaece8b8a8baeca6e4eeb9ecb9b6b9bcb9be)
	(_ent
		(_time 1739662721790)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 0 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1308          1739662722522 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 0 22))
	(_version vf5)
	(_time 1739662722523 2025.02.15 16:38:42)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 9dcec993ccca9a8a98ce84c6cc9bce9b949b9e9b9c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 0 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1308          1739662723033 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 0 22))
	(_version vf5)
	(_time 1739662723034 2025.02.15 16:38:43)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code a1f2f7f7a5f6a6b6a4f2b8faf0a7f2a7a8a7a2a7a0)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 0 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1340          1739662745778 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739662745779 2025.02.15 16:39:05)
	(_source(\../src/multiplicador_n.vhd\(\../src/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 7f7a797f2c2878687a2c66242e792c7976797c797e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739662873088 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 17))
	(_version vf5)
	(_time 1739662873089 2025.02.15 16:41:13)
	(_source(\../src/sumador_n.vhd\))
	(_parameters tan)
	(_code bfbaefeaece8bfa9bfe8abe5b8b8bdbae9b9eab8bc)
	(_ent
		(_time 1739662873086)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739662873659 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 17))
	(_version vf5)
	(_time 1739662873660 2025.02.15 16:41:13)
	(_source(\../src/sumador_n.vhd\))
	(_parameters tan)
	(_code 020757050555021402551658050500075404570501)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1258          1739663351500 simple
(_unit VHDL(registro_ac 0 6(simple 0 27))
	(_version vf5)
	(_time 1739663351501 2025.02.15 16:49:11)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code 95959e9a95c2c6839f9a86cec0929793c390c39394)
	(_ent
		(_time 1739663351498)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 29(_arch(_uni))))
		(_sig(_int qp 2 0 29(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 33(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1258          1739663352183 simple
(_unit VHDL(registro_ac 0 6(simple 0 27))
	(_version vf5)
	(_time 1739663352184 2025.02.15 16:49:12)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code 35356430356266233f3a266e603237336330633334)
	(_ent
		(_time 1739663351497)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 29(_arch(_uni))))
		(_sig(_int qp 2 0 29(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 33(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1258          1739663438043 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663438044 2025.02.15 16:50:38)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code 99cdc99695ceca8f939d8ac2cc9e9b9fcf9ccf9f98)
	(_ent
		(_time 1739663351497)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1258          1739663438563 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663438564 2025.02.15 16:50:38)
	(_source(\../src/registro_ac.vhd\))
	(_parameters tan)
	(_code acf8fafbfafbffbaa6a8bff7f9abaeaafaa9faaaad)
	(_ent
		(_time 1739663351497)
	)
	(_object
		(_gen(_int n -1 0 10 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 17(_ent(_in)(_event))))
		(_port(_int OP -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663566485 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663566486 2025.02.15 16:52:46)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code 5e0a5d5d0e090d48550a4d050b595c58085b08595c)
	(_ent
		(_time 1739663566483)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663567112 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663567113 2025.02.15 16:52:47)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code cf9bce9a9c989cd9c49bdc949ac8cdc999ca99c8cd)
	(_ent
		(_time 1739663566482)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663597670 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663597671 2025.02.15 16:53:17)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code 31356134356662273a65226a643633376734673633)
	(_ent
		(_time 1739663566482)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1255          1739663655371 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663655372 2025.02.15 16:54:15)
	(_source(\../src/registro_r.vhd\))
	(_parameters tan)
	(_code 898fd88785deda9f82dd9ad2dc8e8b8fdf8cdf8e8b)
	(_ent
		(_time 1739663566482)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OP -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1260          1739663752726 simple
(_unit VHDL(registro_r 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663752727 2025.02.15 16:55:52)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code d8d6d28ad58f8bced38ccb838ddfdade8edd8edfda)
	(_ent
		(_time 1739663748713)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739663763464 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663763465 2025.02.15 16:56:03)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code c692c693c59195d0cd92d59d93c1c4c090c390c0c7)
	(_ent
		(_time 1739663763462)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739663764031 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663764032 2025.02.15 16:56:04)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 095d0e0f055e5a1f025d1a525c0e0b0f5f0c5f0f08)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663886214 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663886215 2025.02.15 16:58:06)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 54035557060355435350450e015202535651025257)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663886896 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663886897 2025.02.15 16:58:06)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code f4a3f3a4a6a3f5e3f3f0e5aea1f2a2f3f6f1a2f2f7)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663942849 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663942850 2025.02.15 16:59:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 8584d08bd6d28492828094dfd083d3828780d38386)
	(_ent
		(_time 1739663942847)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663943650 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663943651 2025.02.15 16:59:03)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code a2aca3f5f6f5a3b5a5a7b3f8f7a4f4a5a0a7f4a4a1)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663944558 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663944559 2025.02.15 16:59:04)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 2c222928297b2d3b2b293d76792a7a2b2e297a2a2f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663944757 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663944758 2025.02.15 16:59:04)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code f7f9f2a7a6a0f6e0f0f2e6ada2f1a1f0f5f2a1f1f4)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663945590 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663945591 2025.02.15 16:59:05)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 434d11411614425444465219164515444146154540)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739663962990 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 20))
	(_version vf5)
	(_time 1739663962991 2025.02.15 16:59:22)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 326764376665332535372368673464353037643431)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 21(_arch(_uni))))
		(_sig(_int qn 3 0 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1351          1739664510209 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739664510210 2025.02.15 17:08:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code c4c1c191c59397d2cf96d79f91c3c6c292c192c3c6)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1351          1739664510913 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739664510914 2025.02.15 17:08:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 8481d78a85d3d7928fd697dfd1838682d281d28386)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1355          1739665246848 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665246849 2025.02.15 17:20:46)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 45444247451216534e17561e104247431340134247)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1355          1739665247524 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665247525 2025.02.15 17:20:47)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code e5e4e0b6e5b2b6f3eeb7f6beb0e2e7e3b3e0b3e2e7)
	(_ent
		(_time 1739664497378)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent((i 18)))))
		(_gen(_int a -1 0 10 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_port(_int OPC -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 28(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1349          1739665580269 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665580270 2025.02.15 17:26:20)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code b3b3e3e7b5e4e0a5b9b5a0e8e6b4b1b5e5b6e5b4b1)
	(_ent
		(_time 1739665580267)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(6)(4))(_sens(7)(2)(3)(5)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1349          1739665580931 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665580932 2025.02.15 17:26:20)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 434314414514105549455018164441451546154441)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(6)(4))(_sens(7)(2)(3)(5)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1349          1739665581449 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739665581450 2025.02.15 17:26:21)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 56595455550105405c50450d035154500053005154)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(6)(4))(_sens(7)(2)(3)(5)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1463          1739665617286 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739665617287 2025.02.15 17:26:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 4b4d1b494f1c4a5c4c4e5a111e4d1d4c494e1d4d48)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1463          1739665617996 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739665617997 2025.02.15 17:26:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 0a0c5f0c0d5d0b1d0d0f1b505f0c5c0d080f5c0c09)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000051 55 1267          1739665620673 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739665620674 2025.02.15 17:27:00)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 898f838685de899f89de9dd38e8e8b8cdf8fdc8e8a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1267          1739665621208 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739665621209 2025.02.15 17:27:01)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 9c9acd92cacb9c8a9ccb88c69b9b9e99ca9ac99b9f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739665623590 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739665623591 2025.02.15 17:27:03)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code f3f7a3a2f5a4f4e4f6a0eaa8a2f5a0f5faf5f0f5f2)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1189          1739665890130 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665890131 2025.02.15 17:31:30)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 16131610134116034541524c461015101011151042)
	(_ent
		(_time 1739665890128)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1189          1739665890747 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665890748 2025.02.15 17:31:30)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 8782898883d08792d4d0c3ddd781848181808481d3)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665970265 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665970266 2025.02.15 17:32:50)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 232373262374233670746779732520252524202577)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665970723 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665970724 2025.02.15 17:32:50)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code e8e9eebae3bfe8fdbbbfacb2b8eeebeeeeefebeebc)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665971578 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665971579 2025.02.15 17:32:51)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 434241404314435610140719134540454544404517)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665979612 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665979613 2025.02.15 17:32:59)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code a3aca6f5a3f4a3b6f0f4e7f9f3a5a0a5a5a4a0a5f7)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1198          1739665980071 fsm
(_unit VHDL(fsm_mac 0 4(fsm 0 19))
	(_version vf5)
	(_time 1739665980072 2025.02.15 17:33:00)
	(_source(\../src/FSM_MAC.vhd\))
	(_parameters tan)
	(_code 68676b69633f687d3b3f2c32386e6b6e6e6f6b6e3c)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 0 22(_arch(_uni))))
		(_sig(_int qn 1 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 0 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1224          1739666091474 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 19))
	(_version vf5)
	(_time 1739666091475 2025.02.15 17:34:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9694989893c19683c5c1d2ccc690959090919590c2)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 22(_arch(_uni))))
		(_sig(_int qn 1 1 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 26(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 82(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1224          1739666122126 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666122127 2025.02.15 17:35:22)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 56035054530156430501120c065055505051555002)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666125728 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666125729 2025.02.15 17:35:25)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 60353660363761776765713a356636676265366663)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1487          1739666818937 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666818938 2025.02.15 17:46:58)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 434243414514105549125018164441451546154443)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666818943 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666818944 2025.02.15 17:46:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4343154045151f5614125619134042461545164517)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666818954 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666818955 2025.02.15 17:46:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 525203505504024400534709075401555755565401)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666818960 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666818961 2025.02.15 17:46:58)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 52525650530552470d551608025451570451565454)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666818966 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666818967 2025.02.15 17:46:58)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 626234626135357767667638676463646167346166)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666818972 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666818973 2025.02.15 17:46:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 626266636335627731352638326461646465616436)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666818978 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666818979 2025.02.15 17:46:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 626263623635637565677338376434656067346461)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666818984 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666818985 2025.02.15 17:46:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 727372737525216478746129277570742477247570)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666818990 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666818991 2025.02.15 17:46:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 727372737525216479266129277570742477247473)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666818996 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666818997 2025.02.15 17:46:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 727373727525726472256628757570772474277571)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666819002 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666819003 2025.02.15 17:46:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 727224727525756577216b29237421747b74717473)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666819726 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666819727 2025.02.15 17:46:59)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 50515753550703465a01430b055752560655065750)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666819732 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666819733 2025.02.15 17:46:59)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 6060316165363c753731753a306361653666356634)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666819738 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666819739 2025.02.15 17:46:59)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 60603661653630763261753b356633676567646633)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666819744 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666819745 2025.02.15 17:46:59)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 60606361633760753f67243a306663653663646666)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666819750 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666819751 2025.02.15 17:46:59)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 60603160613737756564743a656661666365366364)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666819756 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666819757 2025.02.15 17:46:59)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 6f6f6c6e3a386f7a3c382b353f696c6969686c693b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666819762 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666819763 2025.02.15 17:46:59)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 6f6f696f6f386e78686a7e353a6939686d6a39696c)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666819768 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666819769 2025.02.15 17:46:59)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 6f6e686f3c383c7965697c343a686d69396a39686d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666819774 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666819775 2025.02.15 17:46:59)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 6f6e686f3c383c79643b7c343a686d69396a39696e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666819780 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666819781 2025.02.15 17:46:59)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 7f7e797f2c287f697f286b2578787d7a29792a787c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666819786 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666819787 2025.02.15 17:46:59)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 7f7f2e7f2c2878687a2c66242e792c7976797c797e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666866251 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666866252 2025.02.15 17:47:46)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 131543141544400519420048461411154516451413)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666866257 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666866258 2025.02.15 17:47:46)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1314151515454f0644420649431012164515461547)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666866263 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666866264 2025.02.15 17:47:46)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 131412151545430541120648461540141614171540)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666866269 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666866270 2025.02.15 17:47:46)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 23247726237423367c246779732520267520272525)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666866275 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666866276 2025.02.15 17:47:46)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 232425272174743626273779262522252026752027)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666866281 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666866282 2025.02.15 17:47:46)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 232477262374233670746779732520252524202577)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666866287 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666866288 2025.02.15 17:47:46)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 232472277674223424263279762575242126752520)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666866293 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666866294 2025.02.15 17:47:46)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 333563363564602539352068663431356536653431)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666866299 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666866300 2025.02.15 17:47:46)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 333563363564602538672068663431356536653532)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666866305 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666866306 2025.02.15 17:47:46)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 333562373564332533642769343431366535663430)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666866311 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666866312 2025.02.15 17:47:46)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 424544414515455547115b19134411444b44414443)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666875901 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666875902 2025.02.15 17:47:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code bcbfbee8eaebefaab6edafe7e9bbbebaeab9eabbbc)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666875910 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666875911 2025.02.15 17:47:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code ccce98989a9a90d99b9dd9969ccfcdc99aca99ca98)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666875916 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666875917 2025.02.15 17:47:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code ccce9f989a9a9cda9ecdd99799ca9fcbc9cbc8ca9f)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666875922 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666875923 2025.02.15 17:47:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code dbd9dd888a8cdbce84dc9f818bddd8de8dd8dfdddd)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666875928 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666875929 2025.02.15 17:47:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code dbd98f89888c8ccededfcf81dedddaddd8de8dd8df)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666875936 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666875937 2025.02.15 17:47:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code dbd9dd888a8cdbce888c9f818bddd8dddddcd8dd8f)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666875942 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666875943 2025.02.15 17:47:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code ebe9e8b8efbceafceceefab1beedbdece9eebdede8)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666875948 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666875949 2025.02.15 17:47:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code ebe8e9b8bcbcb8fde1edf8b0beece9edbdeebdece9)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666875954 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666875955 2025.02.15 17:47:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code ebe8e9b8bcbcb8fde0bff8b0beece9edbdeebdedea)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666875960 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666875961 2025.02.15 17:47:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code faf9f9abaeadfaecfaadeea0fdfdf8ffacfcaffdf9)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666875966 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666875967 2025.02.15 17:47:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code faf8aeabaeadfdedffa9e3a1abfca9fcf3fcf9fcfb)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666876709 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666876710 2025.02.15 17:47:56)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code e8ebe9bbe5bfbbfee2b9fbb3bdefeaeebeedbeefe8)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666876715 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666876716 2025.02.15 17:47:56)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e8eabfbae5beb4fdbfb9fdb2b8ebe9edbeeebdeebc)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666876721 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666876722 2025.02.15 17:47:56)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code f8faa8a9f5aea8eeaaf9eda3adfeabfffdfffcfeab)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666876727 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666876728 2025.02.15 17:47:56)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code f8fafda9f3aff8eda7ffbca2a8fefbfdaefbfcfefe)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666876733 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666876734 2025.02.15 17:47:56)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code f8faafa8f1afafedfdfceca2fdfef9fefbfdaefbfc)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666876741 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666876742 2025.02.15 17:47:56)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 080a0a0f035f081d5b5f4c52580e0b0e0e0f0b0e5c)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666876747 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666876748 2025.02.15 17:47:56)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 080a0f0e565f091f0f0d19525d0e5e0f0a0d5e0e0b)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666876753 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666876754 2025.02.15 17:47:56)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 080b0e0e055f5b1e020e1b535d0f0a0e5e0d5e0f0a)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666876759 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666876760 2025.02.15 17:47:56)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 17141110154044011c43044c421015114112411116)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666876765 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666876766 2025.02.15 17:47:56)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 17141011154017011740034d101015124111421014)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666876771 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666876772 2025.02.15 17:47:56)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 171547111540100012440e4c461144111e11141116)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666877329 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666877330 2025.02.15 17:47:57)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 595a5d5a550e0a4f53084a020c5e5b5f0f5c0f5e59)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666877336 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666877337 2025.02.15 17:47:57)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 595b0b5b550f054c0e084c03095a585c0f5f0c5f0d)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666877342 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666877343 2025.02.15 17:47:57)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 595b0c5b550f094f0b584c020c5f0a5e5c5e5d5f0a)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666877348 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666877349 2025.02.15 17:47:57)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 696b6968633e697c366e2d33396f6a6c3f6a6d6f6f)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666877354 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666877355 2025.02.15 17:47:57)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 696b3b69613e3e7c6c6d7d336c6f686f6a6c3f6a6d)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1224          1739666877362 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666877363 2025.02.15 17:47:57)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 696b6968633e697c3a3e2d33396f6a6f6f6e6a6f3d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666877368 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666877369 2025.02.15 17:47:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 797b7c78262e786e7e7c68232c7f2f7e7b7c2f7f7a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666877374 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666877375 2025.02.15 17:47:57)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 797a7d78752e2a6f737f6a222c7e7b7f2f7c2f7e7b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666877380 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666877381 2025.02.15 17:47:57)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 797a7d78752e2a6f722d6a222c7e7b7f2f7c2f7f78)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666877386 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666877387 2025.02.15 17:47:57)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 797a7c79752e796f792e6d237e7e7b7c2f7f2c7e7a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666877392 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666877393 2025.02.15 17:47:57)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 888ada8785df8f9f8ddb91d3d98edb8e818e8b8e89)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666920061 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666920062 2025.02.15 17:48:40)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 481a1e4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666920068 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666920069 2025.02.15 17:48:40)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 481b484b451e145d1f195d12184b494d1e4e1d4e1c)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666920074 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666920075 2025.02.15 17:48:40)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 481b4f4b451e185e1a495d131d4e1b4f4d4f4c4e1b)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666920080 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666920081 2025.02.15 17:48:40)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 57040555530057420850130d075154520154535151)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666920086 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666920087 2025.02.15 17:48:40)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 57045754510000425253430d525156515452015453)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666920092 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666920093 2025.02.15 17:48:40)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 57045754510000410403460d055103515651545103)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666920098 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666920099 2025.02.15 17:48:40)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 57040555530057420400130d075154515150545103)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666920104 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666920105 2025.02.15 17:48:40)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 67343067363066706062763d326131606562316164)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666920110 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666920111 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 67353167653034716d61743c326065613162316065)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666920116 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666920117 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 67353167653034716c33743c326065613162316166)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666920122 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666920123 2025.02.15 17:48:40)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 77252077752077617720632d707075722171227074)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666920128 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666920129 2025.02.15 17:48:40)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 772477777520706072246e2c267124717e71747176)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666920849 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666920850 2025.02.15 17:48:40)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 55045756550206435f04460e005257530350035255)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666920855 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666920856 2025.02.15 17:48:40)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 55050157550309400204400f055654500353005301)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666920861 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666920862 2025.02.15 17:48:40)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 65353664653335733764703e306336626062616336)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666920867 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666920868 2025.02.15 17:48:40)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 65356364633265703a62213f356366603366616363)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666920873 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666920874 2025.02.15 17:48:40)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 65353165613232706061713f606364636660336661)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666920879 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666920880 2025.02.15 17:48:40)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 74242075712323622720652e267220727572777220)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666920885 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666920886 2025.02.15 17:48:40)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 74247274732374612723302e247277727273777220)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666920891 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666920892 2025.02.15 17:48:40)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 74247775262375637371652e217222737671227277)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666920897 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666920898 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 74257675752327627e72672f217376722271227376)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666920903 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666920904 2025.02.15 17:48:40)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 84d5868a85d3d7928fd097dfd1838682d281d28285)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666920909 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666920910 2025.02.15 17:48:40)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 84d5878b85d3849284d390de83838681d282d18387)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666920915 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666920916 2025.02.15 17:48:40)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 84d4d08b85d3839381d79ddfd582d7828d82878285)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666921403 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666921404 2025.02.15 17:48:41)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 88d9888685dfdb9e82d99bd3dd8f8a8ede8dde8f88)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666921409 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666921410 2025.02.15 17:48:41)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 88d8de8785ded49ddfd99dd2d88b898dde8edd8edc)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666921415 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666921416 2025.02.15 17:48:41)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 88d8d98785ded89eda899dd3dd8edb8f8d8f8c8edb)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666921421 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666921422 2025.02.15 17:48:41)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 88d88c8783df889dd78fccd2d88e8b8dde8b8c8e8e)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666921427 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666921428 2025.02.15 17:48:41)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 97c7c19891c0c082929383cd929196919492c19493)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666921433 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666921434 2025.02.15 17:48:41)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 97c7c19891c0c081c4c386cdc591c39196919491c3)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666921439 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666921440 2025.02.15 17:48:41)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 97c7939993c09782c4c0d3cdc791949191909491c3)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666921445 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666921446 2025.02.15 17:48:41)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code a7f7a6f0f6f0a6b0a0a2b6fdf2a1f1a0a5a2f1a1a4)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666921451 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666921452 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code a7f6a7f0a5f0f4b1ada1b4fcf2a0a5a1f1a2f1a0a5)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666921457 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666921458 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code a7f6a7f0a5f0f4b1acf3b4fcf2a0a5a1f1a2f1a1a6)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666921463 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666921464 2025.02.15 17:48:41)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code a7f6a6f1a5f0a7b1a7f0b3fda0a0a5a2f1a1f2a0a4)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666921469 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666921470 2025.02.15 17:48:41)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code b6e6e0e3b5e1b1a1b3e5afede7b0e5b0bfb0b5b0b7)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666921907 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666921908 2025.02.15 17:48:41)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 7c2d7a7d2a2b2f6a762d6f27297b7e7a2a792a7b7c)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666921913 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666921914 2025.02.15 17:48:41)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7c2c2c7c2a2a20692b2d69262c7f7d792a7a297a28)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666921919 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666921920 2025.02.15 17:48:41)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 7c2c2b7c2a2a2c6a2e7d6927297a2f7b797b787a2f)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666921925 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666921926 2025.02.15 17:48:41)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 8bdb8984dadc8b9ed48ccfd1db8d888edd888f8d8d)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666921931 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666921932 2025.02.15 17:48:41)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 8bdbdb85d8dcdc9e8e8f9fd18e8d8a8d888edd888f)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666921937 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666921938 2025.02.15 17:48:41)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 8bdbdb85d8dcdc9dd8df9ad1d98ddf8d8a8d888ddf)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666921943 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666921944 2025.02.15 17:48:41)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9bcb9995cacc9b8ec8ccdfc1cb9d989d9d9c989dcf)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666921949 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666921950 2025.02.15 17:48:41)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 9bcb9c949fcc9a8c9c9e8ac1ce9dcd9c999ecd9d98)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666921955 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666921956 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 9bca9d94ccccc88d919d88c0ce9c999dcd9ecd9c99)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666921961 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666921962 2025.02.15 17:48:41)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 9bca9d94ccccc88d90cf88c0ce9c999dcd9ecd9d9a)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666921967 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666921968 2025.02.15 17:48:41)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code aafbadfcfefdaabcaafdbef0adada8affcacffada9)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666921973 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666921974 2025.02.15 17:48:41)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code aafafafcfefdadbdaff9b3f1fbacf9aca3aca9acab)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666922251 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666922252 2025.02.15 17:48:42)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code d382d481d58480c5d982c08886d4d1d585d685d4d3)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666922257 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666922258 2025.02.15 17:48:42)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code d3838280d5858fc68482c68983d0d2d685d586d587)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666922263 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666922264 2025.02.15 17:48:42)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code d3838580d58583c581d2c68886d580d4d6d4d7d580)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666922269 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666922270 2025.02.15 17:48:42)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code e3b3e0b1e3b4e3f6bce4a7b9b3e5e0e6b5e0e7e5e5)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666922275 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666922276 2025.02.15 17:48:42)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e3b3b2b0e1b4b4f6e6e7f7b9e6e5e2e5e0e6b5e0e7)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666922281 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666922282 2025.02.15 17:48:42)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code e3b3b2b0e1b4b4f5b0b7f2b9b1e5b7e5e2e5e0e5b7)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666922287 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666922288 2025.02.15 17:48:42)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f3a3f0a2f3a4f3e6a0a4b7a9a3f5f0f5f5f4f0f5a7)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666922293 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666922294 2025.02.15 17:48:42)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f3a3f5a3a6a4f2e4f4f6e2a9a6f5a5f4f1f6a5f5f0)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666922299 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666922300 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f3a2f4a3f5a4a0e5f9f5e0a8a6f4f1f5a5f6a5f4f1)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666922305 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666922306 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code f3a2f4a3f5a4a0e5f8a7e0a8a6f4f1f5a5f6a5f5f2)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666922311 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666922312 2025.02.15 17:48:42)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 025307050555021402551658050500075404570501)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666922317 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666922318 2025.02.15 17:48:42)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 025250050555051507511b59530451040b04010403)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666922933 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666922934 2025.02.15 17:48:42)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 732279727524206579226028267471752576257473)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666922939 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666922940 2025.02.15 17:48:42)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 83d3df8c85d5df96d4d296d9d3808286d585d685d7)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666922945 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666922946 2025.02.15 17:48:42)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 83d3d88c85d5d395d18296d8d685d08486848785d0)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666922951 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666922952 2025.02.15 17:48:42)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 83d38d8c83d48396dc84c7d9d3858086d580878585)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666922957 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666922958 2025.02.15 17:48:42)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 92c2ce9d91c5c587979686c8979493949197c49196)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666922963 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666922964 2025.02.15 17:48:42)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 92c2ce9d91c5c584c1c683c8c094c69493949194c6)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666922969 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666922970 2025.02.15 17:48:42)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 92c29c9c93c59287c1c5d6c8c294919494959194c6)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666922975 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666922976 2025.02.15 17:48:42)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 92c2999dc6c59385959783c8c794c4959097c49491)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666922981 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666922982 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code a2f3a8f5a5f5f1b4a8a4b1f9f7a5a0a4f4a7f4a5a0)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666922987 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666922988 2025.02.15 17:48:42)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code a2f3a8f5a5f5f1b4a9f6b1f9f7a5a0a4f4a7f4a4a3)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666922993 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666922994 2025.02.15 17:48:42)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code a2f3a9f4a5f5a2b4a2f5b6f8a5a5a0a7f4a4f7a5a1)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666922999 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666923000 2025.02.15 17:48:42)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code a2f2fef4a5f5a5b5a7f1bbf9f3a4f1a4aba4a1a4a3)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666923825 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666923826 2025.02.15 17:48:43)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code fdacadadacaaaeebf7aceea6a8fafffbabf8abfafd)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666923831 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666923832 2025.02.15 17:48:43)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code fdadfbacacaba1e8aaace8a7adfefcf8abfba8fba9)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666923837 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666923838 2025.02.15 17:48:43)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code fdadfcacacabadebaffce8a6a8fbaefaf8faf9fbae)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666923843 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666923844 2025.02.15 17:48:43)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code fdada9acaaaafde8a2fab9a7adfbfef8abfef9fbfb)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666923849 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666923850 2025.02.15 17:48:43)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 0d5d0a0b585a5a1808091957080b0c0b0e085b0e09)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666923855 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666923856 2025.02.15 17:48:43)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 0d5d0a0b585a5a1b5e591c575f0b590b0c0b0e0b59)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666923861 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666923862 2025.02.15 17:48:43)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 0d5d580a5a5a0d185e5a49575d0b0e0b0b0a0e0b59)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666923867 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666923868 2025.02.15 17:48:43)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 1d4d4d1a1f4a1c0a1a180c47481b4b1a1f184b1b1e)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666923873 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666923874 2025.02.15 17:48:43)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 1d4c4c1a4c4a4e0b171b0e46481a1f1b4b184b1a1f)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666923879 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666923880 2025.02.15 17:48:43)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 1d4c4c1a4c4a4e0b16490e46481a1f1b4b184b1b1c)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666923885 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666923886 2025.02.15 17:48:43)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 1d4c4d1b4c4a1d0b1d4a09471a1a1f184b1b481a1e)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666923891 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666923892 2025.02.15 17:48:43)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 2c7c2b297a7b2b3b297f35777d2a7f2a252a2f2a2d)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666936166 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666936167 2025.02.15 17:48:56)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 26237722257175302c77357d732124207023702126)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666936174 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666936175 2025.02.15 17:48:56)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 35313231356369206264206f653634306333603361)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666936180 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666936181 2025.02.15 17:48:56)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 35313531356365236734206e603366323032313366)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666936186 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666936187 2025.02.15 17:48:56)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 35316031336235206a32716f653336306336313333)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666936192 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666936193 2025.02.15 17:48:56)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 45414247411212504041511f404344434640134641)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666936198 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666936199 2025.02.15 17:48:56)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 45414247411212531611541f174311434443464311)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666936204 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666936205 2025.02.15 17:48:56)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 45411046431245501612011f154346434342464311)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666936210 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666936211 2025.02.15 17:48:56)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 54500457060355435351450e015202535651025257)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666936216 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666936217 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 54510557550307425e52470f015356520251025356)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666936222 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666936223 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 54510557550307425f00470f015356520251025255)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666936228 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666936229 2025.02.15 17:48:56)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 64613465653364726433703e636366613262316367)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666936234 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666936235 2025.02.15 17:48:56)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 646063656533637361377d3f356237626d62676265)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739666936943 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739666936944 2025.02.15 17:48:56)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 333667363564602539622068663431356536653433)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739666936950 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739666936951 2025.02.15 17:48:56)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4246404145141e5715135718124143471444174416)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739666936956 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739666936957 2025.02.15 17:48:56)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 424647414514125410435719174411454745464411)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739666936962 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739666936963 2025.02.15 17:48:56)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 42461241431542571d450618124441471441464444)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739666936968 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739666936969 2025.02.15 17:48:56)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 424640404115155747465618474443444147144146)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6807          1739666936974 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739666936975 2025.02.15 17:48:56)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 525650515105054401064308005406545354515406)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(R))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_sig(_int R 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739666936980 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739666936981 2025.02.15 17:48:56)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 525602505305524701051608025451545455515406)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739666936986 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739666936987 2025.02.15 17:48:56)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 525607510605534555574308075404555057045451)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739666936992 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739666936993 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 626736626535317468647139376560643467346560)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739666936998 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739666936999 2025.02.15 17:48:56)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 626736626535317469367139376560643467346463)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739666937004 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739666937005 2025.02.15 17:48:56)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 626737636535627462357638656560673464376561)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739666937010 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739666937011 2025.02.15 17:48:56)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 626660636535657567317b39336431646b64616463)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667059984 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667059985 2025.02.15 17:50:59)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code dadd8e888e8d89ccd08bc9818fddd8dc8cdf8cddda)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667059991 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667059992 2025.02.15 17:50:59)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code dadcd8898e8c86cf8d8bcf808ad9dbdf8cdc8fdc8e)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667059997 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667059998 2025.02.15 17:50:59)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code dadcdf898e8c8acc88dbcf818fdc89dddfdddedc89)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667060003 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667060004 2025.02.15 17:50:59)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code e9efb9bbe3bee9fcb6eeadb3b9efeaecbfeaedefef)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667060009 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667060010 2025.02.15 17:51:00)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e9efebbae1bebefcecedfdb3ecefe8efeaecbfeaed)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6768          1739667060015 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739667060016 2025.02.15 17:51:00)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code e9efebbae1bebeffbabdf8b3bbefbdefe8efeaefbd)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667060021 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667060022 2025.02.15 17:51:00)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f9ffa9a8f3aef9ecaaaebda3a9fffafffffefaffad)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667060027 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667060028 2025.02.15 17:51:00)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f9ffaca9a6aef8eefefce8a3acffaffefbfcaffffa)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667060033 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667060034 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f9feada9f5aeaaeff3ffeaa2acfefbffaffcaffefb)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667060039 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667060040 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 090f0b0f055e5a1f025d1a525c0e0b0f5f0c5f0f08)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667060045 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667060046 2025.02.15 17:51:00)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 090f0a0e055e091f095e1d530e0e0b0c5f0f5c0e0a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667060051 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667060052 2025.02.15 17:51:00)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 090e5d0e055e0e1e0c5a1052580f5a0f000f0a0f08)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667060636 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667060637 2025.02.15 17:51:00)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 5a5c5a590e0d094c500b49010f5d585c0c5f0c5d5a)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667060642 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667060643 2025.02.15 17:51:00)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 6a6d3c6b3e3c367f3d3b7f303a696b6f3c6c3f6c3e)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667060648 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667060649 2025.02.15 17:51:00)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 6a6d3b6b3e3c3a7c386b7f313f6c396d6f6d6e6c39)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667060654 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667060655 2025.02.15 17:51:00)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 6a6d6e6b383d6a7f356d2e303a6c696f3c696e6c6c)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667060660 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667060661 2025.02.15 17:51:00)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 7a7d2c7b2a2d2d6f7f7e6e207f7c7b7c797f2c797e)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6768          1739667060666 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739667060667 2025.02.15 17:51:00)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code 7a7d2c7b2a2d2d6c292e6b20287c2e7c7b7c797c2e)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667060672 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667060673 2025.02.15 17:51:00)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 7a7d7e7a282d7a6f292d3e202a7c797c7c7d797c2e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667060678 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667060679 2025.02.15 17:51:00)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 898e8887d6de889e8e8c98d3dc8fdf8e8b8cdf8f8a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667060684 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667060685 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 898f898785deda9f838f9ad2dc8e8b8fdf8cdf8e8b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667060690 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667060691 2025.02.15 17:51:00)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 898f898785deda9f82dd9ad2dc8e8b8fdf8cdf8f88)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667060696 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667060697 2025.02.15 17:51:00)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 898f888685de899f89de9dd38e8e8b8cdf8fdc8e8a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667060702 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667060703 2025.02.15 17:51:00)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 999ecf9795ce9e8e9cca80c2c89fca9f909f9a9f98)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667061280 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667061281 2025.02.15 17:51:01)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code ebededb8bcbcb8fde1baf8b0beece9edbdeebdeceb)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667061287 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667061288 2025.02.15 17:51:01)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code ebecbbb9bcbdb7febcbafeb1bbe8eaeebdedbeedbf)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667061293 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667061294 2025.02.15 17:51:01)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code ebecbcb9bcbdbbfdb9eafeb0beedb8eceeecefedb8)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667061299 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667061300 2025.02.15 17:51:01)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code fafdf8aba8adfaefa5fdbea0aafcf9ffacf9fefcfc)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667061305 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667061306 2025.02.15 17:51:01)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code fafdaaaaaaadadeffffeeea0fffcfbfcf9ffacf9fe)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6768          1739667061311 Bloques
(_unit VHDL(mac 0 4(bloques 1 25))
	(_version vf5)
	(_time 1739667061312 2025.02.15 17:51:01)
	(_source(\../src/MAC.vhd\(\../src/MAC/MAC.vhd\)))
	(_parameters tan)
	(_code fafdaaaaaaadadeca9aeeba0a8fcaefcfbfcf9fcae)
	(_ent
		(_time 1739666863512)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 1 30(_ent((i 18)))))
				(_gen(_int m -1 1 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 1 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 1 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 1 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 1 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 1 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 1 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 1 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 1 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 1 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 1 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 1 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 1 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 1 54(_ent((i 60)))))
				(_port(_int RST -2 1 57(_ent (_in))))
				(_port(_int CLK -2 1 58(_ent (_in))))
				(_port(_int OPC -2 1 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 1 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 1 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 1 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 1 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 1 67(_ent((i 60)))))
				(_gen(_int m -1 1 68(_ent((i 18)))))
				(_port(_int RST -2 1 71(_ent (_in))))
				(_port(_int CLK -2 1 72(_ent (_in))))
				(_port(_int OPC -2 1 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 1 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 1 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 1 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 1 75(_ent (_out))))
				(_port(_int A -1 1 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 1 82(_ent((i 6)))))
				(_port(_int RST -2 1 85(_ent (_in))))
				(_port(_int CLK -2 1 86(_ent (_in))))
				(_port(_int OPC 5 1 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 1 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 1 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 1 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 1 89(_ent (_out))))
				(_port(_int Z -2 1 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 1 96(_ent (_in))))
				(_port(_int CLK -2 1 97(_ent (_in))))
				(_port(_int fs -2 1 98(_ent (_in))))
				(_port(_int Z -2 1 99(_ent (_in))))
				(_port(_int RAC -2 1 100(_ent (_out))))
				(_port(_int RR -2 1 101(_ent (_out))))
				(_port(_int OPC 6 1 102(_ent (_out))))
				(_port(_int EOP -2 1 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 1 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 1 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 1 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 1 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 1 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 1 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 1 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 1 107(_arch(_uni))))
		(_sig(_int LDA -2 1 107(_arch(_uni))))
		(_sig(_int LDR -2 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 1 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 1 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 1 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 1 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 1 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 1 110(_arch(_uni))))
		(_sig(_int U 9 1 110(_arch(_uni))))
		(_sig(_int Q 9 1 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 1 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 1 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667061317 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667061318 2025.02.15 17:51:01)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 0a0d090d585d0a1f595d4e505a0c090c0c0d090c5e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667061323 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667061324 2025.02.15 17:51:01)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 0a0d0c0c0d5d0b1d0d0f1b505f0c5c0d080f5c0c09)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667061329 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667061330 2025.02.15 17:51:01)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 0a0c0d0c5e5d591c000c19515f0d080c5c0f5c0d08)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667061335 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667061336 2025.02.15 17:51:01)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0a0c0d0c5e5d591c015e19515f0d080c5c0f5c0c0b)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667061341 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667061342 2025.02.15 17:51:01)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 191f1f1f154e190f194e0d431e1e1b1c4f1f4c1e1a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667061347 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667061348 2025.02.15 17:51:01)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 191e481f154e1e0e1c4a0042481f4a1f101f1a1f18)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000048 55 6757          1739667791154 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667791155 2025.02.15 18:03:11)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code fefbadaeaaa9a9e8adaaefa4acf8aaf8fff8fdf8aa)
	(_ent
		(_time 1739667791151)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000047 55 1487          1739667792942 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667792943 2025.02.15 18:03:12)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code f3f7a4a3f5a4a0e5f9a2e0a8a6f4f1f5a5f6a5f4f3)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667792948 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667792949 2025.02.15 18:03:12)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f3f6f2a2f5a5afe6a4a2e6a9a3f0f2f6a5f5a6f5a7)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667792954 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667792955 2025.02.15 18:03:12)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 020707050554521450031759570451050705060451)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667792960 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667792961 2025.02.15 18:03:12)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 02075205035502175d054658520401075401060404)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667792966 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667792967 2025.02.15 18:03:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 020700040155551707061658070403040107540106)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6757          1739667792972 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667792973 2025.02.15 18:03:12)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 121710151145450441460348401446141314111446)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667792978 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667792979 2025.02.15 18:03:12)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 121742141345120741455648421411141415111446)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667792984 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667792985 2025.02.15 18:03:12)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 121747154645130515170348471444151017441411)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667792990 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667792991 2025.02.15 18:03:12)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 121646151545410418140149471510144417441510)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667792996 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667792997 2025.02.15 18:03:12)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 222676262575713429763179772520247427742423)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667793002 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667793003 2025.02.15 18:03:12)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 222677272575223422753678252520277424772521)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667793008 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667793009 2025.02.15 18:03:12)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 222720272575253527713b79732471242b24212423)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667795117 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667795118 2025.02.15 18:03:15)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 6f6c6a6f3c383c79653e7c343a686d69396a39686f)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667795123 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667795124 2025.02.15 18:03:15)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7e7c2d7e2e28226b292f6b242e7d7f7b28782b782a)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667795129 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667795130 2025.02.15 18:03:15)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 7e7c2a7e2e282e682c7f6b252b782d797b797a782d)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667795135 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667795136 2025.02.15 18:03:15)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 7e7c7f7e28297e6b21793a242e787d7b287d7a7878)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667795141 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667795142 2025.02.15 18:03:15)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 7e7c2d7f2a29296b7b7a6a247b787f787d7b287d7a)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6757          1739667795147 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667795148 2025.02.15 18:03:15)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 8e8cdd80dad9d998ddda9fd4dc88da888f888d88da)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667795153 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667795154 2025.02.15 18:03:15)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 8e8c8f81d8d98e9bddd9cad4de888d8888898d88da)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667795159 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667795160 2025.02.15 18:03:15)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 8e8c8a808dd98f99898b9fd4db88d8898c8bd8888d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667795165 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667795166 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 8e8d8b80ded9dd9884889dd5db898c88d88bd8898c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667795171 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667795172 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 9e9d9b91cec9cd8895ca8dc5cb999c98c89bc8989f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667795177 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667795178 2025.02.15 18:03:15)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 9e9d9a90cec99e889ec98ac499999c9bc898cb999d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667795183 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667795184 2025.02.15 18:03:15)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 9e9ccd90cec999899bcd87c5cf98cd9897989d989f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739667795649 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739667795650 2025.02.15 18:03:15)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 8281898c85d5d19488d391d9d7858084d487d48582)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739667795655 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739667795656 2025.02.15 18:03:15)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9290cf9c95c4ce87c5c387c8c2919397c494c794c6)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739667795661 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739667795662 2025.02.15 18:03:15)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 9290c89c95c4c284c09387c9c794c19597959694c1)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739667795667 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739667795668 2025.02.15 18:03:15)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 92909d9c93c59287cd95d6c8c2949197c491969494)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739667795673 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739667795674 2025.02.15 18:03:15)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 9290cf9d91c5c587979686c8979493949197c49196)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6757          1739667795679 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739667795680 2025.02.15 18:03:15)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code a1a3fcf6a1f6f6b7f2f5b0fbf3a7f5a7a0a7a2a7f5)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000044 55 1224          1739667795685 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739667795686 2025.02.15 18:03:15)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code a1a3aef7a3f6a1b4f2f6e5fbf1a7a2a7a7a6a2a7f5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739667795691 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739667795692 2025.02.15 18:03:15)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code a1a3abf6f6f6a0b6a6a4b0fbf4a7f7a6a3a4f7a7a2)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739667795697 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739667795698 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code b1b2bae5b5e6e2a7bbb7a2eae4b6b3b7e7b4e7b6b3)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739667795703 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739667795704 2025.02.15 18:03:15)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code b1b2bae5b5e6e2a7bae5a2eae4b6b3b7e7b4e7b7b0)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739667795709 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739667795710 2025.02.15 18:03:15)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code b1b2bbe4b5e6b1a7b1e6a5ebb6b6b3b4e7b7e4b6b2)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739667795715 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739667795716 2025.02.15 18:03:15)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code b1b3ece4b5e6b6a6b4e2a8eae0b7e2b7b8b7b2b7b0)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000048 55 6758          1739668877561 Bloques
(_unit VHDL(mac 0 4(bloques 0 26))
	(_version vf5)
	(_time 1739668877562 2025.02.15 18:21:17)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code c491c291c19393d29790d59e96c290c2c5c2c7c290)
	(_ent
		(_time 1739667791150)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 31(_ent((i 18)))))
				(_gen(_int m -1 0 32(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 37(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 37(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 38(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 38(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 44(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 48(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 49(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 49(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 55(_ent((i 60)))))
				(_port(_int RST -2 0 58(_ent (_in))))
				(_port(_int CLK -2 0 59(_ent (_in))))
				(_port(_int OPC -2 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 61(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 62(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 62(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 68(_ent((i 60)))))
				(_gen(_int m -1 0 69(_ent((i 18)))))
				(_port(_int RST -2 0 72(_ent (_in))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int OPC -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 75(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 76(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 76(_ent (_out))))
				(_port(_int A -1 0 77(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 83(_ent((i 6)))))
				(_port(_int RST -2 0 86(_ent (_in))))
				(_port(_int CLK -2 0 87(_ent (_in))))
				(_port(_int OPC 5 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 89(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 90(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 90(_ent (_out))))
				(_port(_int Z -2 0 91(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 97(_ent (_in))))
				(_port(_int CLK -2 0 98(_ent (_in))))
				(_port(_int fs -2 0 99(_ent (_in))))
				(_port(_int Z -2 0 100(_ent (_in))))
				(_port(_int RAC -2 0 101(_ent (_out))))
				(_port(_int RR -2 0 102(_ent (_out))))
				(_port(_int OPC 6 0 103(_ent (_out))))
				(_port(_int EOP -2 0 104(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 118(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 119(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 120(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 121(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(S))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 122(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 123(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int STF -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 14 i 0)))))
		(_port(_int X 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int A 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int C 2 0 17(_ent(_in))))
		(_port(_int S -1 0 18(_ent(_in((i 0))))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 17 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 103(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 108(_arch(_uni))))
		(_sig(_int LDA -2 0 108(_arch(_uni))))
		(_sig(_int LDR -2 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 110(_array -2((_dto c 19 i 0)))))
		(_sig(_int QM 8 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 111(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 111(_arch(_uni))))
		(_sig(_int U 9 0 111(_arch(_uni))))
		(_sig(_int Q 9 0 111(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_trgt(15(d_59_54)))(_sens(14(53))))))
			(line__116(_arch 1 0 116(_assignment(_alias((P(d_53_0))(QM)))(_trgt(15(d_53_0)))(_sens(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 20 -1)
)
I 000048 55 6764          1739668882621 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668882622 2025.02.15 18:21:22)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 8ad88884dadddd9cd9de9bd0d88cde8c8b8c898cde)
	(_ent
		(_time 1739668882619)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000047 55 1487          1739668883163 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668883164 2025.02.15 18:21:23)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 9ecc9d91cec9cd8894cf8dc5cb999c98c89bc8999e)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668883169 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668883170 2025.02.15 18:21:23)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code adfef8fbfcfbf1b8fafcb8f7fdaeaca8fbabf8abf9)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668883175 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668883176 2025.02.15 18:21:23)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code adfefffbfcfbfdbbffacb8f6f8abfeaaa8aaa9abfe)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668883181 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668883182 2025.02.15 18:21:23)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code adfeaafbfafaadb8f2aae9f7fdabaea8fbaea9abab)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668883187 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668883188 2025.02.15 18:21:23)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code adfef8faf8fafab8a8a9b9f7a8abacabaea8fbaea9)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668883193 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668883194 2025.02.15 18:21:23)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code bdeee8e9e8eaeaabeee9ace7efbbe9bbbcbbbebbe9)
	(_ent
		(_time 1739668882618)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668883199 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668883200 2025.02.15 18:21:23)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code bdeebae8eaeabda8eeeaf9e7edbbbebbbbbabebbe9)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668883205 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668883206 2025.02.15 18:21:23)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code bdeebfe9bfeabcaabab8ace7e8bbebbabfb8ebbbbe)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668883211 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668883212 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code bdefbee9eceaeeabb7bbaee6e8babfbbebb8ebbabf)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668883217 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668883218 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code cc9ecf999a9b9fdac798df9799cbceca9ac99acacd)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668883223 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668883224 2025.02.15 18:21:23)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code cc9ece989a9bccdacc9bd896cbcbcec99aca99cbcf)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668883229 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668883230 2025.02.15 18:21:23)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code cc9f99989a9bcbdbc99fd5979dca9fcac5cacfcacd)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668883778 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668883779 2025.02.15 18:21:23)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 0f5d09095c585c19055e1c545a080d09590a59080f)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668883784 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668883785 2025.02.15 18:21:23)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 0f5c5f085c59531a585e1a555f0c0e0a59095a095b)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668883790 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668883791 2025.02.15 18:21:23)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 0f5c58085c595f195d0e1a545a095c080a080b095c)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668883796 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668883797 2025.02.15 18:21:23)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 0f5c0d085a580f1a50084b555f090c0a590c0b0909)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668883802 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668883803 2025.02.15 18:21:23)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 1e4d4e194a49490b1b1a0a441b181f181d1b481d1a)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668883808 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668883809 2025.02.15 18:21:23)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 1e4d4e194a4949084d4a0f444c184a181f181d184a)
	(_ent
		(_time 1739668882618)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668883814 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668883815 2025.02.15 18:21:23)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1e4d1c1848491e0b4d495a444e181d1818191d184a)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668883820 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668883821 2025.02.15 18:21:23)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2e7d292a2d792f39292b3f747b2878292c2b78282d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668883826 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668883827 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 2e7c282a7e797d3824283d757b292c28782b78292c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668883832 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668883833 2025.02.15 18:21:23)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 2e7c282a7e797d38257a3d757b292c28782b78282f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668883838 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668883839 2025.02.15 18:21:23)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 2e7c292b7e792e382e793a7429292c2b78287b292d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668883844 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668883845 2025.02.15 18:21:23)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3d6e6d396c6a3a2a386e24666c3b6e3b343b3e3b3c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668884132 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668884133 2025.02.15 18:21:24)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 66346166653135706c37753d336164603063306166)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668884138 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668884139 2025.02.15 18:21:24)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7625277675202a632127632c267577732070237022)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668884144 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668884145 2025.02.15 18:21:24)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 76252076752026602477632d237025717371727025)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668884150 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668884151 2025.02.15 18:21:24)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 76257576732176632971322c267075732075727070)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668884156 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668884157 2025.02.15 18:21:24)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 76252777712121637372622c737077707573207572)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668884162 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668884163 2025.02.15 18:21:24)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 86d5d78881d1d190d5d297dcd480d28087808580d2)
	(_ent
		(_time 1739668882618)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668884168 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668884169 2025.02.15 18:21:24)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 86d5858983d18693d5d1c2dcd680858080818580d2)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668884174 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668884175 2025.02.15 18:21:24)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 86d58088d6d18791818397dcd380d0818483d08085)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668884180 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668884181 2025.02.15 18:21:24)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 95c7929a95c2c6839f9386cec0929793c390c39297)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668884186 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668884187 2025.02.15 18:21:24)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 95c7929a95c2c6839ec186cec0929793c390c39394)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668884192 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668884193 2025.02.15 18:21:24)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 95c7939b95c2958395c281cf92929790c393c09296)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668884198 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668884199 2025.02.15 18:21:24)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 95c6c49b95c2928290c68ccec493c6939c93969394)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668945761 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668945762 2025.02.15 18:22:25)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 1f4c1b184c484c09154e0c444a181d19491a49181f)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668945767 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668945768 2025.02.15 18:22:25)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 2f7d7d2a7c79733a787e3a757f2c2e2a79297a297b)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668945773 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668945774 2025.02.15 18:22:25)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 2f7d7a2a7c797f397d2e3a747a297c282a282b297c)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668945779 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668945780 2025.02.15 18:22:25)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 2f7d2f2a7a782f3a70286b757f292c2a792c2b2929)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668945785 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668945786 2025.02.15 18:22:25)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 3f6d6d3a6868682a3a3b2b653a393e393c3a693c3b)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668945791 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668945792 2025.02.15 18:22:25)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 3f6d6d3a686868296c6b2e656d396b393e393c396b)
	(_ent
		(_time 1739668945789)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \35\ (_ent((i 35)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668945797 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668945798 2025.02.15 18:22:25)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 3f6d3f3b6a683f2a6c687b656f393c3939383c396b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668945803 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668945804 2025.02.15 18:22:25)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 4e1c4b4c4d194f59494b5f141b4818494c4b18484d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668945809 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668945810 2025.02.15 18:22:25)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 4e1d4a4c1e191d5844485d151b494c48184b18494c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668945815 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668945816 2025.02.15 18:22:25)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 4e1d4a4c1e191d58451a5d151b494c48184b18484f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668945821 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668945822 2025.02.15 18:22:25)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 4e1d4b4d1e194e584e195a1449494c4b18481b494d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668945827 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668945828 2025.02.15 18:22:25)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 5e0c0c5c0e0959495b0d47050f580d5857585d585f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668946294 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668946295 2025.02.15 18:22:26)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 421148404515115448135119174540441447144542)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668946301 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668946302 2025.02.15 18:22:26)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 42101e4145141e5715135718124143471444174416)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668946307 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668946308 2025.02.15 18:22:26)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 421019414514125410435719174411454745464411)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668946313 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668946314 2025.02.15 18:22:26)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 42104c41431542571d450618124441471441464444)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668946319 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668946320 2025.02.15 18:22:26)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 52000e515105054757564608575453545157045156)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668946325 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668946326 2025.02.15 18:22:26)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 52000e515105054401064308005406545354515406)
	(_ent
		(_time 1739668945788)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \35\ (_ent((i 35)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668946331 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668946332 2025.02.15 18:22:26)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 52005c505305524701051608025451545455515406)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668946337 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668946338 2025.02.15 18:22:26)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 61336a61363660766664703b346737666364376762)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668946343 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668946344 2025.02.15 18:22:26)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 61326b61653632776b67723a346663673764376663)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668946349 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668946350 2025.02.15 18:22:26)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 61326b61653632776a35723a346663673764376760)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668946355 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668946356 2025.02.15 18:22:26)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 61326a60653661776136753b666663643767346662)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668946361 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668946362 2025.02.15 18:22:26)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 71232d71752676667422682a207722777877727770)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668975048 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668975049 2025.02.15 18:22:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 90939a9f95c7c3869ac183cbc5979296c695c69790)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668975054 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668975055 2025.02.15 18:22:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9092cc9e95c6cc85c7c185cac0939195c696c596c4)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668975060 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668975061 2025.02.15 18:22:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 9092cb9e95c6c086c29185cbc596c39795979496c3)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668975066 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668975067 2025.02.15 18:22:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code a0a2aef6a3f7a0b5ffa7e4faf0a6a3a5f6a3a4a6a6)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668975072 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668975073 2025.02.15 18:22:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code a0a2fcf7a1f7f7b5a5a4b4faa5a6a1a6a3a5f6a3a4)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668975078 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668975079 2025.02.15 18:22:55)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code a0a2fcf7a1f7f7b6f3f4b1faf2a6f4a6a1a6a3a6f4)
	(_ent
		(_time 1739668975076)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668975084 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668975085 2025.02.15 18:22:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code afada1f9faf8afbafcf8ebf5ffa9aca9a9a8aca9fb)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668975090 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668975091 2025.02.15 18:22:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code afada4f8aff8aeb8a8aabef5faa9f9a8adaaf9a9ac)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668975096 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668975097 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code afaca5f8fcf8fcb9a5a9bcf4faa8ada9f9aaf9a8ad)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668975102 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668975103 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code afaca5f8fcf8fcb9a4fbbcf4faa8ada9f9aaf9a9ae)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668975108 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668975109 2025.02.15 18:22:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code bfbcb4eaece8bfa9bfe8abe5b8b8bdbae9b9eab8bc)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668975114 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668975115 2025.02.15 18:22:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code bfbde3eaece8b8a8baeca6e4eeb9ecb9b6b9bcb9be)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739668975577 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739668975578 2025.02.15 18:22:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code a3a0f0f4a5f4f0b5a9f2b0f8f6a4a1a5f5a6f5a4a3)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739668975583 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739668975584 2025.02.15 18:22:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code a3a1a6f5a5f5ffb6f4f2b6f9f3a0a2a6f5a5f6a5f7)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739668975589 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739668975590 2025.02.15 18:22:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code a3a1a1f5a5f5f3b5f1a2b6f8f6a5f0a4a6a4a7a5f0)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739668975595 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739668975596 2025.02.15 18:22:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code b3b1e4e6b3e4b3a6ecb4f7e9e3b5b0b6e5b0b7b5b5)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739668975601 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739668975602 2025.02.15 18:22:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code b3b1b6e7b1e4e4a6b6b7a7e9b6b5b2b5b0b6e5b0b7)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739668975607 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739668975608 2025.02.15 18:22:55)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code b3b1b6e7b1e4e4a5e0e7a2e9e1b5e7b5b2b5b0b5e7)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739668975613 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739668975614 2025.02.15 18:22:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code b3b1e4e6b3e4b3a6e0e4f7e9e3b5b0b5b5b4b0b5e7)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739668975619 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739668975620 2025.02.15 18:22:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code c3c191969694c2d4c4c6d29996c595c4c1c695c5c0)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739668975625 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739668975626 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code c3c09096c59490d5c9c5d09896c4c1c595c695c4c1)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739668975631 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739668975632 2025.02.15 18:22:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code c3c09096c59490d5c897d09896c4c1c595c695c5c2)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739668975637 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739668975638 2025.02.15 18:22:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code c3c09197c594c3d5c394d799c4c4c1c695c596c4c0)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739668975643 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739668975644 2025.02.15 18:22:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code d2d0d781d585d5c5d781cb8983d481d4dbd4d1d4d3)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1224          1739669625959 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669625960 2025.02.15 18:33:45)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2a2f2b2f787d2a3f7a2a6e707a2c292c2c2d292c7e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1224          1739669626561 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669626562 2025.02.15 18:33:46)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 8c898383dcdb8c99dc8cc8d6dc8a8f8a8a8b8f8ad8)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1487          1739669633240 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669633241 2025.02.15 18:33:53)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 9c9e9d93cacbcf8a96cd8fc7c99b9e9aca99ca9b9c)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669633246 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669633247 2025.02.15 18:33:53)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9c9fcb92cacac089cbcd89c6cc9f9d99ca9ac99ac8)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669633252 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669633253 2025.02.15 18:33:53)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code aba8fbfdfcfdfbbdf9aabef0feadf8acaeacafadf8)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669633258 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669633259 2025.02.15 18:33:53)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code aba8aefdfafcabbef4aceff1fbada8aefda8afadad)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669633264 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669633265 2025.02.15 18:33:53)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code aba8fcfcf8fcfcbeaeafbff1aeadaaada8aefda8af)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669633270 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669633271 2025.02.15 18:33:53)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code bbb8ecefe8ececade8efaae1e9bdefbdbabdb8bdef)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669633276 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669633277 2025.02.15 18:33:53)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code bbb8beeeeaecbbaeebbbffe1ebbdb8bdbdbcb8bdef)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669633282 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669633283 2025.02.15 18:33:53)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code bbb8bbefbfecbaacbcbeaae1eebdedbcb9beedbdb8)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669633288 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669633289 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code bbb9baefecece8adb1bda8e0eebcb9bdedbeedbcb9)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669633294 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669633295 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code cbc9ca9e9c9c98ddc09fd8909eccc9cd9dce9dcdca)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669633300 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669633301 2025.02.15 18:33:53)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code cbc9cb9f9c9ccbddcb9cdf91ccccc9ce9dcd9eccc8)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669633306 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669633307 2025.02.15 18:33:53)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code cbc89c9f9c9cccdcce98d2909acd98cdc2cdc8cdca)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669633777 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669633778 2025.02.15 18:33:53)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code bfbdb8ebece8eca9b5eeace4eab8bdb9e9bae9b8bf)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669633783 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669633784 2025.02.15 18:33:53)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code bfbceeeaece9e3aae8eeaae5efbcbebae9b9eab9eb)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669633789 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669633790 2025.02.15 18:33:53)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code bfbce9eaece9efa9edbeaae4eab9ecb8bab8bbb9ec)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669633795 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669633796 2025.02.15 18:33:53)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code bfbcbceaeae8bfaae0b8fbe5efb9bcbae9bcbbb9b9)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669633801 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669633802 2025.02.15 18:33:53)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code cecd9f9b9a9999dbcbcada94cbc8cfc8cdcb98cdca)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669633807 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669633808 2025.02.15 18:33:53)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code cecd9f9b9a9999d89d9adf949cc89ac8cfc8cdc89a)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669633813 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669633814 2025.02.15 18:33:53)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code cecdcd9a9899cedb9ece8a949ec8cdc8c8c9cdc89a)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669633819 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669633820 2025.02.15 18:33:53)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code deddd88cdd89dfc9d9dbcf848bd888d9dcdb88d8dd)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669633825 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669633826 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code dedcd98c8e898dc8d4d8cd858bd9dcd888db88d9dc)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669633831 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669633832 2025.02.15 18:33:53)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code dedcd98c8e898dc8d58acd858bd9dcd888db88d8df)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669633837 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669633838 2025.02.15 18:33:53)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code dedcd88d8e89dec8de89ca84d9d9dcdb88d88bd9dd)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669633843 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669633844 2025.02.15 18:33:53)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code edeebcbfbcbaeafae8bef4b6bcebbeebe4ebeeebec)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669634319 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669634320 2025.02.15 18:33:54)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code d2d0d780d58581c4d883c18987d5d0d484d784d5d2)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669634325 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669634326 2025.02.15 18:33:54)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e1e2b2b3e5b7bdf4b6b0f4bbb1e2e0e4b7e7b4e7b5)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669634331 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669634332 2025.02.15 18:33:54)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e1e2b5b3e5b7b1f7b3e0f4bab4e7b2e6e4e6e5e7b2)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669634337 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669634338 2025.02.15 18:33:54)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code e1e2e0b3e3b6e1f4bee6a5bbb1e7e2e4b7e2e5e7e7)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669634343 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669634344 2025.02.15 18:33:54)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e1e2b2b2e1b6b6f4e4e5f5bbe4e7e0e7e2e4b7e2e5)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669634349 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669634350 2025.02.15 18:33:54)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f1f2a2a1f1a6a6e7a2a5e0aba3f7a5f7f0f7f2f7a5)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669634355 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669634356 2025.02.15 18:33:54)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f1f2f0a0f3a6f1e4a1f1b5aba1f7f2f7f7f6f2f7a5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669634361 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669634362 2025.02.15 18:33:54)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f1f2f5a1a6a6f0e6f6f4e0aba4f7a7f6f3f4a7f7f2)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669634367 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669634368 2025.02.15 18:33:54)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f1f3f4a1f5a6a2e7fbf7e2aaa4f6f3f7a7f4a7f6f3)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669634373 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669634374 2025.02.15 18:33:54)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 01030b07055652170a55125a540603075704570700)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669634379 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669634380 2025.02.15 18:33:54)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 01030a06055601170156155b060603045707540602)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669634385 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669634386 2025.02.15 18:33:54)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 01025d06055606160452185a500752070807020700)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669635149 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669635150 2025.02.15 18:33:55)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 0e0c5e085e595d18045f1d555b090c08580b58090e)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669635155 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669635156 2025.02.15 18:33:55)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1e1d18184e48420b494f0b444e1d1f1b48184b184a)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669635161 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669635162 2025.02.15 18:33:55)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 1e1d1f184e484e084c1f0b454b184d191b191a184d)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669635167 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669635168 2025.02.15 18:33:55)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 1e1d4a1848491e0b41195a444e181d1b481d1a1818)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669635173 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669635174 2025.02.15 18:33:55)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 1e1d18194a49490b1b1a0a441b181f181d1b481d1a)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669635179 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669635180 2025.02.15 18:33:55)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2d2e2b29787a7a3b7e793c777f2b792b2c2b2e2b79)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669635185 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669635186 2025.02.15 18:33:55)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2d2e79287a7a2d387d2d69777d2b2e2b2b2a2e2b79)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669635191 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669635192 2025.02.15 18:33:55)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2d2e7c292f7a2c3a2a283c77782b7b2a2f287b2b2e)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669635197 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669635198 2025.02.15 18:33:55)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3d3f6d386c6a6e2b373b2e66683a3f3b6b386b3a3f)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669635203 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669635204 2025.02.15 18:33:55)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3d3f6d386c6a6e2b36692e66683a3f3b6b386b3b3c)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669635209 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669635210 2025.02.15 18:33:55)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 3d3f6c396c6a3d2b3d6a29673a3a3f386b3b683a3e)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669635215 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669635216 2025.02.15 18:33:55)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3d3e3b396c6a3a2a386e24666c3b6e3b343b3e3b3c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669638255 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669638256 2025.02.15 18:33:58)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 333236363564602539622068663431356536653433)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669638261 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669638262 2025.02.15 18:33:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3333603735656f2664622669633032366535663567)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669638267 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669638268 2025.02.15 18:33:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 434317404515135511425618164510444644474510)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669638273 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669638274 2025.02.15 18:33:58)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 43434240431443561c440719134540461540474545)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669638279 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669638280 2025.02.15 18:33:58)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 434310414114145646475719464542454046154047)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669638285 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669638286 2025.02.15 18:33:58)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 535300505104044500074209015507555255505507)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1224          1739669638291 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669638292 2025.02.15 18:33:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 535352515304534603531709035550555554505507)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 92(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669638297 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669638298 2025.02.15 18:33:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 535357500604524454564209065505545156055550)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669638303 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669638304 2025.02.15 18:33:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 535256505504004559554008065451550556055451)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669638309 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669638310 2025.02.15 18:33:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 626367626535317469367139376560643467346463)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669638315 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669638316 2025.02.15 18:33:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 626366636535627462357638656560673464376561)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669638321 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669638322 2025.02.15 18:33:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 626231636535657567317b39336431646b64616463)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1215          1739669803815 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669803816 2025.02.15 18:36:43)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code eebdbcbcb8b9eefbbde1aab4bee8ede8e8e9ede8ba)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739669804381 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669804382 2025.02.15 18:36:44)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2070262523772035732f647a702623262627232674)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739669805147 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669805148 2025.02.15 18:36:45)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1e4e1b1848491e0b4d115a444e181d1818191d184a)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739669805588 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669805589 2025.02.15 18:36:45)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code d383d180d384d3c680dc978983d5d0d5d5d4d0d587)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1487          1739669810518 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669810519 2025.02.15 18:36:50)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 1d1a171a4c4a4e0b174c0e46481a1f1b4b184b1a1d)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669810524 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669810525 2025.02.15 18:36:50)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1d1b411b4c4b41084a4c08474d1e1c184b1b481b49)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669810530 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669810531 2025.02.15 18:36:50)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 1d1b461b4c4b4d0b4f1c0846481b4e1a181a191b4e)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669810536 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669810537 2025.02.15 18:36:50)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 2d2b23287a7a2d38722a69777d2b2e287b2e292b2b)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669810542 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669810543 2025.02.15 18:36:50)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 2d2b7129787a7a3828293977282b2c2b2e287b2e29)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669810548 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669810549 2025.02.15 18:36:50)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2d2b7129787a7a3b7e793c777f2b792b2c2b2e2b79)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669810554 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669810555 2025.02.15 18:36:50)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 3c3a32386c6b3c296f3378666c3a3f3a3a3b3f3a68)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669810560 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669810561 2025.02.15 18:36:50)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 3c3a3739396b3d2b3b392d66693a6a3b3e396a3a3f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669810566 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669810567 2025.02.15 18:36:50)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3c3b36396a6b6f2a363a2f67693b3e3a6a396a3b3e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669810572 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669810573 2025.02.15 18:36:50)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3c3b36396a6b6f2a37682f67693b3e3a6a396a3a3d)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669810578 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669810579 2025.02.15 18:36:50)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 4c4b474f1a1b4c5a4c1b58164b4b4e491a4a194b4f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669810584 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669810585 2025.02.15 18:36:50)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 4c4a104f1a1b4b5b491f55171d4a1f4a454a4f4a4d)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669811417 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669811418 2025.02.15 18:36:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 989fc89795cfcb8e92c98bc3cd9f9a9ece9dce9f98)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669811423 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669811424 2025.02.15 18:36:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code a7a1a1f1a5f1fbb2f0f6b2fdf7a4a6a2f1a1f2a1f3)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669811429 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669811430 2025.02.15 18:36:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code a7a1a6f1a5f1f7b1f5a6b2fcf2a1f4a0a2a0a3a1f4)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669811435 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669811436 2025.02.15 18:36:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code a7a1f3f1a3f0a7b2f8a0e3fdf7a1a4a2f1a4a3a1a1)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669811441 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669811442 2025.02.15 18:36:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code b7b1b1e3b1e0e0a2b2b3a3edb2b1b6b1b4b2e1b4b3)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669811447 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669811448 2025.02.15 18:36:51)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code b7b1b1e3b1e0e0a1e4e3a6ede5b1e3b1b6b1b4b1e3)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669811453 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669811454 2025.02.15 18:36:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code b7b1e3e2b3e0b7a2e4b8f3ede7b1b4b1b1b0b4b1e3)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669811459 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669811460 2025.02.15 18:36:51)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code b7b1e6e3e6e0b6a0b0b2a6ede2b1e1b0b5b2e1b1b4)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669811465 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669811466 2025.02.15 18:36:51)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code c6c19693c59195d0ccc0d59d93c1c4c090c390c1c4)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669811471 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669811472 2025.02.15 18:36:51)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code c6c19693c59195d0cd92d59d93c1c4c090c390c0c7)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669811477 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669811478 2025.02.15 18:36:51)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code c6c19792c591c6d0c691d29cc1c1c4c390c093c1c5)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669811483 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669811484 2025.02.15 18:36:51)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code c6c0c092c591c1d1c395df9d97c095c0cfc0c5c0c7)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669812086 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669812087 2025.02.15 18:36:52)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 37306032356064213d66246c623035316132613037)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669812092 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669812093 2025.02.15 18:36:52)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4741464445111b521016521d174446421141124113)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669812098 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669812099 2025.02.15 18:36:52)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 47414144451117511546521c124114404240434114)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669812104 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669812105 2025.02.15 18:36:52)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 47411444431047521840031d174144421144434141)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669812110 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669812111 2025.02.15 18:36:52)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 47414645411010524243531d424146414442114443)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669812116 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669812117 2025.02.15 18:36:52)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 57515654510000410403460d055103515651545103)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669812122 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669812123 2025.02.15 18:36:52)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 57510455530057420458130d075154515150545103)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669812128 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669812129 2025.02.15 18:36:52)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 57510154060056405052460d025101505552015154)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669812134 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669812135 2025.02.15 18:36:52)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 57500054550004415d51440c025055510152015055)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669812140 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669812141 2025.02.15 18:36:52)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 66613166653135706d32753d336164603063306067)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669812146 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669812147 2025.02.15 18:36:52)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 66613067653166706631723c616164633060336165)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669812152 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669812153 2025.02.15 18:36:52)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 666067676531617163357f3d376035606f60656067)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669843713 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669843714 2025.02.15 18:37:23)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code c0cfcb95c59793d6ca91d39b95c7c2c696c596c7c0)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669843719 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669843720 2025.02.15 18:37:23)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code d0de8d83d5868cc58781c58a80d3d1d586d685d684)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669843725 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669843726 2025.02.15 18:37:23)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code d0de8a83d58680c682d1c58b85d683d7d5d7d4d683)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669843731 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669843732 2025.02.15 18:37:23)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code d0dedf83d387d0c58fd7948a80d6d3d586d3d4d6d6)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669843737 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669843738 2025.02.15 18:37:23)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code e0eebdb3e1b7b7f5e5e4f4bae5e6e1e6e3e5b6e3e4)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000044 55 1215          1739669843745 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669843746 2025.02.15 18:37:23)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code e0eeefb2e3b7e0f5b3efa4bab0e6e3e6e6e7e3e6b4)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669843751 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669843752 2025.02.15 18:37:23)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code e0eeeab3b6b7e1f7e7e5f1bab5e6b6e7e2e5b6e6e3)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669843757 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669843758 2025.02.15 18:37:23)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code e0efebb3e5b7b3f6eae6f3bbb5e7e2e6b6e5b6e7e2)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669843763 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669843764 2025.02.15 18:37:23)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code efe0e4bcbcb8bcf9e4bbfcb4bae8ede9b9eab9e9ee)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669843769 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669843770 2025.02.15 18:37:23)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code efe0e5bdbcb8eff9efb8fbb5e8e8edeab9e9bae8ec)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669843775 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669843776 2025.02.15 18:37:23)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code efe1b2bdbcb8e8f8eabcf6b4bee9bce9e6e9ece9ee)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669848344 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669848345 2025.02.15 18:37:28)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code e1efb1b2e5b6b2f7ebb0f2bab4e6e3e7b7e4b7e6e1)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669848350 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669848351 2025.02.15 18:37:28)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e1eee7b3e5b7bdf4b6b0f4bbb1e2e0e4b7e7b4e7b5)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669848356 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669848357 2025.02.15 18:37:28)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e1eee0b3e5b7b1f7b3e0f4bab4e7b2e6e4e6e5e7b2)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669848362 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669848363 2025.02.15 18:37:28)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code f1fea5a0f3a6f1e4aef6b5aba1f7f2f4a7f2f5f7f7)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669848368 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669848369 2025.02.15 18:37:28)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code f1fef7a1f1a6a6e4f4f5e5abf4f7f0f7f2f4a7f2f5)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669848374 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669848375 2025.02.15 18:37:28)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f1fef7a1f1a6a6e7a2a5e0aba3f7a5f7f0f7f2f7a5)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669848380 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669848381 2025.02.15 18:37:28)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 000f550703570015530f445a500603060607030654)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669848386 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669848387 2025.02.15 18:37:28)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 000f5006565701170705115a550656070205560603)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669848392 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669848393 2025.02.15 18:37:28)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 000e5106055753160a06135b550702065605560702)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669848398 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669848399 2025.02.15 18:37:28)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 000e5106055753160b54135b550702065605560601)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669848404 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669848405 2025.02.15 18:37:28)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 101e4016154710061047044a171712154616451713)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669848410 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669848411 2025.02.15 18:37:28)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 101f1716154717071543094b411643161916131611)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669848999 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669849000 2025.02.15 18:37:28)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 717f2670752622677b20622a247673772774277671)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669849005 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669849006 2025.02.15 18:37:29)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 717e707175272d642620642b217270742777247725)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669849011 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669849012 2025.02.15 18:37:29)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 717e7771752721672370642a247722767476757722)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669849017 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669849018 2025.02.15 18:37:29)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 818ed28e83d68194de86c5dbd1878284d782858787)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669849023 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669849024 2025.02.15 18:37:29)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 818e808f81d6d694848595db848780878284d78285)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669849029 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669849030 2025.02.15 18:37:29)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 818e808f81d6d697d2d590dbd387d58780878287d5)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669849035 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669849036 2025.02.15 18:37:29)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 818ed28e83d68194d28ec5dbd187828787868287d5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669849041 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669849042 2025.02.15 18:37:29)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 919ec79ec6c69086969480cbc497c7969394c79792)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669849047 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669849048 2025.02.15 18:37:29)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 919fc69e95c6c2879b9782cac4969397c794c79693)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669849053 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669849054 2025.02.15 18:37:29)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 919fc69e95c6c2879ac582cac4969397c794c79790)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669849059 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669849060 2025.02.15 18:37:29)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code a0aef6f6a5f7a0b6a0f7b4faa7a7a2a5f6a6f5a7a3)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669849065 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669849066 2025.02.15 18:37:29)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code a0afa1f6a5f7a7b7a5f3b9fbf1a6f3a6a9a6a3a6a1)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669849981 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669849982 2025.02.15 18:37:29)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 3a6c3a3f6e6d692c306b29616f3d383c6c3f6c3d3a)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669849987 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669849988 2025.02.15 18:37:29)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4a1d1c491e1c165f1d1b5f101a494b4f1c4c1f4c1e)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669849993 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669849994 2025.02.15 18:37:29)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 4a1d1b491e1c1a5c184b5f111f4c194d4f4d4e4c19)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669849999 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669850000 2025.02.15 18:37:29)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 4a1d4e49181d4a5f154d0e101a4c494f1c494e4c4c)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669850005 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669850006 2025.02.15 18:37:29)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 590e0f5a510e0e4c5c5d4d035c5f585f5a5c0f5a5d)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669850011 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669850012 2025.02.15 18:37:30)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 590e0f5a510e0e4f0a0d48030b5f0d5f585f5a5f0d)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669850017 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669850018 2025.02.15 18:37:30)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 590e5d5b530e594c0a561d03095f5a5f5f5e5a5f0d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669850023 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669850024 2025.02.15 18:37:30)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 693e6869363e687e6e6c78333c6f3f6e6b6c3f6f6a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669850029 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669850030 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 693f6969653e3a7f636f7a323c6e6b6f3f6c3f6e6b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669850035 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669850036 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 693f6969653e3a7f623d7a323c6e6b6f3f6c3f6f68)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669850041 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669850042 2025.02.15 18:37:30)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 693f6868653e697f693e7d336e6e6b6c3f6f3c6e6a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669850047 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669850048 2025.02.15 18:37:30)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 792e2f79752e7e6e7c2a6022287f2a7f707f7a7f78)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669850400 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669850401 2025.02.15 18:37:30)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code e0b6e1b3e5b7b3f6eab1f3bbb5e7e2e6b6e5b6e7e0)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669850406 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669850407 2025.02.15 18:37:30)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f0a7a7a1f5a6ace5a7a1e5aaa0f3f1f5a6f6a5f6a4)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669850412 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669850413 2025.02.15 18:37:30)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code f0a7a0a1f5a6a0e6a2f1e5aba5f6a3f7f5f7f4f6a3)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669850418 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669850419 2025.02.15 18:37:30)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code f0a7f5a1f3a7f0e5aff7b4aaa0f6f3f5a6f3f4f6f6)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669850424 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669850425 2025.02.15 18:37:30)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code ffa8a8afa8a8a8eafafbeba5faf9fef9fcfaa9fcfb)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669850430 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669850431 2025.02.15 18:37:30)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code ffa8a8afa8a8a8e9acabeea5adf9abf9fef9fcf9ab)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669850436 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669850437 2025.02.15 18:37:30)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code ffa8faaeaaa8ffeaacf0bba5aff9fcf9f9f8fcf9ab)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669850442 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669850443 2025.02.15 18:37:30)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code ffa8ffafffa8fee8f8faeea5aaf9a9f8fdfaa9f9fc)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669850448 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669850449 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 0f5909095c585c1905091c545a080d09590a59080d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669850454 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669850455 2025.02.15 18:37:30)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0f5909095c585c19045b1c545a080d09590a59090e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669850460 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669850461 2025.02.15 18:37:30)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 0f5908085c580f190f581b5508080d0a59095a080c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669850466 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669850467 2025.02.15 18:37:30)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 0f585f085c5808180a5c16545e095c0906090c090e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739669871129 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669871130 2025.02.15 18:37:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code de8fd88c8e898dc8d48fcd858bd9dcd888db88d9de)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669871135 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669871136 2025.02.15 18:37:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code de8e8e8d8e8882cb898fcb848edddfdb88d88bd88a)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669871141 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669871142 2025.02.15 18:37:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code eebeb9bcbeb8bef8bceffbb5bbe8bde9ebe9eae8bd)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669871147 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669871148 2025.02.15 18:37:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code eebeecbcb8b9eefbb1e9aab4bee8edebb8edeae8e8)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669871153 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669871154 2025.02.15 18:37:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code eebebebdbab9b9fbebeafab4ebe8efe8edebb8edea)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669871159 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669871160 2025.02.15 18:37:51)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code feaeaeaeaaa9a9e8adaaefa4acf8aaf8fff8fdf8aa)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669871165 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669871166 2025.02.15 18:37:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code feaefcafa8a9feebadf1baa4aef8fdf8f8f9fdf8aa)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669871171 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669871172 2025.02.15 18:37:51)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code feaef9aefda9ffe9f9fbefa4abf8a8f9fcfba8f8fd)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669871177 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669871178 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code feaff8aeaea9ade8f4f8eda5abf9fcf8a8fba8f9fc)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669871183 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669871184 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0d5c0a0b5c5a5e1b06591e56580a0f0b5b085b0b0c)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669871189 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669871190 2025.02.15 18:37:51)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 0d5c0b0a5c5a0d1b0d5a19570a0a0f085b0b580a0e)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669871195 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669871196 2025.02.15 18:37:51)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 0d5d5c0a5c5a0a1a085e14565c0b5e0b040b0e0b0c)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
V 000047 55 1487          1739669871662 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739669871663 2025.02.15 18:37:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code f2a3f6a2f5a5a1e4f8a3e1a9a7f5f0f4a4f7a4f5f2)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739669871668 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739669871669 2025.02.15 18:37:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f2a2a0a3f5a4aee7a5a3e7a8a2f1f3f7a4f4a7f4a6)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739669871674 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739669871675 2025.02.15 18:37:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 01515506055751175300145a540752060406050752)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739669871680 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739669871681 2025.02.15 18:37:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 01510006035601145e06455b510702045702050707)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739669871686 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739669871687 2025.02.15 18:37:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 01515207015656140405155b040700070204570205)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739669871692 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739669871693 2025.02.15 18:37:51)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 11414216114646074245004b431745171017121745)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739669871698 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739669871699 2025.02.15 18:37:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1141101713461104421e554b411712171716121745)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739669871704 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739669871705 2025.02.15 18:37:51)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 11411516464610061614004b441747161314471712)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739669871710 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739669871711 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 11401416154642071b17024a441613174714471613)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739669871716 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739669871717 2025.02.15 18:37:51)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 20712524257773362b74337b752722267625762621)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739669871722 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739669871723 2025.02.15 18:37:51)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 20712425257720362077347a272722257626752723)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739669871728 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739669871729 2025.02.15 18:37:51)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 20707325257727372573397b712673262926232621)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1479          1739673085250 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 29))
	(_version vf5)
	(_time 1739673085251 2025.02.15 19:31:25)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 0b0c090d5c5c581d015a18505e0c090d5d0e5d0c0b)
	(_ent
		(_time 1739673085248)
	)
	(_object
		(_gen(_int n -1 0 10 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739673085257 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739673085258 2025.02.15 19:31:25)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 0b0d5f0c5c5d571e5c5a1e515b080a0e5d0d5e0d5f)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739673085263 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739673085264 2025.02.15 19:31:25)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 0b0d580c5c5d5b1d590a1e505e0d580c0e0c0f0d58)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739673085269 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739673085270 2025.02.15 19:31:25)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 1b1d1d1d4a4c1b0e441c5f414b1d181e4d181f1d1d)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 10005         1739673085275 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739673085276 2025.02.15 19:31:25)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 1b1d4f1c484c4c0e1e1f0f411e1d1a1d181e4d181f)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739673085281 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739673085282 2025.02.15 19:31:25)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 1b1d4f1c484c4c0d484f0a41491d4f1d1a1d181d4f)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739673085287 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739673085288 2025.02.15 19:31:25)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2b2d2d2e7a7c2b3e78246f717b2d282d2d2c282d7f)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739673085293 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739673085294 2025.02.15 19:31:25)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2b2d282f2f7c2a3c2c2e3a717e2d7d2c292e7d2d28)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739673085299 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739673085300 2025.02.15 19:31:25)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 2b2c292f7c7c783d212d38707e2c292d7d2e7d2c29)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739673085305 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739673085306 2025.02.15 19:31:25)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 2b2c292f7c7c783d207f38707e2c292d7d2e7d2d2a)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739673085311 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739673085312 2025.02.15 19:31:25)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 3a3d393e6e6d3a2c3a6d2e603d3d383f6c3c6f3d39)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739673085317 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739673085318 2025.02.15 19:31:25)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3a3c6e3e6e6d3d2d3f6923616b3c693c333c393c3b)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1479          1739673086052 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 29))
	(_version vf5)
	(_time 1739673086053 2025.02.15 19:31:26)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 282f292c257f7b3e22793b737d2f2a2e7e2d7e2f28)
	(_ent
		(_time 1739673085247)
	)
	(_object
		(_gen(_int n -1 0 10 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739673086058 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739673086059 2025.02.15 19:31:26)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 282e7f2d257e743d7f793d72782b292d7e2e7d2e7c)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739673086064 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739673086065 2025.02.15 19:31:26)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 383e683c356e682e6a392d636d3e6b3f3d3f3c3e6b)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
V 000044 55 1480          1739673086070 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739673086071 2025.02.15 19:31:26)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 383e3d3c336f382d673f7c62683e3b3d6e3b3c3e3e)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
V 000044 55 10005         1739673086076 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739673086077 2025.02.15 19:31:26)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 383e6f3d316f6f2d3d3c2c623d3e393e3b3d6e3b3c)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . sumador_n)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000048 55 6764          1739673086082 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739673086083 2025.02.15 19:31:26)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 47411045411010511413561d154113414641444113)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739673086088 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739673086089 2025.02.15 19:31:26)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 47414244431047521448031d174144414140444113)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739673086094 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739673086095 2025.02.15 19:31:26)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 47414745161046504042561d124111404542114144)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739673086100 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739673086101 2025.02.15 19:31:26)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 47404645451014514d41541c124045411142114045)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739673086106 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739673086107 2025.02.15 19:31:26)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 57505654550004415c03440c025055510152015156)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739673086112 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739673086113 2025.02.15 19:31:26)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 57505755550057415700430d505055520151025054)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739673086118 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739673086119 2025.02.15 19:31:26)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 575100555500504052044e0c065104515e51545156)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000054 55 1524          1739673187437 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739673187438 2025.02.15 19:33:07)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3739353335616b226066226d673436326131623163)
	(_ent
		(_time 1739673187435)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1524          1739673189362 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739673189363 2025.02.15 19:33:09)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code b9b6ebecb5efe5aceee8ace3e9bab8bcefbfecbfed)
	(_ent
		(_time 1739673187434)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1524          1739673189931 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739673189932 2025.02.15 19:33:09)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code ebe4b7b9bcbdb7febcbafeb1bbe8eaeebdedbeedbf)
	(_ent
		(_time 1739673187434)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739673300720 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739673300721 2025.02.15 19:35:00)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code b8bae2edb5eee8aeeab8ade3edbeebbfbdbfbcbeeb)
	(_ent
		(_time 1739673300718)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000046 55 1059          1739673301393 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739673301394 2025.02.15 19:35:01)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 585a585a550e084e0a584d030d5e0b5f5d5f5c5e0b)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000046 55 1059          1739673302204 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739673302205 2025.02.15 19:35:02)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 8486818b85d2d492d68491dfd182d78381838082d7)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000054 55 1591          1739673470592 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 18))
	(_version vf5)
	(_time 1739673470593 2025.02.15 19:37:50)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4b181e481c1d175e1c1b5e111b484a4e1d4d1e4d1f)
	(_ent
		(_time 1739673470590)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_gen(_int o -1 0 8 \6\ (_ent((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 11(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1591          1739673471453 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 18))
	(_version vf5)
	(_time 1739673471454 2025.02.15 19:37:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code a6f5f6f0a5f0fab3f1f6b3fcf6a5a7a3f0a0f3a0f2)
	(_ent
		(_time 1739673470589)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_gen(_int o -1 0 8 \6\ (_ent((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 11(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1591          1739673471940 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 18))
	(_version vf5)
	(_time 1739673471941 2025.02.15 19:37:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 8bd8d984dcddd79edcdb9ed1db888a8edd8dde8ddf)
	(_ent
		(_time 1739673470589)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_gen(_int o -1 0 8 \6\ (_ent((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 11(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1548          1739673477189 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739673477190 2025.02.15 19:37:57)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 0d5d0b0a5c5b51185a5c18575d0e0c085b0b580b59)
	(_ent
		(_time 1739673477187)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1548          1739673477915 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739673477916 2025.02.15 19:37:57)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code dc8cdc8f8a8a80c98b8dc9868cdfddd98ada89da88)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000047 55 1275          1739673747894 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739673747895 2025.02.15 19:42:27)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 7c7a2d7d2a2b2f6a772e6f27297b7e7a2a792a7b7c)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1275          1739673748604 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739673748605 2025.02.15 19:42:28)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 3b3d6f3e6c6c682d306928606e3c393d6d3e6d3c3b)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1275          1739673750149 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739673750150 2025.02.15 19:42:30)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 46434144451115504d14551d134144401043104146)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000044 55 1480          1739673806120 fsm
(_unit VHDL(fsm_fir_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739673806121 2025.02.15 19:43:26)
	(_source(\../src/fsm_FIR_4.vhd\))
	(_parameters tan)
	(_code e7b7b7b5e3b0e7f2b8e0f1bdbfe0e5e2b1e4e3e1e1)
	(_ent
		(_time 1739673806118)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(10)(3)(4)(5)(6)(7)(8))(_sens(9)(2)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1480          1739673806839 fsm
(_unit VHDL(fsm_fir_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739673806840 2025.02.15 19:43:26)
	(_source(\../src/fsm_FIR_4.vhd\))
	(_parameters tan)
	(_code b5b3b1e0b3e2b5a0eab2a3efedb2b7b0e3b6b1b3b3)
	(_ent
		(_time 1739673806117)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(10)(3)(4)(5)(6)(7)(8))(_sens(9)(2)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1027          1739674262331 fsm
(_unit VHDL(fsm_fir_4 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739674262332 2025.02.15 19:51:02)
	(_source(\../src/fsm_FIR_4.vhd\))
	(_parameters tan)
	(_code 01510106035601145300175b590603045702050707)
	(_ent
		(_time 1739674254598)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 18(_arch(_uni))))
		(_sig(_int qn 0 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 63(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1027          1739674263014 fsm
(_unit VHDL(fsm_fir_4 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739674263015 2025.02.15 19:51:03)
	(_source(\../src/fsm_FIR_4.vhd\))
	(_parameters tan)
	(_code b1e1bfe4b3e6b1a4e3b0a7ebe9b6b3b4e7b2b5b7b7)
	(_ent
		(_time 1739674254598)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 18(_arch(_uni))))
		(_sig(_int qn 0 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 63(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1027          1739674263608 fsm
(_unit VHDL(fsm_fir_4 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739674263609 2025.02.15 19:51:03)
	(_source(\../src/fsm_FIR_4.vhd\))
	(_parameters tan)
	(_code 0353570403540316510215595b0401065500070505)
	(_ent
		(_time 1739674254598)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 18(_arch(_uni))))
		(_sig(_int qn 0 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 63(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
V 000044 55 1027          1739674264125 fsm
(_unit VHDL(fsm_fir_4 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739674264126 2025.02.15 19:51:04)
	(_source(\../src/fsm_FIR_4.vhd\))
	(_parameters tan)
	(_code 06565401035106135407105c5e0104035005020000)
	(_ent
		(_time 1739674254598)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 18(_arch(_uni))))
		(_sig(_int qn 0 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 63(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1023          1739674285198 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739674285199 2025.02.15 19:51:25)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 4d4f1d4e1a1a4d581f4c5b17154a4f4b4b4a4e4b19)
	(_ent
		(_time 1739674285196)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 18(_arch(_uni))))
		(_sig(_int qn 0 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 63(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1023          1739674287814 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739674287815 2025.02.15 19:51:27)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 8e8d8181d8d98e9bdc8f98d4d6898c8888898d88da)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 18(_arch(_uni))))
		(_sig(_int qn 0 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 22(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 63(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1023          1739674297406 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739674297407 2025.02.15 19:51:37)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 0809580f035f081d5a081e52500f0a0e0e0f0b0e5c)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 6763          1739675215805 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675215806 2025.02.15 20:06:55)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 7e707a7f2228286b2f7c682426782d797a787b797c)
	(_ent
		(_time 1739675215803)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000044 55 6763          1739675216639 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675216640 2025.02.15 20:06:56)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code cac4c99f929c9cdf9bc8dc9092cc99cdcecccfcdc8)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000044 55 6763          1739675217428 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675217429 2025.02.15 20:06:57)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code d7d9d985d98181c286d5c18d8fd184d0d3d1d2d0d5)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675217435 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675217436 2025.02.15 20:06:57)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code e7e8edb4e5b0b4f1ecb5f4bcb2e0e5e1b1e2b1e0e7)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675217441 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675217442 2025.02.15 20:06:57)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e7e9bbb5e5b1bbf2b0b6f2bdb7e4e6e2b1e1b2e1b3)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739675217447 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675217448 2025.02.15 20:06:57)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e7e9bcb5e5b1b7f1b5e7f2bcb2e1b4e0e2e0e3e1b4)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675217453 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675217454 2025.02.15 20:06:57)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code e7e9e9b5e3b0e7f2b5e7f1bdbfe0e5e1e1e0e4e1b3)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675217459 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675217460 2025.02.15 20:06:57)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f6f8aaa6f1a1a1e0a5a2e7aca4f0a2f0f7f0f5f0a2)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675217465 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675217466 2025.02.15 20:06:57)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f6f8f8a7f3a1f6e3a5f9b2aca6f0f5f0f0f1f5f0a2)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675217471 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675217472 2025.02.15 20:06:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f6f8fda6a6a1f7e1f1f3e7aca3f0a0f1f4f3a0f0f5)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675217477 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675217478 2025.02.15 20:06:57)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f6f9fca6f5a1a5e0fcf0e5ada3f1f4f0a0f3a0f1f4)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675217483 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675217484 2025.02.15 20:06:57)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 06090d00055155100d52155d530104005003500007)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675217489 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675217490 2025.02.15 20:06:57)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 06090c01055106100651125c010104035000530105)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675217495 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675217496 2025.02.15 20:06:57)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 06085b010551011103551f5d570055000f00050007)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675218291 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675218292 2025.02.15 20:06:58)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 333d663639656526623125696b3560343735363431)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675218298 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675218299 2025.02.15 20:06:58)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 424d13404515115449105119174540441447144542)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675218304 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675218305 2025.02.15 20:06:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 424c454145141e5715135718124143471444174416)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739675218310 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675218311 2025.02.15 20:06:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 424c42414514125410425719174411454745464411)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675218316 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675218317 2025.02.15 20:06:58)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 525c075053055247005244080a5550545455515406)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675218322 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675218323 2025.02.15 20:06:58)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 525c55515105054401064308005406545354515406)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675218328 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675218329 2025.02.15 20:06:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 525c075053055247015d1608025451545455515406)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675218334 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675218335 2025.02.15 20:06:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 525c02510605534555574308075404555057045451)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675218340 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675218341 2025.02.15 20:06:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 616e3061653632776b67723a346663673764376663)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675218346 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675218347 2025.02.15 20:06:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 616e3061653632776a35723a346663673764376760)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675218352 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675218353 2025.02.15 20:06:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 616e3160653661776136753b666663643767346662)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675218358 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675218359 2025.02.15 20:06:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 616f6660653666766432783a306732676867626760)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675218852 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675218853 2025.02.15 20:06:58)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 656b3665693333703467733f3d6336626163606267)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675218859 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675218860 2025.02.15 20:06:58)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 757a2274752226637e27662e207277732370237275)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675218865 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675218866 2025.02.15 20:06:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 757b7475752329602224602f257674702373207321)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739675218871 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675218872 2025.02.15 20:06:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 757b7375752325632775602e207326727072717326)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675218877 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675218878 2025.02.15 20:06:58)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 757b2675732275602775632f2d7277737372767321)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675218883 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675218884 2025.02.15 20:06:58)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 848a858a81d3d392d7d095ded682d08285828782d0)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675218889 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675218890 2025.02.15 20:06:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 848ad78b83d38491d78bc0ded482878282838782d0)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675218895 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675218896 2025.02.15 20:06:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 848ad28ad6d38593838195ded182d2838681d28287)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675218901 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675218902 2025.02.15 20:06:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 949bc39b95c3c7829e9287cfc1939692c291c29396)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675218907 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675218908 2025.02.15 20:06:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 949bc39b95c3c7829fc087cfc1939692c291c29295)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675218913 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675218914 2025.02.15 20:06:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 949bc29a95c3948294c380ce93939691c292c19397)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675218919 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675218920 2025.02.15 20:06:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 949a959a95c3938391c78dcfc592c7929d92979295)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675219738 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675219739 2025.02.15 20:06:59)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code e0efe7b3e9b6b6f5b1e2f6bab8e6b3e7e4e6e5e7e2)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675219745 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675219746 2025.02.15 20:06:59)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code e0eee3b3e5b7b3f6ebb2f3bbb5e7e2e6b6e5b6e7e0)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675219751 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675219752 2025.02.15 20:06:59)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code efe0babdbcb9b3fab8befab5bfeceeeab9e9bae9bb)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739675219757 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675219758 2025.02.15 20:06:59)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code efe0bdbdbcb9bff9bdeffab4bae9bce8eae8ebe9bc)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675219763 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675219764 2025.02.15 20:06:59)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code efe0e8bdbab8effabdeff9b5b7e8ede9e9e8ece9bb)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675219769 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675219770 2025.02.15 20:06:59)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code efe0babcb8b8b8f9bcbbfeb5bde9bbe9eee9ece9bb)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675219775 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675219776 2025.02.15 20:06:59)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code fff0f8aeaaa8ffeaacf0bba5aff9fcf9f9f8fcf9ab)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675219781 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675219782 2025.02.15 20:06:59)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code fff0fdafffa8fee8f8faeea5aaf9a9f8fdfaa9f9fc)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675219787 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675219788 2025.02.15 20:06:59)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code fff1fcafaca8ace9f5f9eca4aaf8fdf9a9faa9f8fd)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675219793 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675219794 2025.02.15 20:06:59)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code fff1fcafaca8ace9f4abeca4aaf8fdf9a9faa9f9fe)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675219799 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675219800 2025.02.15 20:06:59)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 0f010e085c580f190f581b5508080d0a59095a080c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675219805 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675219806 2025.02.15 20:06:59)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 0f0059085c5808180a5c16545e095c0906090c090e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675220637 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675220638 2025.02.15 20:07:00)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 6a65696a323c3c7f3b687c30326c396d6e6c6f6d68)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675220644 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675220645 2025.02.15 20:07:00)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 6a646d6a3e3d397c613879313f6d686c3c6f3c6d6a)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675220650 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675220651 2025.02.15 20:07:00)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 6a653b6b3e3c367f3d3b7f303a696b6f3c6c3f6c3e)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739675220656 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675220657 2025.02.15 20:07:00)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 6a653c6b3e3c3a7c386a7f313f6c396d6f6d6e6c39)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675220662 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675220663 2025.02.15 20:07:00)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 7a75797a282d7a6f287a6c20227d787c7c7d797c2e)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675220668 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675220669 2025.02.15 20:07:00)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 7a752b7b2a2d2d6c292e6b20287c2e7c7b7c797c2e)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675220674 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675220675 2025.02.15 20:07:00)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 7a75797a282d7a6f29753e202a7c797c7c7d797c2e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675220680 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675220681 2025.02.15 20:07:00)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 7a757c7b7d2d7b6d7d7f6b202f7c2c7d787f2c7c79)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675220686 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675220687 2025.02.15 20:07:00)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 89878e8785deda9f838f9ad2dc8e8b8fdf8cdf8e8b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675220692 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675220693 2025.02.15 20:07:00)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 89878e8785deda9f82dd9ad2dc8e8b8fdf8cdf8f88)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675220698 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675220699 2025.02.15 20:07:00)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 89878f8685de899f89de9dd38e8e8b8cdf8fdc8e8a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675220704 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675220705 2025.02.15 20:07:00)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 8986d88685de8e9e8cda90d2d88fda8f808f8a8f88)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675221649 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675221650 2025.02.15 20:07:01)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 525d5d5159040447035044080a5401555654575550)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675221656 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675221657 2025.02.15 20:07:01)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 626c69626535317469307139376560643467346562)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675221662 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675221663 2025.02.15 20:07:01)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 626d3f6365343e7735337738326163673464376436)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739675221668 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675221669 2025.02.15 20:07:01)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 626d38636534327430627739376431656765666431)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675221674 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675221675 2025.02.15 20:07:01)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 626d6d6363356277306274383a6560646465616436)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675221680 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675221681 2025.02.15 20:07:01)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 717e2c70712626672225602b237725777077727725)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675221686 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675221687 2025.02.15 20:07:01)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 717e7e7173267164227e352b217772777776727725)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675221692 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675221693 2025.02.15 20:07:01)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 717e7b70262670667674602b247727767374277772)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675221698 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675221699 2025.02.15 20:07:01)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 818f8a8f85d6d2978b8792dad4868387d784d78683)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675221704 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675221705 2025.02.15 20:07:01)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 818f8a8f85d6d2978ad592dad4868387d784d78780)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675221710 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675221711 2025.02.15 20:07:01)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 818f8b8e85d6819781d695db86868384d787d48682)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675221716 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675221717 2025.02.15 20:07:01)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 818edc8e85d6869684d298dad087d2878887828780)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675222661 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675222662 2025.02.15 20:07:02)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 4a451848121c1c5f1b485c10124c194d4e4c4f4d48)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675222668 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675222669 2025.02.15 20:07:02)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 59570f5a550e0a4f520b4a020c5e5b5f0f5c0f5e59)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675222674 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675222675 2025.02.15 20:07:02)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 5956595b550f054c0e084c03095a585c0f5f0c5f0d)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 1059          1739675222680 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675222681 2025.02.15 20:07:02)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 59565e5b550f094f0b594c020c5f0a5e5c5e5d5f0a)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810)
		(50529027 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274)
		(33686274 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675222686 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675222687 2025.02.15 20:07:02)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 59560b5b530e594c0b594f03015e5b5f5f5e5a5f0d)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675222692 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675222693 2025.02.15 20:07:02)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 5956595a510e0e4f0a0d48030b5f0d5f585f5a5f0d)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675222698 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675222699 2025.02.15 20:07:02)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 69663b68633e697c3a662d33396f6a6f6f6e6a6f3d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675222704 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675222705 2025.02.15 20:07:02)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 69663e69363e687e6e6c78333c6f3f6e6b6c3f6f6a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675222710 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675222711 2025.02.15 20:07:02)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 69673f69653e3a7f636f7a323c6e6b6f3f6c3f6e6b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675222716 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675222717 2025.02.15 20:07:02)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 78762e79752f2b6e732c6b232d7f7a7e2e7d2e7e79)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675222722 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675222723 2025.02.15 20:07:02)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 78762f78752f786e782f6c227f7f7a7d2e7e2d7f7b)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675222728 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675222729 2025.02.15 20:07:02)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 78777878752f7f6f7d2b6123297e2b7e717e7b7e79)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000046 55 887           1739675331181 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675331182 2025.02.15 20:08:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 2d2f7b287c7b7d3b7f793876782b7e2a282a292b7e)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000046 55 887           1739675331742 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675331743 2025.02.15 20:08:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 60623461653630763234753b356633676567646633)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 6763          1739675332682 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675332683 2025.02.15 20:08:52)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 090b5d0f095f5f1c580b1f53510f5a0e0d0f0c0e0b)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675332690 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675332691 2025.02.15 20:08:52)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 191a491e154e4a0f124b0a424c1e1b1f4f1c4f1e19)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675332696 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675332697 2025.02.15 20:08:52)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 191b1f1f154f450c4e480c43491a181c4f1f4c1f4d)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675332702 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675332703 2025.02.15 20:08:52)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 191b181f154f490f4b4d0c424c1f4a1e1c1e1d1f4a)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675332708 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675332709 2025.02.15 20:08:52)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 282a7c2d237f283d7a283e72702f2a2e2e2f2b2e7c)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675332714 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675332715 2025.02.15 20:08:52)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 282a2e2c217f7f3e7b7c39727a2e7c2e292e2b2e7c)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675332720 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675332721 2025.02.15 20:08:52)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 282a7c2d237f283d7b276c72782e2b2e2e2f2b2e7c)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675332726 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675332727 2025.02.15 20:08:52)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 282a792c767f293f2f2d39727d2e7e2f2a2d7e2e2b)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675332732 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675332733 2025.02.15 20:08:52)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 383b683d356f6b2e323e2b636d3f3a3e6e3d6e3f3a)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675332738 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675332739 2025.02.15 20:08:52)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 383b683d356f6b2e336c2b636d3f3a3e6e3d6e3e39)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675332744 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675332745 2025.02.15 20:08:52)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 383b693c356f382e386f2c623f3f3a3d6e3e6d3f3b)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675332750 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675332751 2025.02.15 20:08:52)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 383a3e3c356f3f2f3d6b2163693e6b3e313e3b3e39)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675333283 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675333284 2025.02.15 20:08:53)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 6b69396b303d3d7e3a697d31336d386c6f6d6e6c69)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675333290 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675333291 2025.02.15 20:08:53)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 6b683d6b3c3c387d603978303e6c696d3d6e3d6c6b)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675333296 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675333297 2025.02.15 20:08:53)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7a787a7a2e2c266f2d2b6f202a797b7f2c7c2f7c2e)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675333302 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675333303 2025.02.15 20:08:53)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 7a787d7a2e2c2a6c282e6f212f7c297d7f7d7e7c29)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675333308 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675333309 2025.02.15 20:08:53)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 7a78287a282d7a6f287a6c20227d787c7c7d797c2e)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675333314 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675333315 2025.02.15 20:08:53)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 7a787a7b2a2d2d6c292e6b20287c2e7c7b7c797c2e)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675333320 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675333321 2025.02.15 20:08:53)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 8a88d885d8dd8a9fd985ced0da8c898c8c8d898cde)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675333326 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675333327 2025.02.15 20:08:53)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 8a88dd848ddd8b9d8d8f9bd0df8cdc8d888fdc8c89)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675333332 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675333333 2025.02.15 20:08:53)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 8a89dc84deddd99c808c99d1df8d888cdc8fdc8d88)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675333338 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675333339 2025.02.15 20:08:53)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 8a89dc84deddd99c81de99d1df8d888cdc8fdc8c8b)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675333344 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675333345 2025.02.15 20:08:53)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 999ace9795ce998f99ce8dc39e9e9b9ccf9fcc9e9a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675333350 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675333351 2025.02.15 20:08:53)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 999b999795ce9e8e9cca80c2c89fca9f909f9a9f98)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675333824 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675333825 2025.02.15 20:08:53)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 8d8fdd83d0dbdb98dc8f9bd7d58bde8a898b888a8f)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675333831 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675333832 2025.02.15 20:08:53)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 8d8ed983dcdade9b86df9ed6d88a8f8bdb88db8a8d)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675333837 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675333838 2025.02.15 20:08:53)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 8d8f8f82dcdbd198dadc98d7dd8e8c88db8bd88bd9)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675333843 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675333844 2025.02.15 20:08:53)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 8d8f8882dcdbdd9bdfd998d6d88bde8a888a898bde)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675333849 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675333850 2025.02.15 20:08:53)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 9d9fcd93caca9d88cf9d8bc7c59a9f9b9b9a9e9bc9)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675333855 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675333856 2025.02.15 20:08:53)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 9d9f9f92c8caca8bcec98cc7cf9bc99b9c9b9e9bc9)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675333861 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675333862 2025.02.15 20:08:53)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9d9fcd93caca9d88ce92d9c7cd9b9e9b9b9a9e9bc9)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675333867 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675333868 2025.02.15 20:08:53)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 9d9fc8929fca9c8a9a988cc7c89bcb9a9f98cb9b9e)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675333873 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675333874 2025.02.15 20:08:53)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code adaef9fafcfafebba7abbef6f8aaafabfba8fbaaaf)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675333879 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675333880 2025.02.15 20:08:53)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code adaef9fafcfafebba6f9bef6f8aaafabfba8fbabac)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675333885 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675333886 2025.02.15 20:08:53)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code adaef8fbfcfaadbbadfab9f7aaaaafa8fbabf8aaae)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675333891 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675333892 2025.02.15 20:08:53)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code adafaffbfcfaaabaa8feb4f6fcabfeaba4abaeabac)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675345228 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675345229 2025.02.15 20:09:05)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 0c0d590a565a5a195d0e1a56540a5f0b080a090b0e)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675345236 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675345237 2025.02.15 20:09:05)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 1c1c4d1b4a4b4f0a174e0f47491b1e1a4a194a1b1c)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675345242 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675345243 2025.02.15 20:09:05)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1c1d1b1a4a4a40094b4d09464c1f1d194a1a491a48)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675345248 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675345249 2025.02.15 20:09:05)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 1c1d1c1a4a4a4c0a4e480947491a4f1b191b181a4f)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675345254 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675345255 2025.02.15 20:09:05)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 2b2a7e2e7a7c2b3e792b3d71732c292d2d2c282d7f)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675345260 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675345261 2025.02.15 20:09:05)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2b2a2c2f787c7c3d787f3a71792d7f2d2a2d282d7f)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675345266 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675345267 2025.02.15 20:09:05)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2b2a7e2e7a7c2b3e78246f717b2d282d2d2c282d7f)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675345272 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675345273 2025.02.15 20:09:05)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2b2a7b2f2f7c2a3c2c2e3a717e2d7d2c292e7d2d28)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675345278 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675345279 2025.02.15 20:09:05)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3b3b6a3e6c6c682d313d28606e3c393d6d3e6d3c39)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675345284 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675345285 2025.02.15 20:09:05)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3b3b6a3e6c6c682d306f28606e3c393d6d3e6d3d3a)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675345290 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675345291 2025.02.15 20:09:05)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 3b3b6b3f6c6c3b2d3b6c2f613c3c393e6d3d6e3c38)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675345296 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675345297 2025.02.15 20:09:05)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3b3a3c3f6c6c3c2c3e6822606a3d683d323d383d3a)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675345962 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675345963 2025.02.15 20:09:05)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code eaebb9b9b2bcbcffbbe8fcb0b2ecb9edeeecefede8)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675345969 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675345970 2025.02.15 20:09:05)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code fafaadaaaeada9ecf1a8e9a1affdf8fcacffacfdfa)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675345975 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675345976 2025.02.15 20:09:05)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code fafbfbabaeaca6efadabefa0aaf9fbffacfcaffcae)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675345981 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675345982 2025.02.15 20:09:05)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code fafbfcabaeacaaeca8aeefa1affca9fdfffdfefca9)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675345987 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675345988 2025.02.15 20:09:05)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code fafba9aba8adfaefa8faeca0a2fdf8fcfcfdf9fcae)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675345993 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675345994 2025.02.15 20:09:05)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 0a0b080c5a5d5d1c595e1b50580c5e0c0b0c090c5e)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675345999 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675346000 2025.02.15 20:09:05)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 0a0b5a0d585d0a1f59054e505a0c090c0c0d090c5e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675346005 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675346006 2025.02.15 20:09:05)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 0a0b5f0c0d5d0b1d0d0f1b505f0c5c0d080f5c0c09)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675346011 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675346012 2025.02.15 20:09:05)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 19194d1e154e4a0f131f0a424c1e1b1f4f1c4f1e1b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675346017 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675346018 2025.02.15 20:09:05)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 19194d1e154e4a0f124d0a424c1e1b1f4f1c4f1f18)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675346023 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675346024 2025.02.15 20:09:06)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 19194c1f154e190f194e0d431e1e1b1c4f1f4c1e1a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675346029 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675346030 2025.02.15 20:09:06)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 19181b1f154e1e0e1c4a0042481f4a1f101f1a1f18)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675348203 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675348204 2025.02.15 20:09:08)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code b4bab5e0b9e2e2a1e5b6a2eeecb2e7b3b0b2b1b3b6)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675348210 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675348211 2025.02.15 20:09:08)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code b4bbb1e0b5e3e7a2bfe6a7efe1b3b6b2e2b1e2b3b4)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675348216 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675348217 2025.02.15 20:09:08)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code b4bae7e1b5e2e8a1e3e5a1eee4b7b5b1e2b2e1b2e0)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675348222 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675348223 2025.02.15 20:09:08)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code c4ca9090c59294d29690d19f91c297c3c1c3c0c297)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675348228 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675348229 2025.02.15 20:09:08)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code c4cac590c393c4d196c4d29e9cc3c6c2c2c3c7c290)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675348234 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675348235 2025.02.15 20:09:08)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code c4ca9791c19393d29790d59e96c290c2c5c2c7c290)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675348240 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675348241 2025.02.15 20:09:08)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code c4cac590c393c4d197cb809e94c2c7c2c2c3c7c290)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675348246 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675348247 2025.02.15 20:09:08)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code d4dad0868683d5c3d3d1c58e81d282d3d6d182d2d7)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675348252 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675348253 2025.02.15 20:09:08)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code d4dbd186d58387c2ded2c78f81d3d6d282d182d3d6)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675348258 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675348259 2025.02.15 20:09:08)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code d4dbd186d58387c2df80c78f81d3d6d282d182d2d5)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675348264 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675348265 2025.02.15 20:09:08)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code e3ece7b1e5b4e3f5e3b4f7b9e4e4e1e6b5e5b6e4e0)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675348270 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675348271 2025.02.15 20:09:08)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code e3edb0b1e5b4e4f4e6b0fab8b2e5b0e5eae5e0e5e2)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675349087 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675349088 2025.02.15 20:09:09)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 1f114b184049490a4e1d094547194c181b191a181d)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675349093 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675349094 2025.02.15 20:09:09)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 2f207f2b7c787c39247d3c747a282d29792a79282f)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675349099 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675349100 2025.02.15 20:09:09)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 2f21292a7c79733a787e3a757f2c2e2a79297a297b)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675349105 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675349106 2025.02.15 20:09:09)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 2f212e2a7c797f397d7b3a747a297c282a282b297c)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675349111 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675349112 2025.02.15 20:09:09)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 2f217b2a7a782f3a7d2f397577282d2929282c297b)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675349117 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675349118 2025.02.15 20:09:09)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 3f31393a686868296c6b2e656d396b393e393c396b)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675349123 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675349124 2025.02.15 20:09:09)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 3f316b3b6a683f2a6c307b656f393c3939383c396b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675349129 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675349130 2025.02.15 20:09:09)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 3f316e3a3f683e28383a2e656a3969383d3a69393c)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675349135 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675349136 2025.02.15 20:09:09)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3f306f3a6c686c2935392c646a383d39693a69383d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675349141 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675349142 2025.02.15 20:09:09)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 4e411e4c1e191d58451a5d151b494c48184b18484f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675349147 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675349148 2025.02.15 20:09:09)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 4e411f4d1e194e584e195a1449494c4b18481b494d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675349153 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675349154 2025.02.15 20:09:09)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 4e40484d1e1949594b1d57151f481d4847484d484f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675349777 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675349778 2025.02.15 20:09:09)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code dfd18d8d808989ca8eddc98587d98cd8dbd9dad8dd)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675349784 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675349785 2025.02.15 20:09:09)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code dfd0898d8c888cc9d48dcc848ad8ddd989da89d8df)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675349790 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675349791 2025.02.15 20:09:09)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code dfd1df8c8c8983ca888eca858fdcdeda89d98ad98b)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675349796 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675349797 2025.02.15 20:09:09)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code dfd1d88c8c898fc98d8bca848ad98cd8dad8dbd98c)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675349802 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675349803 2025.02.15 20:09:09)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code eee0bcbcb8b9eefbbceef8b4b6e9ece8e8e9ede8ba)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675349808 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675349809 2025.02.15 20:09:09)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code eee0eebdbab9b9f8bdbaffb4bce8bae8efe8ede8ba)
	(_ent
		(_time 1739668975075)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675349814 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675349815 2025.02.15 20:09:09)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code eee0bcbcb8b9eefbbde1aab4bee8ede8e8e9ede8ba)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675349820 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675349821 2025.02.15 20:09:09)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code eee0b9bdedb9eff9e9ebffb4bbe8b8e9ecebb8e8ed)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675349826 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675349827 2025.02.15 20:09:09)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code fef1a8aeaea9ade8f4f8eda5abf9fcf8a8fba8f9fc)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675349832 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675349833 2025.02.15 20:09:09)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code fef1a8aeaea9ade8f5aaeda5abf9fcf8a8fba8f8ff)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675349838 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675349839 2025.02.15 20:09:09)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code fef1a9afaea9fee8fea9eaa4f9f9fcfba8f8abf9fd)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675349844 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675349845 2025.02.15 20:09:09)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code fef0feafaea9f9e9fbade7a5aff8adf8f7f8fdf8ff)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675495740 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675495741 2025.02.15 20:11:35)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 00550e06095656155102165a580653070406050702)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675495747 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675495748 2025.02.15 20:11:35)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 0f5b05095c585c19045d1c545a080d09590a59080f)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675495753 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675495754 2025.02.15 20:11:35)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 0f5a53085c59531a585e1a555f0c0e0a59095a095b)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675495759 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675495760 2025.02.15 20:11:35)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 0f5a54085c595f195d5b1a545a095c080a080b095c)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675495765 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675495766 2025.02.15 20:11:35)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 0f5a01085a580f1a5d0f195557080d0909080c095b)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675495771 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675495772 2025.02.15 20:11:35)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 1f4a4318484848094c4b0e454d194b191e191c194b)
	(_ent
		(_time 1739675495769)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675495777 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675495778 2025.02.15 20:11:35)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1f4a11194a481f0a4c105b454f191c1919181c194b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675495783 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675495784 2025.02.15 20:11:35)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 1f4a14181f481e08181a0e454a1949181d1a49191c)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675495789 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675495790 2025.02.15 20:11:35)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 1f4b15184c484c0915190c444a181d19491a49181d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675495795 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675495796 2025.02.15 20:11:35)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 2f7b252b7c787c39247b3c747a282d29792a79292e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675495801 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675495802 2025.02.15 20:11:35)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 2f7b242a7c782f392f783b7528282d2a79297a282c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675495807 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675495808 2025.02.15 20:11:35)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 2f7a732a7c7828382a7c36747e297c2926292c292e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6798          1739675503417 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675503418 2025.02.15 20:11:43)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 07540701095151125605115d5f0154000301020005)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_gen
				((S)((i 34)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675503424 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675503425 2025.02.15 20:11:43)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 07550301055054110c55145c520005015102510007)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675503430 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675503431 2025.02.15 20:11:43)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 0754550005515b125056125d570406025101520153)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675503436 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675503437 2025.02.15 20:11:43)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 07545200055157115553125c520154000200030154)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675503442 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675503443 2025.02.15 20:11:43)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 17441711134017024517014d4f1015111110141143)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675503448 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675503449 2025.02.15 20:11:43)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 17444510114040014443064d451143111611141143)
	(_ent
		(_time 1739675495768)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675503454 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675503455 2025.02.15 20:11:43)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 17441711134017024418534d471114111110141143)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675503460 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675503461 2025.02.15 20:11:43)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 17441210464016001012064d421141101512411114)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675503466 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675503467 2025.02.15 20:11:43)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 26742222257175302c20357d732124207023702124)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675503472 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675503473 2025.02.15 20:11:43)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 26742222257175302d72357d732124207023702027)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675503478 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675503479 2025.02.15 20:11:43)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 26742323257126302671327c212124237020732125)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675503484 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675503485 2025.02.15 20:11:43)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 267574232571213123753f7d772075202f20252027)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6798          1739675504248 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675504249 2025.02.15 20:11:44)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 43104c4149151556124155191b4510444745464441)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_gen
				((S)((i 34)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675504255 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675504256 2025.02.15 20:11:44)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 431148414514105548115018164441451546154443)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675504261 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675504262 2025.02.15 20:11:44)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 43101e4045151f5614125619134042461545164517)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675504267 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675504268 2025.02.15 20:11:44)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 431019404515135511175618164510444644474510)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675504273 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675504274 2025.02.15 20:11:44)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 53005c5153045346015345090b5451555554505507)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675504279 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675504280 2025.02.15 20:11:44)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 53000e505104044500074209015507555255505507)
	(_ent
		(_time 1739675495768)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675504285 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675504286 2025.02.15 20:11:44)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 53005c5153045346005c1709035550555554505507)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675504291 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675504292 2025.02.15 20:11:44)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 633069633634627464667239366535646166356560)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675504297 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675504298 2025.02.15 20:11:44)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 633168636534307569657038366461653566356461)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675504303 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675504304 2025.02.15 20:11:44)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 633168636534307568377038366461653566356562)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675504309 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675504310 2025.02.15 20:11:44)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 633169626534637563347739646461663565366460)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675504315 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675504316 2025.02.15 20:11:44)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 72212f727525756577216b29237421747b74717473)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000048 55 6764          1739675553565 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675553566 2025.02.15 20:12:33)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code e4b3b9b7e1b3b3f2b7b0f5beb6e2b0e2e5e2e7e2b0)
	(_ent
		(_time 1739675553563)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 6763          1739675555041 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675555042 2025.02.15 20:12:35)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code a1f6f1f6a9f7f7b4f0a3b7fbf9a7f2a6a5a7a4a6a3)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675555048 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675555049 2025.02.15 20:12:35)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code b0e6e4e4b5e7e3a6bbe2a3ebe5b7b2b6e6b5e6b7b0)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675555054 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675555055 2025.02.15 20:12:35)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code b0e7b2e5b5e6eca5e7e1a5eae0b3b1b5e6b6e5b6e4)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675555060 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675555061 2025.02.15 20:12:35)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code b0e7b5e5b5e6e0a6e2e4a5ebe5b6e3b7b5b7b4b6e3)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675555066 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675555067 2025.02.15 20:12:35)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code c0979094c397c0d592c0d69a98c7c2c6c6c7c3c694)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675555072 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675555073 2025.02.15 20:12:35)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code c097c295c19797d69394d19a92c694c6c1c6c3c694)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675555078 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675555079 2025.02.15 20:12:35)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code c0979094c397c0d593cf849a90c6c3c6c6c7c3c694)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675555084 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675555085 2025.02.15 20:12:35)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code c09795959697c1d7c7c5d19a95c696c7c2c596c6c3)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675555090 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675555091 2025.02.15 20:12:35)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code cf999b9a9c989cd9c5c9dc949ac8cdc999ca99c8cd)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675555096 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675555097 2025.02.15 20:12:35)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code cf999b9a9c989cd9c49bdc949ac8cdc999ca99c9ce)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675555102 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675555103 2025.02.15 20:12:35)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code cf999a9b9c98cfd9cf98db95c8c8cdca99c99ac8cc)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675555108 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675555109 2025.02.15 20:12:35)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code cf98cd9b9c98c8d8ca9cd6949ec99cc9c6c9ccc9ce)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675555581 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675555582 2025.02.15 20:12:35)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code c397c496c99595d692c1d5999bc590c4c7c5c6c4c1)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675555587 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675555588 2025.02.15 20:12:35)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code c396c096c59490d5c891d09896c4c1c595c695c4c3)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675555593 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675555594 2025.02.15 20:12:35)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code d3878680d5858fc68482c68983d0d2d685d586d587)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675555599 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675555600 2025.02.15 20:12:35)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code d3878180d58583c58187c68886d580d4d6d4d7d580)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675555605 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675555606 2025.02.15 20:12:35)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code d387d480d384d3c681d3c5898bd4d1d5d5d4d0d587)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675555611 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675555612 2025.02.15 20:12:35)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code d3878681d18484c58087c28981d587d5d2d5d0d587)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675555617 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675555618 2025.02.15 20:12:35)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code e3b7e4b1e3b4e3f6b0eca7b9b3e5e0e5e5e4e0e5b7)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675555623 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675555624 2025.02.15 20:12:35)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code e3b7e1b0b6b4e2f4e4e6f2b9b6e5b5e4e1e6b5e5e0)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675555629 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675555630 2025.02.15 20:12:35)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code e3b6e0b0e5b4b0f5e9e5f0b8b6e4e1e5b5e6b5e4e1)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675555635 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675555636 2025.02.15 20:12:35)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code e3b6e0b0e5b4b0f5e8b7f0b8b6e4e1e5b5e6b5e5e2)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675555641 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675555642 2025.02.15 20:12:35)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code f2a7f0a3f5a5f2e4f2a5e6a8f5f5f0f7a4f4a7f5f1)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675555647 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675555648 2025.02.15 20:12:35)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code f2a6a7a3f5a5f5e5f7a1eba9a3f4a1f4fbf4f1f4f3)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6763          1739675556243 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675556244 2025.02.15 20:12:36)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 54005657590202410556420e0c5207535052515356)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int S 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675556250 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675556251 2025.02.15 20:12:36)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 633665636534307568317038366461653566356463)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675556256 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675556257 2025.02.15 20:12:36)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 6337336265353f7634327639336062663565366537)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675556262 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675556263 2025.02.15 20:12:36)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 633734626535337531377638366530646664676530)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675556268 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675556269 2025.02.15 20:12:36)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 6337616263346376316375393b6461656564606537)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675556274 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675556275 2025.02.15 20:12:36)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 732723727124246520276229217527757275707527)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675556280 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675556281 2025.02.15 20:12:36)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 7327717373247366207c3729237570757574707527)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675556286 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675556287 2025.02.15 20:12:36)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 732774722624726474766229267525747176257570)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675556292 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675556293 2025.02.15 20:12:36)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 83d6858d85d4d095898590d8d6848185d586d58481)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675556298 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675556299 2025.02.15 20:12:36)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 83d6858d85d4d09588d790d8d6848185d586d58582)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675556304 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675556305 2025.02.15 20:12:36)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 83d6848c85d4839583d497d984848186d585d68480)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675556310 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675556311 2025.02.15 20:12:36)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 83d7d38c85d4849486d09ad8d285d0858a85808582)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739675590605 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675590606 2025.02.15 20:13:10)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 9b9ecc94c0cdcd8eca998dc1c39dc89c9f9d9e9c99)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675590612 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675590613 2025.02.15 20:13:10)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 9b9fc894ccccc88d90c988c0ce9c999dcd9ecd9c9b)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675590618 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675590619 2025.02.15 20:13:10)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9b9e9e95cccdc78eccca8ec1cb989a9ecd9dce9dcf)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675590624 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675590625 2025.02.15 20:13:10)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 9b9e9995cccdcb8dc9cf8ec0ce9dc89c9e9c9f9dc8)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675590630 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675590631 2025.02.15 20:13:10)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code aaaffdfcf8fdaabff8aabcf0f2ada8acacada9acfe)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675590636 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675590637 2025.02.15 20:13:10)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code aaafaffdfafdfdbcf9febbf0f8acfeacabaca9acfe)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675590642 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675590643 2025.02.15 20:13:10)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code aaaffdfcf8fdaabff9a5eef0faaca9acacada9acfe)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675590648 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675590649 2025.02.15 20:13:10)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code aaaff8fdadfdabbdadafbbf0ffacfcada8affcaca9)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675590654 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675590655 2025.02.15 20:13:10)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code babee9eeeeede9acb0bca9e1efbdb8bcecbfecbdb8)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675590660 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675590661 2025.02.15 20:13:10)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code babee9eeeeede9acb1eea9e1efbdb8bcecbfecbcbb)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675590666 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675590667 2025.02.15 20:13:10)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code babee8efeeedbaacbaedaee0bdbdb8bfecbcefbdb9)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675590672 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675590673 2025.02.15 20:13:10)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code cacfcf9e9e9dcdddcf99d3919bcc99ccc3ccc9cccb)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739675591159 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675591160 2025.02.15 20:13:11)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code bebbebeae2e8e8abefbca8e4e6b8edb9bab8bbb9bc)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675591166 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675591167 2025.02.15 20:13:11)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code bebaefeaeee9eda8b5ecade5ebb9bcb8e8bbe8b9be)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675591172 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675591173 2025.02.15 20:13:11)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code cdc8ca999c9b91d89a9cd8979dceccc89bcb98cb99)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675591178 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675591179 2025.02.15 20:13:11)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code cdc8cd999c9b9ddb9f99d89698cb9ecac8cac9cb9e)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675591184 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675591185 2025.02.15 20:13:11)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code cdc898999a9acdd89fcddb9795cacfcbcbcacecb99)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675591190 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675591191 2025.02.15 20:13:11)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code cdc8ca98989a9adb9e99dc979fcb99cbcccbcecb99)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675591196 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675591197 2025.02.15 20:13:11)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code ddd8888e8a8addc88ed299878ddbdedbdbdadedb89)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675591202 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675591203 2025.02.15 20:13:11)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code ddd88d8fdf8adccadad8cc8788db8bdadfd88bdbde)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675591208 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675591209 2025.02.15 20:13:11)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code ddd98c8f8c8a8ecbd7dbce8688dadfdb8bd88bdadf)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675591214 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675591215 2025.02.15 20:13:11)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code ddd98c8f8c8a8ecbd689ce8688dadfdb8bd88bdbdc)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675591220 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675591221 2025.02.15 20:13:11)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code ece8bcbebabbecfaecbbf8b6ebebeee9baeab9ebef)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675591226 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675591227 2025.02.15 20:13:11)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code ece9ebbebabbebfbe9bff5b7bdeabfeae5eaefeaed)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739675591706 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739675591707 2025.02.15 20:13:11)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code e0e5b3b3e9b6b6f5b1e2f6bab8e6b3e7e4e6e5e7e2)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739675591713 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739675591714 2025.02.15 20:13:11)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code e0e4b7b3e5b7b3f6ebb2f3bbb5e7e2e6b6e5b6e7e0)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739675591719 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739675591720 2025.02.15 20:13:11)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f0f5f1a1f5a6ace5a7a1e5aaa0f3f1f5a6f6a5f6a4)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739675591725 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739675591726 2025.02.15 20:13:11)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code f0f5f6a1f5a6a0e6a2a4e5aba5f6a3f7f5f7f4f6a3)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739675591731 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739675591732 2025.02.15 20:13:11)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code f0f5a3a1f3a7f0e5a2f0e6aaa8f7f2f6f6f7f3f6a4)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739675591737 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739675591738 2025.02.15 20:13:11)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f0f5f1a0f1a7a7e6a3a4e1aaa2f6a4f6f1f6f3f6a4)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739675591743 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739675591744 2025.02.15 20:13:11)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 0005500703570015530f445a500603060607030654)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739675591749 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739675591750 2025.02.15 20:13:11)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 00055506565701170705115a550656070205560603)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739675591755 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739675591756 2025.02.15 20:13:11)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 00045406055753160a06135b550702065605560702)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739675591761 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739675591762 2025.02.15 20:13:11)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0f0b5b095c585c19045b1c545a080d09590a59090e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739675591767 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739675591768 2025.02.15 20:13:11)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 0f0b5a085c580f190f581b5508080d0a59095a080c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739675591773 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739675591774 2025.02.15 20:13:11)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 0f0a0d085c5808180a5c16545e095c0906090c090e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000054 55 1548          1739685303401 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685303402 2025.02.15 22:55:03)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 28282a2d257e743d7f793d72782b292d7e2e7d2e7c)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1548          1739685303921 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685303922 2025.02.15 22:55:03)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3b3a6e3f6c6d672e6c6a2e616b383a3e6d3d6e3d6f)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1548          1739685304476 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685304477 2025.02.15 22:55:04)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 5e5f095c0e08024b090f4b040e5d5f5b08580b580a)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1548          1739685307686 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685307687 2025.02.15 22:55:07)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code f1f0f3a0f5a7ade4a6a0e4aba1f2f0f4a7f7a4f7a5)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000054 55 1548          1739685308217 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685308218 2025.02.15 22:55:08)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 040a5203055258115355115e540705015202510250)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000044 55 6724          1739685311325 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685311326 2025.02.15 22:55:11)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 29277a2d297f7f3c782b3f73712f7a2e2d2f2c2e2b)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685311332 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685311333 2025.02.15 22:55:11)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 29267e2d257e7a3f227b3a727c2e2b2f7f2c7f2e29)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685311338 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685311339 2025.02.15 22:55:11)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 2927282c257f753c7e783c73792a282c7f2f7c2f7d)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685311344 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685311345 2025.02.15 22:55:11)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 29272f2c257f793f7b7d3c727c2f7a2e2c2e2d2f7a)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739685311350 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685311351 2025.02.15 22:55:11)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 39376a3d336e392c6b392f63613e3b3f3f3e3a3f6d)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685311356 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685311357 2025.02.15 22:55:11)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 3937383c316e6e2f6a6d28636b3f6d3f383f3a3f6d)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685311362 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685311363 2025.02.15 22:55:11)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 39376a3d336e392c6a367d63693f3a3f3f3e3a3f6d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685311368 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685311369 2025.02.15 22:55:11)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 49471f4b161e485e4e4c58131c4f1f4e4b4c1f4f4a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685311374 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685311375 2025.02.15 22:55:11)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 49461e4b451e1a5f434f5a121c4e4b4f1f4c1f4e4b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685311380 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685311381 2025.02.15 22:55:11)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 49461e4b451e1a5f421d5a121c4e4b4f1f4c1f4f48)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685311386 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685311387 2025.02.15 22:55:11)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 49461f4a451e495f491e5d134e4e4b4c1f4f1c4e4a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685311392 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685311393 2025.02.15 22:55:11)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 5856595a550f5f4f5d0b4103095e0b5e515e5b5e59)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685311855 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685311856 2025.02.15 22:55:11)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 3d323b38606b6b286c3f2b67653b6e3a393b383a3f)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685311862 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685311863 2025.02.15 22:55:11)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 3d333f386c6a6e2b366f2e66683a3f3b6b386b3a3d)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685311868 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685311869 2025.02.15 22:55:11)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3d3269396c6b61286a6c28676d3e3c386b3b683b69)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685311874 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685311875 2025.02.15 22:55:11)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 3d326e396c6b6d2b6f692866683b6e3a383a393b6e)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739685311880 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685311881 2025.02.15 22:55:11)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 4c434a4f1c1b4c591e4c5a16144b4e4a4a4b4f4a18)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685311886 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685311887 2025.02.15 22:55:11)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 4c43184e1e1b1b5a1f185d161e4a184a4d4a4f4a18)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685311892 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685311893 2025.02.15 22:55:11)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 4c434a4f1c1b4c591f4308161c4a4f4a4a4b4f4a18)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685311898 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685311899 2025.02.15 22:55:11)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 5c535f5f590b5d4b5b594d06095a0a5b5e590a5a5f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685311904 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685311905 2025.02.15 22:55:11)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 5c525e5f0a0b0f4a565a4f07095b5e5a0a590a5b5e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685311910 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685311911 2025.02.15 22:55:11)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 5c525e5f0a0b0f4a57084f07095b5e5a0a590a5a5d)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685311916 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685311917 2025.02.15 22:55:11)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 5c525f5e0a0b5c4a5c0b48065b5b5e590a5a095b5f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685311922 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685311923 2025.02.15 22:55:11)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 6c63386d3a3b6b7b693f75373d6a3f6a656a6f6a6d)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685312389 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685312390 2025.02.15 22:55:12)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 505f5453590606450152460a085603575456555752)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685312396 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685312397 2025.02.15 22:55:12)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 505e5053550703465b02430b055752560655065750)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685312402 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685312403 2025.02.15 22:55:12)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 505f065255060c450701450a005351550656055604)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685312408 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685312409 2025.02.15 22:55:12)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 606f3161653630763234753b356633676567646633)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739685312414 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685312415 2025.02.15 22:55:12)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 606f6461633760753260763a386762666667636634)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685312420 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685312421 2025.02.15 22:55:12)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 606f3660613737763334713a326634666166636634)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685312426 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685312427 2025.02.15 22:55:12)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 606f646163376075336f243a306663666667636634)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685312432 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685312433 2025.02.15 22:55:12)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 6f606e6f6f386e78686a7e353a6939686d6a39696c)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685312438 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685312439 2025.02.15 22:55:12)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 6f616f6f3c383c7965697c343a686d69396a39686d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685312444 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685312445 2025.02.15 22:55:12)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 6f616f6f3c383c79643b7c343a686d69396a39696e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685312450 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685312451 2025.02.15 22:55:12)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 6f616e6e3c386f796f387b3568686d6a39693a686c)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685312456 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685312457 2025.02.15 22:55:12)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 7f70297f2c2878687a2c66242e792c7976797c797e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685313207 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685313208 2025.02.15 22:55:13)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 7c737f7d262a2a692d7e6a26247a2f7b787a797b7e)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685313214 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685313215 2025.02.15 22:55:13)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 7c727b7d2a2b2f6a772e6f27297b7e7a2a792a7b7c)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685313220 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685313221 2025.02.15 22:55:13)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 8c83dd83dadad099dbdd99d6dc8f8d89da8ad98ad8)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685313226 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685313227 2025.02.15 22:55:13)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 8c83da83dadadc9aded899d7d98adf8b898b888adf)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739685313232 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685313233 2025.02.15 22:55:13)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 8c838f83dcdb8c99de8c9ad6d48b8e8a8a8b8f8ad8)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685313238 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685313239 2025.02.15 22:55:13)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 8c83dd82dedbdb9adfd89dd6de8ad88a8d8a8f8ad8)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685313244 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685313245 2025.02.15 22:55:13)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9c939f92cccb9c89cf93d8c6cc9a9f9a9a9b9f9ac8)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685313250 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685313251 2025.02.15 22:55:13)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 9c939a9399cb9d8b9b998dc6c99aca9b9e99ca9a9f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685313256 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685313257 2025.02.15 22:55:13)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 9c929b93cacbcf8a969a8fc7c99b9e9aca99ca9b9e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685313262 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685313263 2025.02.15 22:55:13)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code aba5acfcfcfcf8bda0ffb8f0feaca9adfdaefdadaa)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685313268 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685313269 2025.02.15 22:55:13)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code aba5adfdfcfcabbdabfcbff1acaca9aefdadfeaca8)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685313274 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685313275 2025.02.15 22:55:13)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code aba4fafdfcfcacbcaef8b2f0faadf8ada2ada8adaa)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685314204 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685314205 2025.02.15 22:55:14)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 646b6b64693232713566723e3c6237636062616366)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685314211 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685314212 2025.02.15 22:55:14)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 646a6f64653337726f36773f316366623261326364)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685314217 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685314218 2025.02.15 22:55:14)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 646b3965653238713335713e346765613262316230)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685314223 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685314224 2025.02.15 22:55:14)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 747b2e74752224622620612f217227737173707227)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739685314229 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685314230 2025.02.15 22:55:14)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 747b7b74732374612674622e2c7376727273777220)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685314235 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685314236 2025.02.15 22:55:14)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 747b2975712323622720652e267220727572777220)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685314241 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685314242 2025.02.15 22:55:14)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 848b8b8b83d38491d78bc0ded482878282838782d0)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685314247 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685314248 2025.02.15 22:55:14)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 848b8e8ad6d38593838195ded182d2838681d28287)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685314253 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685314254 2025.02.15 22:55:14)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 848a8f8a85d3d7928e8297dfd1838682d281d28386)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685314259 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685314260 2025.02.15 22:55:14)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 848a8f8a85d3d7928fd097dfd1838682d281d28285)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685314265 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685314266 2025.02.15 22:55:14)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 939d999d95c4938593c487c994949196c595c69490)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685314271 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685314272 2025.02.15 22:55:14)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 939cce9d95c4948496c08ac8c295c0959a95909592)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1014          1739685889135 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685889136 2025.02.15 23:04:49)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 2e2d7e2b78792e3b7c2e387476292c2828292d287a)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1014          1739685889896 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685889897 2025.02.15 23:04:49)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 2c2c28297c7b2c397e2c3a76742b2e2a2a2b2f2a78)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1014          1739685890481 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685890482 2025.02.15 23:04:50)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 7e7e7c7e28297e6b2c7e682426797c7878797d782a)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 6724          1739685896726 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685896727 2025.02.15 23:04:56)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code d8d98d8ad98e8ecd89dace8280de8bdfdcdedddfda)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685896733 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685896734 2025.02.15 23:04:56)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code e8e8b9bbe5bfbbfee3bafbb3bdefeaeebeedbeefe8)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685896739 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685896740 2025.02.15 23:04:56)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e8e9efbae5beb4fdbfb9fdb2b8ebe9edbeeebdeebc)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685896745 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685896746 2025.02.15 23:04:56)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e8e9e8bae5beb8febabcfdb3bdeebbefedefeceebb)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739685896751 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685896752 2025.02.15 23:04:56)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code e8e9bdbae3bfe8fdbae8feb2b0efeaeeeeefebeebc)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685896757 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685896758 2025.02.15 23:04:56)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f7f6f0a7f1a0a0e1a4a3e6ada5f1a3f1f6f1f4f1a3)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685896763 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685896764 2025.02.15 23:04:56)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f7f6a2a6f3a0f7e2a4f8b3ada7f1f4f1f1f0f4f1a3)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685896769 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685896770 2025.02.15 23:04:56)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f7f6a7a7a6a0f6e0f0f2e6ada2f1a1f0f5f2a1f1f4)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685896775 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685896776 2025.02.15 23:04:56)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f7f7a6a7f5a0a4e1fdf1e4aca2f0f5f1a1f2a1f0f5)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685896781 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685896782 2025.02.15 23:04:56)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 07075101055054110c53145c520005015102510106)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685896787 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685896788 2025.02.15 23:04:56)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 07075000055007110750135d000005025101520004)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685896793 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685896794 2025.02.15 23:04:56)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 070607000550001002541e5c560154010e01040106)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685897445 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685897446 2025.02.15 23:04:57)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code a7a6f7f0a9f1f1b2f6a5b1fdffa1f4a0a3a1a2a0a5)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685897452 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685897453 2025.02.15 23:04:57)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code b6b6e2e2b5e1e5a0bde4a5ede3b1b4b0e0b3e0b1b6)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685897458 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685897459 2025.02.15 23:04:57)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code b6b7b4e3b5e0eaa3e1e7a3ece6b5b7b3e0b0e3b0e2)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685897464 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685897465 2025.02.15 23:04:57)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code b6b7b3e3b5e0e6a0e4e2a3ede3b0e5b1b3b1b2b0e5)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739685897470 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685897471 2025.02.15 23:04:57)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code b6b7e6e3b3e1b6a3e4b6a0eceeb1b4b0b0b1b5b0e2)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685897476 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685897477 2025.02.15 23:04:57)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code c6c7c493c19191d09592d79c94c092c0c7c0c5c092)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685897482 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685897483 2025.02.15 23:04:57)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code c6c79692c391c6d395c9829c96c0c5c0c0c1c5c092)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685897488 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685897489 2025.02.15 23:04:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code c6c793939691c7d1c1c3d79c93c090c1c4c390c0c5)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685897494 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685897495 2025.02.15 23:04:57)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code d6d68284d58185c0dcd0c58d83d1d4d080d380d1d4)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685897500 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685897501 2025.02.15 23:04:57)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code d6d68284d58185c0dd82c58d83d1d4d080d380d0d7)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685897506 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685897507 2025.02.15 23:04:57)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code d6d68385d581d6c0d681c28cd1d1d4d380d083d1d5)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685897512 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685897513 2025.02.15 23:04:57)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code d6d7d485d581d1c1d385cf8d87d085d0dfd0d5d0d7)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685898007 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685898008 2025.02.15 23:04:58)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code d9d7de8bd98f8fcc88dbcf8381df8adedddfdcdedb)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685898014 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685898015 2025.02.15 23:04:58)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code e9e6eabae5bebaffe2bbfab2bceeebefbfecbfeee9)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685898020 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685898021 2025.02.15 23:04:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e9e7bcbbe5bfb5fcbeb8fcb3b9eae8ecbfefbcefbd)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685898026 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685898027 2025.02.15 23:04:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e9e7bbbbe5bfb9ffbbbdfcb2bcefbaeeeceeedefba)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739685898032 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685898033 2025.02.15 23:04:58)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code e9e7eebbe3bee9fcbbe9ffb3b1eeebefefeeeaefbd)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685898038 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685898039 2025.02.15 23:04:58)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code f9f7aca9f1aeaeefaaade8a3abffadfff8fffaffad)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685898044 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685898045 2025.02.15 23:04:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f9f7fea8f3aef9ecaaf6bda3a9fffafffffefaffad)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685898050 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685898051 2025.02.15 23:04:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f9f7fba9a6aef8eefefce8a3acffaffefbfcaffffa)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685898056 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685898057 2025.02.15 23:04:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f9f6faa9f5aeaaeff3ffeaa2acfefbffaffcaffefb)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685898062 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685898063 2025.02.15 23:04:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 0807080e055f5b1e035c1b535d0f0a0e5e0d5e0e09)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685898068 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685898069 2025.02.15 23:04:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 0807090f055f081e085f1c520f0f0a0d5e0e5d0f0b)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685898074 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685898075 2025.02.15 23:04:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 08065e0f055f0f1f0d5b1153590e5b0e010e0b0e09)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685898711 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685898712 2025.02.15 23:04:58)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 98969a9799cece8dc99a8ec2c09ecb9f9c9e9d9f9a)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685898720 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685898721 2025.02.15 23:04:58)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code a8a7aeffa5fffbbea3fabbf3fdafaaaefeadfeafa8)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685898726 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685898727 2025.02.15 23:04:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code a8a6f8fea5fef4bdfff9bdf2f8aba9adfeaefdaefc)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685898732 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685898733 2025.02.15 23:04:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code a8a6fffea5fef8befafcbdf3fdaefbafadafacaefb)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739685898738 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685898739 2025.02.15 23:04:58)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code b8b6baedb3efb8adeab8aee2e0bfbabebebfbbbeec)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685898744 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685898745 2025.02.15 23:04:58)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code b8b6e8ecb1efefaeebeca9e2eabeecbeb9bebbbeec)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685898750 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685898751 2025.02.15 23:04:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code b8b6baedb3efb8adebb7fce2e8bebbbebebfbbbeec)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685898756 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685898757 2025.02.15 23:04:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code b8b6bfece6efb9afbfbda9e2edbeeebfbabdeebebb)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685898762 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685898763 2025.02.15 23:04:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code c7c8c192c59094d1cdc1d49c92c0c5c191c291c0c5)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685898768 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685898769 2025.02.15 23:04:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code c7c8c192c59094d1cc93d49c92c0c5c191c291c1c6)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685898774 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685898775 2025.02.15 23:04:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code c7c8c093c590c7d1c790d39dc0c0c5c291c192c0c4)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685898780 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685898781 2025.02.15 23:04:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code c7c99793c590c0d0c294de9c96c194c1cec1c4c1c6)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739685899093 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739685899094 2025.02.15 23:04:59)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 1f111f184049490a4e1d094547194c181b191a181d)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739685899099 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739685899100 2025.02.15 23:04:59)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 1f101b184c484c09144d0c444a181d19491a49181f)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739685899105 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739685899106 2025.02.15 23:04:59)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1f114d194c49430a484e0a454f1c1e1a49194a194b)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739685899111 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739685899112 2025.02.15 23:04:59)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 2f217a2a7c797f397d7b3a747a297c282a282b297c)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739685899117 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739685899118 2025.02.15 23:04:59)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 2f212f2a7a782f3a7d2f397577282d2929282c297b)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739685899123 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739685899124 2025.02.15 23:04:59)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2f217d2b787878397c7b3e757d297b292e292c297b)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739685899129 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739685899130 2025.02.15 23:04:59)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2f212f2a7a782f3a7c206b757f292c2929282c297b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739685899135 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739685899136 2025.02.15 23:04:59)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 3e303b3b3d693f29393b2f646b3868393c3b68383d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739685899141 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739685899142 2025.02.15 23:04:59)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3e313a3b6e696d2834382d656b393c38683b68393c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739685899147 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739685899148 2025.02.15 23:04:59)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3e313a3b6e696d28356a2d656b393c38683b68383f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739685899153 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739685899154 2025.02.15 23:04:59)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 3e313b3a6e693e283e692a6439393c3b68386b393d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739685899159 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739685899160 2025.02.15 23:04:59)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 4e401c4d1e1949594b1d57151f481d4847484d484f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1014          1739686002186 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686002187 2025.02.15 23:06:42)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code d5d2db86d382d5c087d5c38f8dd2d7d3d3d2d6d381)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1014          1739686002799 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686002800 2025.02.15 23:06:42)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 36316232336136236436206c6e3134303031353062)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 6724          1739686006036 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686006037 2025.02.15 23:06:46)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code d9ddd88bd98f8fcc88dbcf8381df8adedddfdcdedb)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686006043 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686006044 2025.02.15 23:06:46)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code e8ededbbe5bfbbfee3bafbb3bdefeaeebeedbeefe8)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686006049 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686006050 2025.02.15 23:06:46)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code e8ecbbbae5beb4fdbfb9fdb2b8ebe9edbeeebdeebc)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686006055 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686006056 2025.02.15 23:06:46)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code e8ecbcbae5beb8febabcfdb3bdeebbefedefeceebb)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739686006061 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686006062 2025.02.15 23:06:46)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code e8ece9bae3bfe8fdbae8feb2b0efeaeeeeefebeebc)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686006067 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686006068 2025.02.15 23:06:46)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code e8ecbbbbe1bfbffebbbcf9b2baeebceee9eeebeebc)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686006073 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686006074 2025.02.15 23:06:46)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code f8fcf9a9f3aff8edabf7bca2a8fefbfefefffbfeac)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686006079 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686006080 2025.02.15 23:06:46)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code f8fcfca8a6aff9effffde9a2adfeaefffafdaefefb)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686006085 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686006086 2025.02.15 23:06:46)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code f8fdfda8f5afabeef2feeba3adfffafeaefdaefffa)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686006091 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686006092 2025.02.15 23:06:46)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 07020d01055054110c53145c520005015102510106)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686006097 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686006098 2025.02.15 23:06:46)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 07020c00055007110750135d000005025101520004)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686006103 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686006104 2025.02.15 23:06:46)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 07035b000550001002541e5c560154010e01040106)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686006703 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686006704 2025.02.15 23:06:46)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 787c2f79792e2e6d297a6e22207e2b7f7c7e7d7f7a)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686006710 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686006711 2025.02.15 23:06:46)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 787d2b79752f2b6e732a6b232d7f7a7e2e7d2e7f78)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686006716 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686006717 2025.02.15 23:06:46)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 787c7d78752e246d2f296d22287b797d2e7e2d7e2c)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686006722 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686006723 2025.02.15 23:06:46)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 888c8a8785ded89edadc9dd3dd8edb8f8d8f8c8edb)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739686006728 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686006729 2025.02.15 23:06:46)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 888cdf8783df889dda889ed2d08f8a8e8e8f8b8edc)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686006734 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686006735 2025.02.15 23:06:46)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 888c8d8681dfdf9edbdc99d2da8edc8e898e8b8edc)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686006740 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686006741 2025.02.15 23:06:46)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 888cdf8783df889ddb87ccd2d88e8b8e8e8f8b8edc)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686006746 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686006747 2025.02.15 23:06:46)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 989cca97c6cf998f9f9d89c2cd9ece9f9a9dce9e9b)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686006752 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686006753 2025.02.15 23:06:46)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 989dcb9795cfcb8e929e8bc3cd9f9a9ece9dce9f9a)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686006758 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686006759 2025.02.15 23:06:46)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 989dcb9795cfcb8e93cc8bc3cd9f9a9ece9dce9e99)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686006764 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686006765 2025.02.15 23:06:46)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 989dca9695cf988e98cf8cc29f9f9a9dce9ecd9f9b)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686006770 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686006771 2025.02.15 23:06:46)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code a7a3a2f1a5f0a0b0a2f4befcf6a1f4a1aea1a4a1a6)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1023          1739686037146 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686037147 2025.02.15 23:07:17)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 5e09595c08095e4b0c5e480406595c5858595d580a)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1023          1739686037629 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686037630 2025.02.15 23:07:17)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 4215474143154257104254181a4540444445414416)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 6724          1739686041076 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686041077 2025.02.15 23:07:21)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code bfebb9ebe0e9e9aaeebda9e5e7b9ecb8bbb9bab8bd)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686041083 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686041084 2025.02.15 23:07:21)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code bfeabdebece8eca9b4edace4eab8bdb9e9bae9b8bf)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686041089 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686041090 2025.02.15 23:07:21)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code bfebebeaece9e3aae8eeaae5efbcbebae9b9eab9eb)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686041095 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686041096 2025.02.15 23:07:21)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code cf9b9c9b9c999fd99d9bda949ac99cc8cac8cbc99c)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686041101 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686041102 2025.02.15 23:07:21)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code cf9bc99b9a98cfda9dcfd99597c8cdc9c9c8ccc99b)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686041107 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686041108 2025.02.15 23:07:21)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code cf9b9b9a989898d99c9bde959dc99bc9cec9ccc99b)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686041113 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686041114 2025.02.15 23:07:21)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code cf9bc99b9a98cfda9cc08b959fc9ccc9c9c8ccc99b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686041119 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686041120 2025.02.15 23:07:21)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code df8bdc8ddf88dec8d8dace858ad989d8ddda89d9dc)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686041125 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686041126 2025.02.15 23:07:21)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code df8add8d8c888cc9d5d9cc848ad8ddd989da89d8dd)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686041131 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686041132 2025.02.15 23:07:21)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code df8add8d8c888cc9d48bcc848ad8ddd989da89d9de)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686041137 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686041138 2025.02.15 23:07:21)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code df8adc8c8c88dfc9df88cb85d8d8ddda89d98ad8dc)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686041143 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686041144 2025.02.15 23:07:21)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code eebababcbeb9e9f9ebbdf7b5bfe8bde8e7e8ede8ef)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686041585 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686041586 2025.02.15 23:07:21)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code b3e7b7e7b9e5e5a6e2b1a5e9ebb5e0b4b7b5b6b4b1)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686041592 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686041593 2025.02.15 23:07:21)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code c396c396c59490d5c891d09896c4c1c595c695c4c3)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686041598 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686041599 2025.02.15 23:07:21)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code c3979597c5959fd69492d69993c0c2c695c596c597)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686041604 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686041605 2025.02.15 23:07:21)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code c3979297c59593d59197d69896c590c4c6c4c7c590)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686041610 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686041611 2025.02.15 23:07:21)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code c397c797c394c3d691c3d5999bc4c1c5c5c4c0c597)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686041616 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686041617 2025.02.15 23:07:21)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code d3878581d18484c58087c28981d587d5d2d5d0d587)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686041622 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686041623 2025.02.15 23:07:21)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code d387d780d384d3c680dc978983d5d0d5d5d4d0d587)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686041628 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686041629 2025.02.15 23:07:21)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code d387d2818684d2c4d4d6c28986d585d4d1d685d5d0)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686041634 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686041635 2025.02.15 23:07:21)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code d386d381d58480c5d9d5c08886d4d1d585d685d4d1)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686041640 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686041641 2025.02.15 23:07:21)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code e2b7e2b1e5b5b1f4e9b6f1b9b7e5e0e4b4e7b4e4e3)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686041646 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686041647 2025.02.15 23:07:21)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code e2b7e3b0e5b5e2f4e2b5f6b8e5e5e0e7b4e4b7e5e1)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686041652 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686041653 2025.02.15 23:07:21)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code e2b6b4b0e5b5e5f5e7b1fbb9b3e4b1e4ebe4e1e4e3)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686180466 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686180467 2025.02.15 23:09:40)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 3e6c393b6268682b6f3c286466386d393a383b393c)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000044 55 6724          1739686180971 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686180972 2025.02.15 23:09:40)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 3260373739646427633024686a3461353634373530)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000044 55 1215          1739686397096 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686397097 2025.02.15 23:13:17)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 6f683f6e3a386f7a3c602b353f696c6969686c693b)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739686397616 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686397617 2025.02.15 23:13:17)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 7377747373247366207c3729237570757574707527)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739686398131 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686398132 2025.02.15 23:13:18)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 76727376732176632579322c267075707071757022)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739686399001 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686399002 2025.02.15 23:13:18)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code e1e5e1b3e3b6e1f4b2eea5bbb1e7e2e7e7e6e2e7b5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739686399861 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686399862 2025.02.15 23:13:19)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 3d396a396a6a3d286e3279676d3b3e3b3b3a3e3b69)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739686400418 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686400419 2025.02.15 23:13:20)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 6064356163376075336f243a306663666667636634)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739686401362 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686401363 2025.02.15 23:13:21)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 191c1f1f134e190c4a165d43491f1a1f1f1e1a1f4d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739686402329 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686402330 2025.02.15 23:13:22)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code e1e4e4b3e3b6e1f4b2eea5bbb1e7e2e7e7e6e2e7b5)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 6724          1739686403959 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686403960 2025.02.15 23:13:23)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 3a3f6d3f626c6c2f6b382c60623c693d3e3c3f3d38)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686403967 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686403968 2025.02.15 23:13:23)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 4a4e19481e1d195c411859111f4d484c1c4f1c4d4a)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686403973 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686403974 2025.02.15 23:13:23)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4a4f4f491e1c165f1d1b5f101a494b4f1c4c1f4c1e)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686403979 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686403980 2025.02.15 23:13:23)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 4a4f48491e1c1a5c181e5f111f4c194d4f4d4e4c19)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686403985 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686403986 2025.02.15 23:13:23)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 4a4f1d49181d4a5f184a5c10124d484c4c4d494c1e)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686403991 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686403992 2025.02.15 23:13:23)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 5a5f5f590a0d0d4c090e4b00085c0e5c5b5c595c0e)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686403997 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686403998 2025.02.15 23:13:23)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 5a5f0d58080d5a4f09551e000a5c595c5c5d595c0e)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686404003 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686404004 2025.02.15 23:13:23)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 5a5f08595d0d5b4d5d5f4b000f5c0c5d585f0c5c59)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686404009 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686404010 2025.02.15 23:13:23)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 696d3a69653e3a7f636f7a323c6e6b6f3f6c3f6e6b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686404015 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686404016 2025.02.15 23:13:23)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 696d3a69653e3a7f623d7a323c6e6b6f3f6c3f6f68)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686404021 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686404022 2025.02.15 23:13:24)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 696d3b68653e697f693e7d336e6e6b6c3f6f3c6e6a)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686404027 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686404028 2025.02.15 23:13:24)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 696c6c68653e6e7e6c3a7032386f3a6f606f6a6f68)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686404525 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686404526 2025.02.15 23:13:24)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 6d68386d303b3b783c6f7b37356b3e6a696b686a6f)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686404533 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686404534 2025.02.15 23:13:24)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 7d792c7c2c2a2e6b762f6e26287a7f7b2b782b7a7d)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686404539 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686404540 2025.02.15 23:13:24)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7d787a7d2c2b21682a2c68272d7e7c782b7b287b29)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686404545 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686404546 2025.02.15 23:13:24)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 7d787d7d2c2b2d6b2f296826287b2e7a787a797b2e)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686404551 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686404552 2025.02.15 23:13:24)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 8c89d983dcdb8c99de8c9ad6d48b8e8a8a8b8f8ad8)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686404557 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686404558 2025.02.15 23:13:24)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 8c898b82dedbdb9adfd89dd6de8ad88a8d8a8f8ad8)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686404563 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686404564 2025.02.15 23:13:24)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 8c89d983dcdb8c99df83c8d6dc8a8f8a8a8b8f8ad8)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686404569 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686404570 2025.02.15 23:13:24)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 8c89dc8289db8d9b8b899dd6d98ada8b8e89da8a8f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686404575 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686404576 2025.02.15 23:13:24)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 9c98cd93cacbcf8a969a8fc7c99b9e9aca99ca9b9e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686404581 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686404582 2025.02.15 23:13:24)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 9c98cd93cacbcf8a97c88fc7c99b9e9aca99ca9a9d)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686404587 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686404588 2025.02.15 23:13:24)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 9c98cc92cacb9c8a9ccb88c69b9b9e99ca9ac99b9f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686404593 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686404594 2025.02.15 23:13:24)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code abaeacfdfcfcacbcaef8b2f0faadf8ada2ada8adaa)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686407079 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686407080 2025.02.15 23:13:27)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 6f6d6f6f3039397a3e6d793537693c686b696a686d)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(LDR))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(LDR))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(LDR))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(LDR))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686407086 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686407087 2025.02.15 23:13:27)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 6f6c6b6f3c383c79643d7c343a686d69396a39686f)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686407092 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686407093 2025.02.15 23:13:27)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 7f7d2d7f2c29236a282e6a252f7c7e7a29792a792b)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686407098 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686407099 2025.02.15 23:13:27)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 7f7d2a7f2c292f692d2b6a242a792c787a787b792c)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686407104 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686407105 2025.02.15 23:13:27)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 7f7d7f7f2a287f6a2d7f692527787d7979787c792b)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686407110 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686407111 2025.02.15 23:13:27)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 7f7d2d7e282828692c2b6e252d792b797e797c792b)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686407116 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686407117 2025.02.15 23:13:27)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 8f8d8f80dad88f9adc80cbd5df898c8989888c89db)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686407122 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686407123 2025.02.15 23:13:27)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 8f8d8a818fd88e98888a9ed5da89d9888d8ad9898c)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686407128 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686407129 2025.02.15 23:13:27)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 8f8c8b81dcd8dc9985899cd4da888d89d98ad9888d)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686407134 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686407135 2025.02.15 23:13:27)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 8f8c8b81dcd8dc9984db9cd4da888d89d98ad9898e)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686407140 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686407141 2025.02.15 23:13:27)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 9e9d9b90cec99e889ec98ac499999c9bc898cb999d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686407146 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686407147 2025.02.15 23:13:27)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 9e9ccc90cec999899bcd87c5cf98cd9897989d989f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686452293 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686452294 2025.02.15 23:14:12)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 1242131519444407431004484a1441151614171510)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000044 55 6724          1739686453022 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686453023 2025.02.15 23:14:13)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code e1b1eeb2e9b7b7f4b0e3f7bbb9e7b2e6e5e7e4e6e3)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000044 55 6724          1739686453843 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686453844 2025.02.15 23:14:13)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 1d4d4f1a404b4b084c1f0b47451b4e1a191b181a1f)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686453850 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686453851 2025.02.15 23:14:13)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 1d4c4b1a4c4a4e0b164f0e46481a1f1b4b184b1a1d)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686453856 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686453857 2025.02.15 23:14:13)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1d4d1d1b4c4b41084a4c08474d1e1c184b1b481b49)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686453862 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686453863 2025.02.15 23:14:13)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 2d7d2a287c7b7d3b7f793876782b7e2a282a292b7e)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686453868 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686453869 2025.02.15 23:14:13)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 2d7d7f287a7a2d387f2d3b77752a2f2b2b2a2e2b79)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686453874 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686453875 2025.02.15 23:14:13)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2d7d2d29787a7a3b7e793c777f2b792b2c2b2e2b79)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686453880 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686453881 2025.02.15 23:14:13)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2d7d7f287a7a2d387e2269777d2b2e2b2b2a2e2b79)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686453886 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686453887 2025.02.15 23:14:13)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 3c6c6b39396b3d2b3b392d66693a6a3b3e396a3a3f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686453892 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686453893 2025.02.15 23:14:13)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3c6d6a396a6b6f2a363a2f67693b3e3a6a396a3b3e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686453898 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686453899 2025.02.15 23:14:13)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3c6d6a396a6b6f2a37682f67693b3e3a6a396a3a3d)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686453904 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686453905 2025.02.15 23:14:13)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 4c1d1b4f1a1b4c5a4c1b58164b4b4e491a4a194b4f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686453910 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686453911 2025.02.15 23:14:13)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 4c1c4c4f1a1b4b5b491f55171d4a1f4a454a4f4a4d)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686456513 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686456514 2025.02.15 23:14:16)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 8d8b8c83d0dbdb98dc8f9bd7d58bde8a898b888a8f)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686456520 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686456521 2025.02.15 23:14:16)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 8d8a8883dcdade9b86df9ed6d88a8f8bdb88db8a8d)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686456526 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686456527 2025.02.15 23:14:16)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 8d8bde82dcdbd198dadc98d7dd8e8c88db8bd88bd9)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686456532 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686456533 2025.02.15 23:14:16)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 8d8bd982dcdbdd9bdfd998d6d88bde8a888a898bde)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686456538 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686456539 2025.02.15 23:14:16)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 9d9b9c93caca9d88cf9d8bc7c59a9f9b9b9a9e9bc9)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686456544 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686456545 2025.02.15 23:14:16)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 9d9bce92c8caca8bcec98cc7cf9bc99b9c9b9e9bc9)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686456550 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686456551 2025.02.15 23:14:16)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9d9b9c93caca9d88ce92d9c7cd9b9e9b9b9a9e9bc9)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686456556 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686456557 2025.02.15 23:14:16)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code acaaa8fba9fbadbbaba9bdf6f9aafaabaea9faaaaf)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686456562 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686456563 2025.02.15 23:14:16)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code acaba9fbfafbffbaa6aabff7f9abaeaafaa9faabae)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686456568 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686456569 2025.02.15 23:14:16)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code acaba9fbfafbffbaa7f8bff7f9abaeaafaa9faaaad)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686456574 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686456575 2025.02.15 23:14:16)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code acaba8fafafbacbaacfbb8f6ababaea9faaaf9abaf)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686456580 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686456581 2025.02.15 23:14:16)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code bcbaefe9eaebbbabb9efa5e7edbaefbab5babfbabd)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686456946 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686456947 2025.02.15 23:14:16)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 33353c3639656526623125696b3560343735363431)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686456953 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686456954 2025.02.15 23:14:16)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 424549404515115449105119174540441447144542)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686456959 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686456960 2025.02.15 23:14:16)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 42441f4145141e5715135718124143471444174416)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686456965 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686456966 2025.02.15 23:14:16)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 424418414514125410165719174411454745464411)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1023          1739686456971 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686456972 2025.02.15 23:14:16)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 42444d4143154257104254181a4540444445414416)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686456977 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686456978 2025.02.15 23:14:16)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 52540f515105054401064308005406545354515406)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686456983 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686456984 2025.02.15 23:14:16)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 52545d5053055247015d1608025451545455515406)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686456989 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686456990 2025.02.15 23:14:16)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 525458510605534555574308075404555057045451)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686456995 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686456996 2025.02.15 23:14:16)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 626569626535317468647139376560643467346560)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686457001 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686457002 2025.02.15 23:14:16)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 626569626535317469367139376560643467346463)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686457007 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686457008 2025.02.15 23:14:16)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 626568636535627462357638656560673464376561)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686457013 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686457014 2025.02.15 23:14:16)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 62643f636535657567317b39336431646b64616463)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1014          1739686623401 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686623402 2025.02.15 23:17:03)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 68676d69633f687d3a687e32306f6a6e6e6f6b6e3c)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1014          1739686623972 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686623973 2025.02.15 23:17:03)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code aaa5a9fcf8fdaabff8aabcf0f2ada8acacada9acfe)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1014          1739686624534 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686624535 2025.02.15 23:17:04)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code ddd2dc8e8a8addc88fddcb8785dadfdbdbdadedb89)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1014          1739686625374 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686625375 2025.02.15 23:17:05)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 28277c2d237f283d7a283e72702f2a2e2e2f2b2e7c)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 6724          1739686628003 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686628004 2025.02.15 23:17:08)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 693e6a69693f3f7c386b7f33316f3a6e6d6f6c6e6b)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686628010 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686628011 2025.02.15 23:17:08)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 693f6e69653e3a7f623b7a323c6e6b6f3f6c3f6e69)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686628016 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686628017 2025.02.15 23:17:08)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 792e2879752f256c2e286c23297a787c2f7f2c7f2d)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686628022 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686628023 2025.02.15 23:17:08)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 792e2f79752f296f2b2d6c222c7f2a7e7c7e7d7f2a)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739686628028 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686628029 2025.02.15 23:17:08)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 792e7a79732e796c2b796f23217e7b7f7f7e7a7f2d)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686628034 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686628035 2025.02.15 23:17:08)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 792e2878712e2e6f2a2d68232b7f2d7f787f7a7f2d)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686628040 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686628041 2025.02.15 23:17:08)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 89de8a8683de899cda86cdd3d98f8a8f8f8e8a8fdd)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686628046 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686628047 2025.02.15 23:17:08)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 89de8f87d6de889e8e8c98d3dc8fdf8e8b8cdf8f8a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686628052 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686628053 2025.02.15 23:17:08)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 89df8e8785deda9f838f9ad2dc8e8b8fdf8cdf8e8b)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686628058 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686628059 2025.02.15 23:17:08)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 89df8e8785deda9f82dd9ad2dc8e8b8fdf8cdf8f88)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686628064 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686628065 2025.02.15 23:17:08)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 98ce9e9695cf988e98cf8cc29f9f9a9dce9ecd9f9b)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686628070 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686628071 2025.02.15 23:17:08)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 98cfc99695cf9f8f9dcb81c3c99ecb9e919e9b9e99)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686628580 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686628581 2025.02.15 23:17:08)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code abfcaafcf0fdfdbefaa9bdf1f3adf8acafadaeaca9)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686628587 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686628588 2025.02.15 23:17:08)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code abfdaefcfcfcf8bda0f9b8f0feaca9adfdaefdacab)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686628593 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686628594 2025.02.15 23:17:08)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code bbece8eeecede7aeeceaaee1ebb8babeedbdeebdef)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686628599 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686628600 2025.02.15 23:17:08)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code bbecefeeecedebade9efaee0eebde8bcbebcbfbde8)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739686628605 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686628606 2025.02.15 23:17:08)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code bbecbaeeeaecbbaee9bbade1e3bcb9bdbdbcb8bdef)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686628611 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686628612 2025.02.15 23:17:08)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code bbece8efe8ececade8efaae1e9bdefbdbabdb8bdef)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686628617 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686628618 2025.02.15 23:17:08)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code cb9cca9f9a9ccbde98c48f919bcdc8cdcdccc8cd9f)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686628623 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686628624 2025.02.15 23:17:08)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code cb9ccf9ecf9ccadcccceda919ecd9dccc9ce9dcdc8)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686628629 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686628630 2025.02.15 23:17:08)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code cb9dce9e9c9c98ddc1cdd8909eccc9cd9dce9dccc9)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686628635 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686628636 2025.02.15 23:17:08)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code cb9dce9e9c9c98ddc09fd8909eccc9cd9dce9dcdca)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686628641 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686628642 2025.02.15 23:17:08)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code da8cde898e8ddaccda8dce80ddddd8df8cdc8fddd9)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686628647 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686628648 2025.02.15 23:17:08)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code da8d89898e8dddcddf89c3818bdc89dcd3dcd9dcdb)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686630746 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686630747 2025.02.15 23:17:10)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 27732123297171327625317d7f2174202321222025)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686630753 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686630754 2025.02.15 23:17:10)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 27722523257074312c75347c722025217122712027)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686630759 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686630760 2025.02.15 23:17:10)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 2773732225717b327076327d772426227121722173)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686630765 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686630766 2025.02.15 23:17:10)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 27737422257177317573327c722174202220232174)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739686630771 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686630772 2025.02.15 23:17:10)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 37633133336037226537216d6f3035313130343163)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686630777 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686630778 2025.02.15 23:17:10)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 37636332316060216463266d653163313631343163)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686630783 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686630784 2025.02.15 23:17:10)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 37633133336037226438736d673134313130343163)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686630789 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686630790 2025.02.15 23:17:10)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 37633432666036203032266d623161303532613134)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686630795 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686630796 2025.02.15 23:17:10)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 47124545451014514d41541c124045411142114045)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686630801 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686630802 2025.02.15 23:17:10)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 47124545451014514c13541c124045411142114146)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686630807 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686630808 2025.02.15 23:17:10)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 47124444451047514710531d404045421141124044)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686630813 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686630814 2025.02.15 23:17:10)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 471313444510405042145e1c164114414e41444146)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739686631339 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739686631340 2025.02.15 23:17:11)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 792d7d78792f2f6c287b6f23217f2a7e7d7f7c7e7b)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739686631348 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739686631349 2025.02.15 23:17:11)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 792c7978752e2a6f722b6a222c7e7b7f2f7c2f7e79)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739686631354 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739686631355 2025.02.15 23:17:11)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 792d2f79752f256c2e286c23297a787c2f7f2c7f2d)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739686631360 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739686631361 2025.02.15 23:17:11)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 792d2879752f296f2b2d6c222c7f2a7e7c7e7d7f2a)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739686631366 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739686631367 2025.02.15 23:17:11)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 89dd8d8683de899cdb899fd3d18e8b8f8f8e8a8fdd)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739686631372 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739686631373 2025.02.15 23:17:11)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 89dddf8781dede9fdadd98d3db8fdd8f888f8a8fdd)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739686631378 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739686631379 2025.02.15 23:17:11)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 89dd8d8683de899cda86cdd3d98f8a8f8f8e8a8fdd)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 79(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739686631384 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739686631385 2025.02.15 23:17:11)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 98cc9997c6cf998f9f9d89c2cd9ece9f9a9dce9e9b)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739686631390 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739686631391 2025.02.15 23:17:11)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 98cd989795cfcb8e929e8bc3cd9f9a9ece9dce9f9a)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739686631396 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739686631397 2025.02.15 23:17:11)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 98cd989795cfcb8e93cc8bc3cd9f9a9ece9dce9e99)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739686631402 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739686631403 2025.02.15 23:17:11)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 98cd999695cf988e98cf8cc29f9f9a9dce9ecd9f9b)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739686631408 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739686631409 2025.02.15 23:17:11)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 98ccce9695cf9f8f9dcb81c3c99ecb9e919e9b9e99)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 1215          1739687030910 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739687030911 2025.02.15 23:23:50)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 44111047431344511713001e144247424243474210)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(6)(7)(9))(_sens(2)(3)(8)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739687031546 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739687031547 2025.02.15 23:23:51)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code c4919690c393c4d19793809e94c2c7c2c2c3c7c290)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 1215          1739687032051 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739687032052 2025.02.15 23:23:52)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code b8ede8edb3efb8adebeffce2e8bebbbebebfbbbeec)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000044 55 6724          1739687037429 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739687037430 2025.02.15 23:23:57)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code b7e4b5e3b9e1e1a2e6b5a1edefb1e4b0b3b1b2b0b5)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739687037436 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739687037437 2025.02.15 23:23:57)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code c795c192c59094d1cc95d49c92c0c5c191c291c0c7)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739687037442 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739687037443 2025.02.15 23:23:57)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code c7949793c5919bd29096d29d97c4c6c291c192c193)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739687037448 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739687037449 2025.02.15 23:23:57)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code c7949093c59197d19593d29c92c194c0c2c0c3c194)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739687037454 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739687037455 2025.02.15 23:23:57)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code c794c593c390c7d295c7d19d9fc0c5c1c1c0c4c193)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739687037460 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739687037461 2025.02.15 23:23:57)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code d6858684d18181c08582c78c84d082d0d7d0d5d082)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739687037466 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739687037467 2025.02.15 23:23:57)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code d685d485d381d6c38581928c86d0d5d0d0d1d5d082)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739687037472 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739687037473 2025.02.15 23:23:57)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code d685d1848681d7c1d1d3c78c83d080d1d4d380d0d5)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739687037478 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739687037479 2025.02.15 23:23:57)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code e6b4e0b5e5b1b5f0ece0f5bdb3e1e4e0b0e3b0e1e4)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739687037484 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739687037485 2025.02.15 23:23:57)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code e6b4e0b5e5b1b5f0edb2f5bdb3e1e4e0b0e3b0e0e7)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739687037490 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739687037491 2025.02.15 23:23:57)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code e6b4e1b4e5b1e6f0e6b1f2bce1e1e4e3b0e0b3e1e5)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739687037496 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739687037497 2025.02.15 23:23:57)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code e6b5b6b4e5b1e1f1e3b5ffbdb7e0b5e0efe0e5e0e7)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6724          1739687038254 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739687038255 2025.02.15 23:23:58)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code f3a0f2a3f9a5a5e6a2f1e5a9abf5a0f4f7f5f6f4f1)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
		(fsm_FIR
			(_object
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int STF -1 0 88(_ent (_in))))
				(_port(_int EOP -1 0 89(_ent (_in))))
				(_port(_int REG -1 0 90(_ent (_out))))
				(_port(_int RDY -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 108(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 109(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 110(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 111(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 112(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 113(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 114(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 115(_comp fsm_FIR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((EOP)(EOF))
			((REG)(LDR))
			((RDY)(RDY))
		)
		(_use(_ent . fsm_FIR)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 99(_arch(_uni))))
		(_sig(_int LDR -1 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 100(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 100(_arch(_uni))))
		(_sig(_int X1 4 0 100(_arch(_uni))))
		(_sig(_int X2 4 0 100(_arch(_uni))))
		(_sig(_int X3 4 0 100(_arch(_uni))))
		(_sig(_int X4 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 101(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 101(_arch(_uni))))
		(_sig(_int I 5 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 102(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 102(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739687038261 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739687038262 2025.02.15 23:23:58)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code f3a1f6a3f5a4a0e5f8a1e0a8a6f4f1f5a5f6a5f4f3)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739687038267 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739687038268 2025.02.15 23:23:58)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 03505f0405555f1654521659530002065505560557)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739687038273 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739687038274 2025.02.15 23:23:58)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 035058040555531551571658560550040604070550)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1014          1739687038279 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739687038280 2025.02.15 23:23:58)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 03500d0403540316510315595b0401050504000557)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 0 0 17(_arch(_uni))))
		(_sig(_int qn 0 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 62(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739687038285 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739687038286 2025.02.15 23:23:58)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 03505f050154541550571259510557050205000557)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739687038291 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739687038292 2025.02.15 23:23:58)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 13401d151344130640445749431510151514101547)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739687038297 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739687038298 2025.02.15 23:23:58)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 134018144644120414160249461545141116451510)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739687038303 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739687038304 2025.02.15 23:23:58)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 134119141544400519150048461411154516451411)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739687038309 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739687038310 2025.02.15 23:23:58)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 134119141544400518470048461411154516451512)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739687038315 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739687038316 2025.02.15 23:23:58)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 227029272575223422753678252520277424772521)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739687038321 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739687038322 2025.02.15 23:23:58)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 22717e272575253527713b79732471242b24212423)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 892           1739688428572 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688428573 2025.02.15 23:47:08)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code dcdb8f8f8c8bdcc9898fca8684dbdedadadbdfda88)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000044 55 892           1739688429277 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688429278 2025.02.15 23:47:09)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 9b9f9c95cacc9b8ecec88dc1c39c999d9d9c989dcf)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000044 55 892           1739688429952 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688429953 2025.02.15 23:47:09)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 4a4e4849181d4a5f1f195c10124d484c4c4d494c1e)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000044 55 6183          1739688765775 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688765776 2025.02.15 23:52:45)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 0f0d0d095059591a5f0c195557095c080b090a080d)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 94(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 95(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 96(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 97(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739688765782 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688765783 2025.02.15 23:52:45)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 1f1c19184c484c09144d0c444a181d19491a49181f)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688765788 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688765789 2025.02.15 23:52:45)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 1f1d4f194c49430a484e0a454f1c1e1a49194a194b)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688765794 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688765795 2025.02.15 23:52:45)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 1f1d48194c494f094d4b0a444a194c181a181b194c)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688765800 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688765801 2025.02.15 23:52:45)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 1f1d1d194a481f0a4a4c094547181d1919181c194b)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688765806 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688765807 2025.02.15 23:52:45)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 2e2c7e2a7a7979387d7a3f747c287a282f282d287a)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688765812 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688765813 2025.02.15 23:52:45)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 2e2c2c2b78792e3b7d796a747e282d2828292d287a)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688765818 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688765819 2025.02.15 23:52:45)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2e2c292a2d792f39292b3f747b2878292c2b78282d)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688765824 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688765825 2025.02.15 23:52:45)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 3e3d383b6e696d2834382d656b393c38683b68393c)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688765830 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688765831 2025.02.15 23:52:45)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 3e3d383b6e696d28356a2d656b393c38683b68383f)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688765836 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688765837 2025.02.15 23:52:45)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 3e3d393a6e693e283e692a6439393c3b68386b393d)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688765842 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688765843 2025.02.15 23:52:45)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3e3c6e3a6e6939293b6d27656f386d3837383d383f)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6183          1739688766413 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688766414 2025.02.15 23:52:46)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 9092909f99c6c685c09386cac896c3979496959792)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 94(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 95(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 96(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 97(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739688766420 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688766421 2025.02.15 23:52:46)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 9f9c9b90ccc8cc8994cd8cc4ca989d99c99ac9989f)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688766426 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688766427 2025.02.15 23:52:46)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9f9dcd91ccc9c38ac8ce8ac5cf9c9e9ac999ca99cb)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688766432 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688766433 2025.02.15 23:52:46)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 9f9dca91ccc9cf89cdcb8ac4ca99cc989a989b99cc)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688766438 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688766439 2025.02.15 23:52:46)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 9f9d9f91cac89f8acacc89c5c7989d9999989c99cb)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688766444 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688766445 2025.02.15 23:52:46)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code afadfdf8f8f8f8b9fcfbbef5fda9fba9aea9aca9fb)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688766450 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688766451 2025.02.15 23:52:46)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code afadaff9faf8afbafcf8ebf5ffa9aca9a9a8aca9fb)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688766456 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688766457 2025.02.15 23:52:46)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code afadaaf8aff8aeb8a8aabef5faa9f9a8adaaf9a9ac)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688766462 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688766463 2025.02.15 23:52:46)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code afacabf8fcf8fcb9a5a9bcf4faa8ada9f9aaf9a8ad)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688766468 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688766469 2025.02.15 23:52:46)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code bebdbaeaeee9eda8b5eaade5ebb9bcb8e8bbe8b8bf)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688766474 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688766475 2025.02.15 23:52:46)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code bebdbbebeee9bea8bee9aae4b9b9bcbbe8b8ebb9bd)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688766480 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688766481 2025.02.15 23:52:46)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code bebcecebeee9b9a9bbeda7e5efb8edb8b7b8bdb8bf)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6183          1739688767343 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688767344 2025.02.15 23:52:47)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 393b6e3c396f6f2c693a2f63613f6a3e3d3f3c3e3b)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 94(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 95(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 96(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 97(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739688767349 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688767350 2025.02.15 23:52:47)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 393a6a3c356e6a2f326b2a626c3e3b3f6f3c6f3e39)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688767355 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688767356 2025.02.15 23:52:47)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 393b3c3d356f652c6e682c63693a383c6f3f6c3f6d)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688767361 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688767362 2025.02.15 23:52:47)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 494b4b4a451f195f1b1d5c121c4f1a4e4c4e4d4f1a)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688767367 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688767368 2025.02.15 23:52:47)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 494b1e4a431e495c1c1a5f13114e4b4f4f4e4a4f1d)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688767373 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688767374 2025.02.15 23:52:47)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 494b4c4b411e1e5f1a1d58131b4f1d4f484f4a4f1d)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688767379 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688767380 2025.02.15 23:52:47)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 494b1e4a431e495c1a1e0d13194f4a4f4f4e4a4f1d)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688767385 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688767386 2025.02.15 23:52:47)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 585a0a5b060f594f5f5d49020d5e0e5f5a5d0e5e5b)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688767391 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688767392 2025.02.15 23:52:47)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 585b0b5b550f0b4e525e4b030d5f5a5e0e5d0e5f5a)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688767397 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688767398 2025.02.15 23:52:47)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 585b0b5b550f0b4e530c4b030d5f5a5e0e5d0e5e59)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688767403 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688767404 2025.02.15 23:52:47)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 585b0a5a550f584e580f4c025f5f5a5d0e5e0d5f5b)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688767409 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688767410 2025.02.15 23:52:47)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 686a6d69653f6f7f6d3b7133396e3b6e616e6b6e69)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6183          1739688768192 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688768193 2025.02.15 23:52:48)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 8587d78b89d3d390d58693dfdd83d6828183808287)
	(_ent
		(_time 1739675215802)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 1 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 6 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 7 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 8 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 9 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 10 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 12 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 13 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 94(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 95(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 96(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 97(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 14 -1)
)
I 000047 55 1275          1739688768199 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688768200 2025.02.15 23:52:48)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 8586d38b85d2d6938ed796ded0828783d380d38285)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688768205 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688768206 2025.02.15 23:52:48)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 9496949a95c2c881c3c581cec4979591c292c192c0)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688768211 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688768212 2025.02.15 23:52:48)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 9496939a95c2c482c6c081cfc192c79391939092c7)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688768217 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688768218 2025.02.15 23:52:48)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 9496c69a93c39481c1c782cecc93969292939792c0)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688768223 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688768224 2025.02.15 23:52:48)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 9496949b91c3c382c7c085cec692c09295929792c0)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688768229 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688768230 2025.02.15 23:52:48)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code a4a6f6f2a3f3a4b1f7f3e0fef4a2a7a2a2a3a7a2f0)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688768235 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688768236 2025.02.15 23:52:48)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code a4a6f3f3f6f3a5b3a3a1b5fef1a2f2a3a6a1f2a2a7)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688768241 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688768242 2025.02.15 23:52:48)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code a4a7f2f3a5f3f7b2aea2b7fff1a3a6a2f2a1f2a3a6)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688768247 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688768248 2025.02.15 23:52:48)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code b4b7e2e0b5e3e7a2bfe0a7efe1b3b6b2e2b1e2b2b5)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688768253 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688768254 2025.02.15 23:52:48)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code b4b7e3e1b5e3b4a2b4e3a0eeb3b3b6b1e2b2e1b3b7)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688768259 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688768260 2025.02.15 23:52:48)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code b4b6b4e1b5e3b3a3b1e7adefe5b2e7b2bdb2b7b2b5)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6286          1739688845807 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688845808 2025.02.15 23:54:05)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code bebfebeae2e8e8abeebea8e4e6b8edb9bab8bbb9bc)
	(_ent
		(_time 1739688845805)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 6 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 7 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 8 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 9 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 13 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 14 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 95(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 96(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 97(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 101(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
			(line__93(_arch 1 0 93(_assignment(_alias((EOP)(EOF)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 15 -1)
)
I 000044 55 6286          1739688847171 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688847172 2025.02.15 23:54:07)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 0d03090b505b5b185d0d1b57550b5e0a090b080a0f)
	(_ent
		(_time 1739688845804)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 6 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 7 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 8 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 9 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 13 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 14 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 95(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 96(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 97(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 101(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
			(line__93(_arch 1 0 93(_assignment(_alias((EOP)(EOF)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 15 -1)
)
I 000047 55 1275          1739688847178 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688847179 2025.02.15 23:54:07)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 0d020d0b5c5a5e1b065f1e56580a0f0b5b085b0a0d)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688847184 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688847185 2025.02.15 23:54:07)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 0d035b0a5c5b51185a5c18575d0e0c085b0b580b59)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688847190 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688847191 2025.02.15 23:54:07)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 1d134c1b4c4b4d0b4f490846481b4e1a181a191b4e)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688847196 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688847197 2025.02.15 23:54:07)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 1d13191b4a4a1d08484e0b47451a1f1b1b1a1e1b49)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688847202 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688847203 2025.02.15 23:54:07)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 1d134b1a484a4a0b4e490c474f1b491b1c1b1e1b49)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688847208 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688847209 2025.02.15 23:54:07)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 1d13191b4a4a1d084e4a59474d1b1e1b1b1a1e1b49)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688847214 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688847215 2025.02.15 23:54:07)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 2c222d28297b2d3b2b293d76792a7a2b2e297a2a2f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688847220 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688847221 2025.02.15 23:54:07)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 2c232c287a7b7f3a262a3f77792b2e2a7a297a2b2e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688847226 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688847227 2025.02.15 23:54:07)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 2c232c287a7b7f3a27783f77792b2e2a7a297a2a2d)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688847232 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688847233 2025.02.15 23:54:07)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 2c232d297a7b2c3a2c7b38762b2b2e297a2a792b2f)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688847238 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688847239 2025.02.15 23:54:07)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 3c326a386a6b3b2b396f25676d3a6f3a353a3f3a3d)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6286          1739688847703 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688847704 2025.02.15 23:54:07)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 202e2224297676357020367a782673272426252722)
	(_ent
		(_time 1739688845804)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 6 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 7 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 8 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 9 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 13 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 14 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 95(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 96(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 97(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 101(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
			(line__93(_arch 1 0 93(_assignment(_alias((EOP)(EOF)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 15 -1)
)
I 000047 55 1275          1739688847710 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688847711 2025.02.15 23:54:07)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 202f2624257773362b72337b752722267625762720)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688847716 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688847717 2025.02.15 23:54:07)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 202e702525767c357771357a702321257626752674)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688847722 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688847723 2025.02.15 23:54:07)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 303e6734356660266264256b653663373537343663)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688847728 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688847729 2025.02.15 23:54:07)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 303e3234336730256563266a683732363637333664)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688847734 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688847735 2025.02.15 23:54:07)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 303e6035316767266364216a623664363136333664)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688847740 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688847741 2025.02.15 23:54:07)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 303e3234336730256367746a603633363637333664)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688847746 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688847747 2025.02.15 23:54:07)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 404e4742161741574745511a154616474245164643)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688847752 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688847753 2025.02.15 23:54:07)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 404f4642451713564a46531b154742461645164742)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688847758 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688847759 2025.02.15 23:54:07)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 404f4642451713564b14531b154742461645164641)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688847764 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688847765 2025.02.15 23:54:07)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 404f4743451740564017541a474742451646154743)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688847770 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688847771 2025.02.15 23:54:07)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 4f411f4c1c1848584a1c56141e491c4946494c494e)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6286          1739688848176 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688848177 2025.02.15 23:54:08)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code f5fbf6a5f9a3a3e0a5f5e3afadf3a6f2f1f3f0f2f7)
	(_ent
		(_time 1739688845804)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 6 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 7 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 8 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 9 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 13 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 14 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 95(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 96(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 97(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 101(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
			(line__93(_arch 1 0 93(_assignment(_alias((EOP)(EOF)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 15 -1)
)
I 000047 55 1275          1739688848183 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688848184 2025.02.15 23:54:08)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code f5faf2a5f5a2a6e3fea7e6aea0f2f7f3a3f0a3f2f5)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688848189 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688848190 2025.02.15 23:54:08)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 050b5702055359105254105f550604005303500351)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688848195 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688848196 2025.02.15 23:54:08)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 050b5002055355135751105e500356020002010356)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688848201 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688848202 2025.02.15 23:54:08)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 050b0502035205105056135f5d0207030302060351)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688848207 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688848208 2025.02.15 23:54:08)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 050b5703015252135651145f570351030403060351)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688848213 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688848214 2025.02.15 23:54:08)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 141a1412134314014743504e441217121213171240)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688848219 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688848220 2025.02.15 23:54:08)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 141a1113464315031311054e411242131611421217)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688848225 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688848226 2025.02.15 23:54:08)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 141b1013154347021e12074f411316124211421316)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688848231 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688848232 2025.02.15 23:54:08)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 141b1013154347021f40074f411316124211421215)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688848237 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688848238 2025.02.15 23:54:08)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 242b2121257324322473307e232326217222712327)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688848243 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688848244 2025.02.15 23:54:08)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 242a76212573233321773d7f752277222d22272225)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 6286          1739688848535 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688848536 2025.02.15 23:54:08)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 5d535c5e000b0b480d5d4b07055b0e5a595b585a5f)
	(_ent
		(_time 1739688845804)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 6 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 7 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 8 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 9 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 13 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 14 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 95(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 96(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 97(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 101(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
			(line__93(_arch 1 0 93(_assignment(_alias((EOP)(EOF)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 15 -1)
)
I 000047 55 1275          1739688848542 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688848543 2025.02.15 23:54:08)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 5d52585e0c0a0e4b560f4e06085a5f5b0b580b5a5d)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000054 55 1548          1739688848548 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688848549 2025.02.15 23:54:08)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 6c623f6d3a3a30793b3d79363c6f6d693a6a396a38)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 887           1739688848554 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688848555 2025.02.15 23:54:08)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 6c62386d3a3a3c7a3e387937396a3f6b696b686a3f)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
I 000044 55 892           1739688848560 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688848561 2025.02.15 23:54:08)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 6c626d6d3c3b6c79393f7a36346b6e6a6a6b6f6a38)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
I 000048 55 6764          1739688848566 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688848567 2025.02.15 23:54:08)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 6c623f6c3e3b3b7a3f387d363e6a386a6d6a6f6a38)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
I 000044 55 1215          1739688848572 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688848573 2025.02.15 23:54:08)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 7c727d7c2c2b7c692f2b38262c7a7f7a7a7b7f7a28)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
I 000047 55 1463          1739688848578 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688848579 2025.02.15 23:54:08)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 7c72787d792b7d6b7b796d26297a2a7b7e792a7a7f)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1349          1739688848584 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688848585 2025.02.15 23:54:08)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code 7c73797d2a2b2f6a767a6f27297b7e7a2a792a7b7e)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000047 55 1262          1739688848590 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688848591 2025.02.15 23:54:08)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code 7c73797d2a2b2f6a77286f27297b7e7a2a792a7a7d)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
I 000051 55 1267          1739688848596 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688848597 2025.02.15 23:54:08)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code 8b848f84dcdc8b9d8bdc9fd18c8c898edd8dde8c88)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1344          1739688848602 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688848603 2025.02.15 23:54:08)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code 8b85d884dcdc8c9c8ed892d0da8dd88d828d888d8a)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
V 000044 55 6286          1739688849339 fsm
(_unit VHDL(fir_filter 0 4(fsm 0 17))
	(_version vf5)
	(_time 1739688849340 2025.02.15 23:54:09)
	(_source(\../src/FIR_filter.vhd\))
	(_parameters tan)
	(_code 8987de8789dfdf9cd9899fd3d18fda8e8d8f8c8e8b)
	(_ent
		(_time 1739688845804)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 23(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 26(_array -1((_dto c 2 i 0)))))
				(_port(_int x0 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int x1 8 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 26(_array -1((_dto c 4 i 0)))))
				(_port(_int x2 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 26(_array -1((_dto c 5 i 0)))))
				(_port(_int x3 10 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 26(_array -1((_dto c 6 i 0)))))
				(_port(_int x4 11 0 26(_ent (_in))))
				(_port(_int s 1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 28(_array -1((_dto c 7 i 0)))))
				(_port(_int y 12 0 28(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 2 0 36(_ent (_in))))
				(_port(_int A 3 0 37(_ent (_out))))
			)
		)
		(MAC
			(_object
				(_gen(_int n -2 0 45(_ent((i 18)))))
				(_gen(_int m -2 0 46(_ent((i 36)))))
				(_gen(_int o -2 0 47(_ent((i 6)))))
				(_gen(_int S -2 0 48(_ent((i 34)))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int STF -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 55(_array -1((_dto c 8 i 0)))))
				(_port(_int X 7 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 56(_array -1((_dto c 9 i 0)))))
				(_port(_int A 8 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int C 9 0 57(_ent (_in))))
				(_port(_int EOF -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~1316 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int I 10 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int Y 11 0 60(_ent (_out))))
			)
		)
		(registro_paralelo
			(_object
				(_gen(_int n -2 0 69(_ent((i 18)))))
				(_port(_int RST -1 0 73(_ent (_in))))
				(_port(_int CLK -1 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 75(_array -1((_dto c 13 i 0)))))
				(_port(_int Din 7 0 75(_ent (_in))))
				(_port(_int OPC -1 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 77(_array -1((_dto c 14 i 0)))))
				(_port(_int Qout 8 0 77(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 95(_comp mux_5a1_n)
		(_port
			((x0)(X))
			((x1)(X1))
			((x2)(X2))
			((x3)(X3))
			((x4)(X4))
			((s)(I))
			((y)(M))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 96(_comp LUT)
		(_port
			((F)(I))
			((A)(A))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 97(_comp MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STF)(STF))
			((X)(M))
			((A)(A))
			((C)(N))
			((EOF)(EOF))
			((I)(I))
			((Y)(Y))
		)
		(_use(_ent . MAC)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STF)(STF))
				((X)(X))
				((A)(A))
				((C)(C))
				((EOF)(EOF))
				((I)(I))
				((Y)(Y))
			)
		)
	)
	(_inst sc3 0 98(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X))
			((OPC)(EOF))
			((Qout)(X1))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc4 0 99(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X1))
			((OPC)(EOF))
			((Qout)(X2))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 100(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X2))
			((OPC)(EOF))
			((Qout)(X3))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 101(_comp registro_paralelo)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(X3))
			((OPC)(EOF))
			((Qout)(X4))
		)
		(_use(_ent . registro_paralelo)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPC)(OPC))
				((Qout)(Qout))
			)
		)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int STF -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1((_dto i 17 i 0)))))
		(_port(_int X 0 0 10(_ent(_in))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_port(_int Y 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 36(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 37(_array -1((_dto i 35 i 0)))))
		(_sig(_int EOF -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 86(_array -1((_dto i 17 i 0)))))
		(_sig(_int M 4 0 86(_arch(_uni))))
		(_sig(_int X1 4 0 86(_arch(_uni))))
		(_sig(_int X2 4 0 86(_arch(_uni))))
		(_sig(_int X3 4 0 86(_arch(_uni))))
		(_sig(_int X4 4 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 87(_array -1((_dto i 5 i 0)))))
		(_sig(_int N 5 0 87(_arch(_uni))))
		(_sig(_int I 5 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~1326 0 88(_array -1((_dto i 35 i 0)))))
		(_sig(_int A 6 0 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(12)))))
			(line__93(_arch 1 0 93(_assignment(_alias((EOP)(EOF)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 514)
	)
	(_model . fsm 15 -1)
)
V 000047 55 1275          1739688849346 simple
(_unit VHDL(registro_paralelo 0 6(simple 0 23))
	(_version vf5)
	(_time 1739688849347 2025.02.15 23:54:09)
	(_source(\../src/registro_paralelo.vhd\))
	(_parameters tan)
	(_code 8986da8785deda9f82db9ad2dc8e8b8fdf8cdf8e89)
	(_ent
		(_time 1739673739861)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 13(_ent(_in)(_event))))
		(_port(_int CLK -2 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 15(_ent(_in))))
		(_port(_int OPC -2 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int Qout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 25(_arch(_uni))))
		(_sig(_int qp 2 0 25(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 29(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
V 000054 55 1548          1739688849352 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739688849353 2025.02.15 23:54:09)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 89878c8685dfd59cded89cd3d98a888cdf8fdc8fdd)
	(_ent
		(_time 1739673477186)
	)
	(_object
		(_gen(_int n -1 0 7 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -2((_dto i 5 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . combinacional 7 -1)
)
V 000046 55 887           1739688849358 tabla
(_unit VHDL(lut 0 4(tabla 0 11))
	(_version vf5)
	(_time 1739688849359 2025.02.15 23:54:09)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 89878b8685dfd99fdbdd9cd2dc8fda8e8c8e8d8fda)
	(_ent
		(_time 1739673300717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int F 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7(_array -1((_dto i 35 i 0)))))
		(_port(_int A 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tabla 1 -1)
)
V 000044 55 892           1739688849364 fsm
(_unit VHDL(fsm_fir 0 4(fsm 0 15))
	(_version vf5)
	(_time 1739688849365 2025.02.15 23:54:09)
	(_source(\../src/fsm_FIR.vhd\))
	(_parameters tan)
	(_code 9997ce9793ce998cccca8fc3c19e9b9f9f9e9a9fcd)
	(_ent
		(_time 1739674285195)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int STF -1 0 8(_ent(_in))))
		(_port(_int EOP -1 0 9(_ent(_in))))
		(_port(_int REG -1 0 10(_ent(_out))))
		(_port(_int RDY -1 0 11(_ent(_out))))
		(_sig(_int qp -1 0 17(_arch(_uni))))
		(_sig(_int qn -1 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 54(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fsm 2 -1)
)
V 000048 55 6764          1739688849370 Bloques
(_unit VHDL(mac 0 4(bloques 0 25))
	(_version vf5)
	(_time 1739688849371 2025.02.15 23:54:09)
	(_source(\../src/MAC/MAC.vhd\))
	(_parameters tan)
	(_code 99979c9691cece8fcacd88c3cb9fcd9f989f9a9fcd)
	(_ent
		(_time 1739675553562)
	)
	(_comp
		(multiplicador_n_m
			(_object
				(_gen(_int n -1 0 30(_ent((i 18)))))
				(_gen(_int m -1 0 31(_ent((i 36)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int A 10 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int B 11 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~13 0 37(_array -2((_dto c 4 i 0)))))
				(_port(_int R 12 0 37(_ent (_out))))
			)
		)
		(sumador_n
			(_object
				(_gen(_int n -1 0 43(_ent((i 60)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 46(_array -2((_dto c 5 i 0)))))
				(_port(_int A 10 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 47(_array -2((_dto c 6 i 0)))))
				(_port(_int B 11 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 48(_array -2((_dto c 7 i 0)))))
				(_port(_int S 12 0 48(_ent (_out))))
			)
		)
		(registro_ac
			(_object
				(_gen(_int n -1 0 54(_ent((i 60)))))
				(_port(_int RST -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_port(_int OPC -2 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 60(_array -2((_dto c 8 i 0)))))
				(_port(_int D 10 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 61(_array -2((_dto c 9 i 0)))))
				(_port(_int Q 11 0 61(_ent (_out))))
			)
		)
		(registro_r
			(_object
				(_gen(_int n -1 0 67(_ent((i 60)))))
				(_gen(_int m -1 0 68(_ent((i 18)))))
				(_port(_int RST -2 0 71(_ent (_in))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int OPC -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 10 i 0)))))
				(_port(_int D 10 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~1314 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Q 11 0 75(_ent (_out))))
				(_port(_int A -1 0 76(_ent (_in))))
			)
		)
		(contador_cdhb_n
			(_object
				(_gen(_int n -1 0 82(_ent((i 6)))))
				(_port(_int RST -2 0 85(_ent (_in))))
				(_port(_int CLK -2 0 86(_ent (_in))))
				(_port(_int OPC 5 0 87(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 88(_array -2((_dto c 12 i 0)))))
				(_port(_int Q 10 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 89(_array -2((_dto c 13 i 0)))))
				(_port(_int I 11 0 89(_ent (_out))))
				(_port(_int Z -2 0 90(_ent (_out))))
			)
		)
		(FSM_MAC
			(_object
				(_port(_int RST -2 0 96(_ent (_in))))
				(_port(_int CLK -2 0 97(_ent (_in))))
				(_port(_int fs -2 0 98(_ent (_in))))
				(_port(_int Z -2 0 99(_ent (_in))))
				(_port(_int RAC -2 0 100(_ent (_out))))
				(_port(_int RR -2 0 101(_ent (_out))))
				(_port(_int OPC 6 0 102(_ent (_out))))
				(_port(_int EOP -2 0 103(_ent (_out))))
			)
		)
	)
	(_inst Bloque_1 0 117(_comp multiplicador_n_m)
		(_port
			((A)(X))
			((B)(A))
			((R)(QM))
		)
		(_use(_ent . multiplicador_n_m)
			(_port
				((A)(A))
				((B)(B))
				((R)(R))
			)
		)
	)
	(_inst Bloque_2 0 118(_comp sumador_n)
		(_port
			((A)(Q))
			((B)(P))
			((S)(U))
		)
		(_use(_ent . sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst Bloque_3 0 119(_comp registro_ac)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDA))
			((D)(U))
			((Q)(Q))
		)
		(_use(_ent . registro_ac)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Bloque_4 0 120(_comp registro_r)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(LDR))
			((D)(U))
			((Q)(Y))
			((A)(_code 14))
		)
		(_use(_ent . registro_r)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((D)(D))
				((Q)(Q))
				((A)(A))
			)
		)
	)
	(_inst Bloque_5 0 121(_comp contador_cdhb_n)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(C))
			((I)(I))
			((Z)(Z))
		)
		(_use(_ent . contador_cdhb_n)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((OPC)(OPC))
				((Q)(Q))
				((I)(I))
				((Z)(Z))
			)
		)
	)
	(_inst Bloque_6 0 122(_comp FSM_MAC)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(STF))
			((Z)(Z))
			((RAC)(LDA))
			((RR)(LDR))
			((OPC)(OPC))
			((EOP)(EOF))
		)
		(_use(_ent . FSM_MAC)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 7 \36\ (_ent gms((i 36)))))
		(_gen(_int o -1 0 8 \6\ (_ent gms((i 6)))))
		(_gen(_int S -1 0 9 \34\ (_ent((i 34)))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_port(_int CLK -2 0 14(_ent(_in))))
		(_port(_int STF -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 15 i 0)))))
		(_port(_int X 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 17(_array -2((_dto c 16 i 0)))))
		(_port(_int A 1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~12 0 18(_array -2((_dto c 17 i 0)))))
		(_port(_int C 2 0 18(_ent(_in))))
		(_port(_int EOF -2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{o-1~downto~0}~122 0 20(_array -2((_dto c 18 i 0)))))
		(_port(_int I 3 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int Y 4 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int Z -2 0 107(_arch(_uni))))
		(_sig(_int LDA -2 0 107(_arch(_uni))))
		(_sig(_int LDR -2 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 108(_array -2((_dto i 1 i 0)))))
		(_sig(_int OPC 7 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~1324 0 109(_array -2((_dto c 20 i 0)))))
		(_sig(_int QM 8 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 110(_array -2((_dto i 59 i 0)))))
		(_sig(_int P 9 0 110(_arch(_uni))))
		(_sig(_int U 9 0 110(_arch(_uni))))
		(_sig(_int Q 9 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_trgt(14(d_59_54)))(_sens(13(53))))))
			(line__115(_arch 1 0 115(_assignment(_alias((P(d_53_0))(QM)))(_trgt(14(d_53_0)))(_sens(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Bloques 21 -1)
)
V 000044 55 1215          1739688849376 fsm
(_unit VHDL(fsm_mac 0 4(fsm 1 17))
	(_version vf5)
	(_time 1739688849377 2025.02.15 23:54:09)
	(_source(\../src/FSM_MAC.vhd\(\../src/MAC/FSM_MAC.vhd\)))
	(_parameters tan)
	(_code 9997ce9793ce998ccaceddc3c99f9a9f9f9e9a9fcd)
	(_ent
		(_time 1739665890127)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int fs -1 0 9(_ent(_in))))
		(_port(_int Z -1 0 10(_ent(_in))))
		(_port(_int RAC -1 0 11(_ent(_out))))
		(_port(_int RR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_out))))
		(_port(_int EOP -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int qp 1 1 20(_arch(_uni))))
		(_sig(_int qn 1 1 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(9)(4)(5)(6)(7))(_sens(8)(2)(3)))))
			(secuencial(_arch 1 1 80(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(514)
	)
	(_model . fsm 2 -1)
)
V 000047 55 1463          1739688849382 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 1 20))
	(_version vf5)
	(_time 1739688849383 2025.02.15 23:54:09)
	(_source(\../src/contador_cdhb_n.vhd\(\../src/MAC/contador_cdhb_n.vhd\)))
	(_parameters tan)
	(_code 9997cb96c6ce988e9e9c88c3cc9fcf9e9b9ccf9f9a)
	(_ent
		(_time 1739663942846)
	)
	(_object
		(_gen(_int n -1 0 8 \6\ (_ent gms((i 6)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -2((_dto i 1 i 0)))))
		(_port(_int OPC 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 15(_ent(_out))))
		(_port(_int Z -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 1 21(_arch(_uni))))
		(_sig(_int qn 3 1 21(_arch(_uni))))
		(_prcs
			(c1(_arch 0 1 24(_prcs(_simple)(_trgt(4)(5)(7))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 1 43(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
V 000047 55 1349          1739688849388 simple
(_unit VHDL(registro_r 0 6(simple 0 22))
	(_version vf5)
	(_time 1739688849389 2025.02.15 23:54:09)
	(_source(\../src/MAC/registro_r.vhd\))
	(_parameters tan)
	(_code a8a7fbffa5fffbbea2aebbf3fdafaaaefeadfeafaa)
	(_ent
		(_time 1739665580266)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_gen(_int m -1 0 9 \18\ (_ent gms((i 18)))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int OPC -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 16(_ent(_out))))
		(_port(_int A -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 24(_arch(_uni))))
		(_sig(_int qp 2 0 24(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 31(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)(7)))))
			(secuencial(_arch 1 0 41(_prcs(_trgt(7))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
V 000047 55 1262          1739688849394 simple
(_unit VHDL(registro_ac 0 6(simple 0 20))
	(_version vf5)
	(_time 1739688849395 2025.02.15 23:54:09)
	(_source(\../src/MAC/registro_ac.vhd\))
	(_parameters tan)
	(_code a8a7fbffa5fffbbea3fcbbf3fdafaaaefeadfeaea9)
	(_ent
		(_time 1739663763461)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 12(_ent(_in)(_event))))
		(_port(_int OPC -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_sig(_int qn 2 0 22(_arch(_uni))))
		(_sig(_int qp 2 0 22(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 26(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 36(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 5 -1)
)
V 000051 55 1267          1739688849400 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 1 17))
	(_version vf5)
	(_time 1739688849401 2025.02.15 23:54:09)
	(_source(\../src/sumador_n.vhd\(\../src/MAC/sumador_n.vhd\)))
	(_parameters tan)
	(_code a8a7fafea5ffa8bea8ffbcf2afafaaadfeaefdafab)
	(_ent
		(_time 1739662873085)
	)
	(_object
		(_gen(_int n -1 0 8 \60\ (_ent gms((i 60)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 1 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 1 20(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
V 000051 55 1344          1739688849406 aritmetica
(_unit VHDL(multiplicador_n_m 0 6(aritmetica 1 22))
	(_version vf5)
	(_time 1739688849407 2025.02.15 23:54:09)
	(_source(\../src/multiplicador_n.vhd\(\../src/MAC/multiplicador_n_m.vhd\)))
	(_parameters tan)
	(_code a8a6adfea5ffafbfadfbb1f3f9aefbaea1aeabaea9)
	(_ent
		(_time 1739662721789)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_gen(_int m -1 0 10 \36\ (_ent gms((i 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{n+m}-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int R 2 0 16(_ent(_out))))
		(_type(_int ~SIGNED{{n+m}-1~downto~0}~13 1 26(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 1 26(_prcs 0)))
		(_prcs
			(line__25(_arch 0 1 25(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
