$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Wed Apr 09 08:22:33 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FULL_ADDER_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var wire 1 $ COUT $end
$var wire 1 % O $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - CIN~combout $end
$var wire 1 . A~combout $end
$var wire 1 / B~combout $end
$var wire 1 0 inst7~0_combout $end
$var wire 1 1 inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
$end
#80000
1"
1/
0&
10
1%
#160000
1!
0"
1.
0/
1&
#240000
1"
1/
0&
11
00
1$
0%
#320000
1#
0!
0"
1-
0.
0/
1&
01
10
0$
1%
#400000
1"
1/
0&
11
00
1$
0%
#480000
1!
0"
1.
0/
1&
#560000
1"
1/
0&
10
1%
#640000
0#
0!
0"
0-
0.
0/
1&
01
00
0$
0%
#1000000
